<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>Lab1: C:/Users/PMcL/Documents/Subjects/48434 Embedded Software/4 Labs/Lab 2/Template/Lab2/Static_Code/IO_Map/MK70F12.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="PMcL.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_m_k70_f12_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">MK70F12.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k70_f12_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K70P256M150SF3RM, Rev. 2, Dec 2011</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 1.12, 2013-10-29</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b150309</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         This header file implements peripheral memory map for MK70F12</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**         processor.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2013 Freescale Semiconductor, Inc.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**     All Rights Reserved.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     Revisions:</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**     - rev. 1.0 (2011-08-12)</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**         Initial version.</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     - rev. 1.1 (2011-09-23)</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**         Fixed number of slave registers of AXBS module.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     - rev. 1.2 (2011-11-03)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**         Registers updated according to the new reference manual revision - Rev. 1, Oct 2011</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**         Registers of the following modules have been updated - CAN, DDR, I2S, LCDC, MCG, MPU, NFC, RCM, RTC, SIM, USBHS, WDOG</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     - rev. 1.3 (2011-11-10)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**         Support of ARM Keil compiler added.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     - rev. 1.4 (2011-11-18)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**         SDHC - bit group WRBRSTLEN from the SDHC_WML register removed.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     - rev. 1.5 (2012-01-04)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**         Registers updated according to the new reference manual revision - Rev. 2, Dec 2011</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**         EWM - INTEN bit in EWM_CTRL register has been added.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         PDB - register PDB_PO0EN renamed to PRB_POEN.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**         PMC - BGEN bit in PMC_REGSC register has been removed.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**         SIM - several changes in SCGC registers. Bit USBHS in SOPT2 register removed.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**         UART - new bits RXOFE in regiter CFIFO and RXOF in register SFIFO.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**         DRY - bit THYD in CR register renamed to THYS. Bit group KSL in LR register removed.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**         LCDC - bits GWLPM in LSR register, ERR_RES_EN, GW_ERR_RES_EN in LIER and ERR_RES, GW_ERR_RES in LISR removed.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     - rev. 1.6 (2012-04-13)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**         Added new #define symbol MCU_MEM_MAP_VERSION_MINOR.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**         Added new #define symbols &lt;peripheralType&gt;_BASE_PTRS.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     - rev. 1.7 (2012-07-09)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**         UART1 - Fixed register definition - ISO7816 registers added.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**     - rev. 1.8 (2012-09-17)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**         DRY module removed.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**     - rev. 1.9 (2012-10-19)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         RTC - security related registers removed.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**     - rev. 1.10 (2013-04-05)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         Changed start of doxygen comment.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**     - rev. 1.11 (2013-06-24)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         MPU - missing region descriptor registers added.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**         SCB - register CPACR added.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**     - rev. 1.12 (2013-10-29)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">** ###################################################################</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">   -- MCU activation</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if !defined(MCU_MK70F12) &amp;&amp; !defined(MCU_MK70F15)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define MCU_MK70F12</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define MCU_MK70F15</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #error MK70F12 memory map: There is already included another memory map. Only one memory map can be included.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="_m_k70_f12_8h.html#acb0f54172ffa1052aec8b964bf7642d6">   92</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0100u</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="_m_k70_f12_8h.html#a548743cf2764e560797b15c2a8b82e59">   94</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x000Cu</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="_m_k70_f12_8h.html#a42db34a6a5eeb0716be0f77e07d1ffb3">  104</a></span>&#160;<span class="preprocessor">#define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&amp;(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="_m_k70_f12_8h.html#a226702956f26bec73f9090472a926f44">  113</a></span>&#160;<span class="preprocessor">#define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define BITBAND_REG(Reg,Bit) (BITBAND_REG32(Reg,Bit))</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="_m_k70_f12_8h.html#aed50c7da3cc8b418a6121de0a6fc869e">  123</a></span>&#160;<span class="preprocessor">#define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="_m_k70_f12_8h.html#a29266250805940168c80e759fd67564f">  132</a></span>&#160;<span class="preprocessor">#define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR(Reg,Bit))))</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">  144</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">  145</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">INT_Initial_Stack_Pointer</a>    = 0,                </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">  146</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">INT_Initial_Program_Counter</a>  = 1,                </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">  147</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">INT_NMI</a>                      = 2,                </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">  148</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">INT_Hard_Fault</a>               = 3,                </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da31162f6d7e4a5315ebf60004e4f32ac5">  149</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da31162f6d7e4a5315ebf60004e4f32ac5">INT_Mem_Manage_Fault</a>         = 4,                </div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da660325666cf3ee1715e40e6f58043d38">  150</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da660325666cf3ee1715e40e6f58043d38">INT_Bus_Fault</a>                = 5,                </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0d9a9fe9cc8ea8d5831cb1c1e11b88a8">  151</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0d9a9fe9cc8ea8d5831cb1c1e11b88a8">INT_Usage_Fault</a>              = 6,                </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">  152</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">INT_Reserved7</a>                = 7,                </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">  153</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">INT_Reserved8</a>                = 8,                </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">  154</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">INT_Reserved9</a>                = 9,                </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">  155</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">INT_Reserved10</a>               = 10,               </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">  156</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">INT_SVCall</a>                   = 11,               </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da76b81de9b37ba4741def01fde97047b2">  157</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da76b81de9b37ba4741def01fde97047b2">INT_DebugMonitor</a>             = 12,               </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">  158</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">INT_Reserved13</a>               = 13,               </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">  159</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">INT_PendableSrvReq</a>           = 14,               </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">  160</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">INT_SysTick</a>                  = 15,               </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf0f6b37ddc5325bf71d88f5883bd9e2d">  161</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf0f6b37ddc5325bf71d88f5883bd9e2d">INT_DMA0_DMA16</a>               = 16,               </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab41af9ce3b3ea923751d3364aaa60839">  162</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab41af9ce3b3ea923751d3364aaa60839">INT_DMA1_DMA17</a>               = 17,               </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9d8d13f1d1144f9e101db5bb57e2163a">  163</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9d8d13f1d1144f9e101db5bb57e2163a">INT_DMA2_DMA18</a>               = 18,               </div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3fba7dfa640c67d35ec49e483f39d931">  164</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3fba7dfa640c67d35ec49e483f39d931">INT_DMA3_DMA19</a>               = 19,               </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb3ebe81db500b0e54e0d5f140522fec">  165</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb3ebe81db500b0e54e0d5f140522fec">INT_DMA4_DMA20</a>               = 20,               </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da49cb5701d27710e5d52365b0c8affcc9">  166</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da49cb5701d27710e5d52365b0c8affcc9">INT_DMA5_DMA21</a>               = 21,               </div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dacd598aa4e3064aff7a1f4cf5024fed7f">  167</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dacd598aa4e3064aff7a1f4cf5024fed7f">INT_DMA6_DMA22</a>               = 22,               </div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da37acd88ee3fd44898768e120faa0099f">  168</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da37acd88ee3fd44898768e120faa0099f">INT_DMA7_DMA23</a>               = 23,               </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da121268a6127769826858611502ee7ff7">  169</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da121268a6127769826858611502ee7ff7">INT_DMA8_DMA24</a>               = 24,               </div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab90361256e15813b8025de4fe3482aac">  170</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab90361256e15813b8025de4fe3482aac">INT_DMA9_DMA25</a>               = 25,               </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac2f7e4bcb4948a01053f38228206a525">  171</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac2f7e4bcb4948a01053f38228206a525">INT_DMA10_DMA26</a>              = 26,               </div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da650ff0afe07d81502c46c8eae280d54d">  172</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da650ff0afe07d81502c46c8eae280d54d">INT_DMA11_DMA27</a>              = 27,               </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da77ca820e6ed903fc7b97d7da908a3879">  173</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da77ca820e6ed903fc7b97d7da908a3879">INT_DMA12_DMA28</a>              = 28,               </div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab770ca6312b074320b75c97147bae126">  174</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab770ca6312b074320b75c97147bae126">INT_DMA13_DMA29</a>              = 29,               </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb6716ba295bc1a0f3c4c8c0e6c91080">  175</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb6716ba295bc1a0f3c4c8c0e6c91080">INT_DMA14_DMA30</a>              = 30,               </div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daed8d40f19fca52851081ae08681c4e4c">  176</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daed8d40f19fca52851081ae08681c4e4c">INT_DMA15_DMA31</a>              = 31,               </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa8efc63b005ab6816e2b5457fa42244d">  177</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa8efc63b005ab6816e2b5457fa42244d">INT_DMA_Error</a>                = 32,               </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2850d5453e0a07c821491d2c73f7c00e">  178</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2850d5453e0a07c821491d2c73f7c00e">INT_MCM</a>                      = 33,               </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da22f2401f53b72d84195a137e2823b2f7">  179</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da22f2401f53b72d84195a137e2823b2f7">INT_FTFE</a>                     = 34,               </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf1de1ddb42686ad1323fafe96c1af965">  180</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf1de1ddb42686ad1323fafe96c1af965">INT_Read_Collision</a>           = 35,               </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">  181</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">INT_LVD_LVW</a>                  = 36,               </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf3c6eb39758cc9214d044209ad7c023c">  182</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf3c6eb39758cc9214d044209ad7c023c">INT_LLW</a>                      = 37,               </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7b22028bd7f718d406acc36d36f1f761">  183</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7b22028bd7f718d406acc36d36f1f761">INT_Watchdog</a>                 = 38,               </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6ff0bf31507bc68a2d763b1a3e5d2c38">  184</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6ff0bf31507bc68a2d763b1a3e5d2c38">INT_RNG</a>                      = 39,               </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">  185</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">INT_I2C0</a>                     = 40,               </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">  186</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">INT_I2C1</a>                     = 41,               </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">  187</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">INT_SPI0</a>                     = 42,               </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">  188</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">INT_SPI1</a>                     = 43,               </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da583a0ed6cb60e1073bb5cabfe6b08ea7">  189</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da583a0ed6cb60e1073bb5cabfe6b08ea7">INT_SPI2</a>                     = 44,               </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daccd9336d12274f58edfb4b96f03d7f11">  190</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daccd9336d12274f58edfb4b96f03d7f11">INT_CAN0_ORed_Message_buffer</a> = 45,               </div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da589090a03985303baa506b414592a489">  191</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da589090a03985303baa506b414592a489">INT_CAN0_Bus_Off</a>             = 46,               </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da774cac64805f508085fe8892dc9f99bd">  192</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da774cac64805f508085fe8892dc9f99bd">INT_CAN0_Error</a>               = 47,               </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa718be6f01474617d86d5e1a2899ef16">  193</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa718be6f01474617d86d5e1a2899ef16">INT_CAN0_Tx_Warning</a>          = 48,               </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5654ef7f0e64182c645fdd5b7acfaa43">  194</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5654ef7f0e64182c645fdd5b7acfaa43">INT_CAN0_Rx_Warning</a>          = 49,               </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da943116757858206ac76d4ea8d6097d2a">  195</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da943116757858206ac76d4ea8d6097d2a">INT_CAN0_Wake_Up</a>             = 50,               </div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da78d941de37cb117c5c67bcf135697896">  196</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da78d941de37cb117c5c67bcf135697896">INT_I2S0_Tx</a>                  = 51,               </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac7b4faf5d2abbc4302a5e959bf9684f0">  197</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac7b4faf5d2abbc4302a5e959bf9684f0">INT_I2S0_Rx</a>                  = 52,               </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da70fcc1af46a5ebf920a8367ed73a114c">  198</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da70fcc1af46a5ebf920a8367ed73a114c">INT_CAN1_ORed_Message_buffer</a> = 53,               </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e5fc14ae3766cca25d9723efdfaadc5">  199</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e5fc14ae3766cca25d9723efdfaadc5">INT_CAN1_Bus_Off</a>             = 54,               </div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69f4bda0deedc78068b4cddf10f1915f">  200</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69f4bda0deedc78068b4cddf10f1915f">INT_CAN1_Error</a>               = 55,               </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb5e21849670e01ffd73b19b5b8f31f3">  201</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb5e21849670e01ffd73b19b5b8f31f3">INT_CAN1_Tx_Warning</a>          = 56,               </div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabbf48175ee926eb0c03a51935a5e7c1a">  202</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabbf48175ee926eb0c03a51935a5e7c1a">INT_CAN1_Rx_Warning</a>          = 57,               </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daaab1f5790ca1ac94d0eeed1c77a75e70">  203</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daaab1f5790ca1ac94d0eeed1c77a75e70">INT_CAN1_Wake_Up</a>             = 58,               </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da04a2477a8b884912d2a47952581231f7">  204</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da04a2477a8b884912d2a47952581231f7">INT_Reserved59</a>               = 59,               </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac0976c0d29e5dbd43b712d7a94312c28">  205</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac0976c0d29e5dbd43b712d7a94312c28">INT_UART0_LON</a>                = 60,               </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da68f62d487beb3484a0df96f3debd80e4">  206</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da68f62d487beb3484a0df96f3debd80e4">INT_UART0_RX_TX</a>              = 61,               </div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da8ff209ed9deb3bc293a1ba6977907e86">  207</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da8ff209ed9deb3bc293a1ba6977907e86">INT_UART0_ERR</a>                = 62,               </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab356b54906334923b8bf15c65d7e9b2d">  208</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab356b54906334923b8bf15c65d7e9b2d">INT_UART1_RX_TX</a>              = 63,               </div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac6f3c6fd1fbed8abd490e6fe2a70475e">  209</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac6f3c6fd1fbed8abd490e6fe2a70475e">INT_UART1_ERR</a>                = 64,               </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da37b3eefcf8c824797e677b3afd1ec55a">  210</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da37b3eefcf8c824797e677b3afd1ec55a">INT_UART2_RX_TX</a>              = 65,               </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da54dba6997296e060b2cc000ab8e00a19">  211</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da54dba6997296e060b2cc000ab8e00a19">INT_UART2_ERR</a>                = 66,               </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad5fd70f882bc7291fe67890047d9aa51">  212</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad5fd70f882bc7291fe67890047d9aa51">INT_UART3_RX_TX</a>              = 67,               </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85ad0f9a1ced0f06590ea4f679caaa5e">  213</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85ad0f9a1ced0f06590ea4f679caaa5e">INT_UART3_ERR</a>                = 68,               </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daee06714cdfa6d745e98ba550d517e6c9">  214</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daee06714cdfa6d745e98ba550d517e6c9">INT_UART4_RX_TX</a>              = 69,               </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da09b54c5f97b5d518004f7be36de5eee1">  215</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da09b54c5f97b5d518004f7be36de5eee1">INT_UART4_ERR</a>                = 70,               </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac55840ac2925ecc6b5867656c448b321">  216</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac55840ac2925ecc6b5867656c448b321">INT_UART5_RX_TX</a>              = 71,               </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad3c89bb1ae63ca9bbb50ef60fc7d3f4d">  217</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad3c89bb1ae63ca9bbb50ef60fc7d3f4d">INT_UART5_ERR</a>                = 72,               </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">  218</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">INT_ADC0</a>                     = 73,               </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dacb91d473f29c446dc92b3f6f9a374c92">  219</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dacb91d473f29c446dc92b3f6f9a374c92">INT_ADC1</a>                     = 74,               </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">  220</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">INT_CMP0</a>                     = 75,               </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc7e6f7d77d02602bad47b433d84ac1c">  221</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc7e6f7d77d02602bad47b433d84ac1c">INT_CMP1</a>                     = 76,               </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da77234e5468594dbab85701348b229763">  222</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da77234e5468594dbab85701348b229763">INT_CMP2</a>                     = 77,               </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadca977f9de604fefac20905d8b0353a8">  223</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadca977f9de604fefac20905d8b0353a8">INT_FTM0</a>                     = 78,               </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da157bf119df4c437c105774dc0513ef8b">  224</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da157bf119df4c437c105774dc0513ef8b">INT_FTM1</a>                     = 79,               </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1cd1278a1228817c6b250550ff762a68">  225</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1cd1278a1228817c6b250550ff762a68">INT_FTM2</a>                     = 80,               </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0bfc174dcb3d09bd307ef980a5fea54e">  226</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0bfc174dcb3d09bd307ef980a5fea54e">INT_CMT</a>                      = 81,               </div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">  227</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">INT_RTC</a>                      = 82,               </div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930">  228</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930">INT_RTC_Seconds</a>              = 83,               </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1f862a8820c6dd0392fbd83450992fcc">  229</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1f862a8820c6dd0392fbd83450992fcc">INT_PIT0</a>                     = 84,               </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da36315a29a137b8d8aed744f62f3548e3">  230</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da36315a29a137b8d8aed744f62f3548e3">INT_PIT1</a>                     = 85,               </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daffdda8273dd01e6a55fba214255d0342">  231</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daffdda8273dd01e6a55fba214255d0342">INT_PIT2</a>                     = 86,               </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10a3678f7c931be2c0604e800bc36bec">  232</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10a3678f7c931be2c0604e800bc36bec">INT_PIT3</a>                     = 87,               </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86be76d03acb45ff969236b042796eae">  233</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86be76d03acb45ff969236b042796eae">INT_PDB0</a>                     = 88,               </div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">  234</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">INT_USB0</a>                     = 89,               </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da931869901bde763adf9e822b4c2e01c2">  235</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da931869901bde763adf9e822b4c2e01c2">INT_USBDCD</a>                   = 90,               </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed3fbc3951b6ff228f07c2ec221d77f">  236</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed3fbc3951b6ff228f07c2ec221d77f">INT_ENET_1588_Timer</a>          = 91,               </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2b6fbe3e33af27e1b2d3bfeca88d1867">  237</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2b6fbe3e33af27e1b2d3bfeca88d1867">INT_ENET_Transmit</a>            = 92,               </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da576ec3e1d33720fab71cd9ea39c02e81">  238</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da576ec3e1d33720fab71cd9ea39c02e81">INT_ENET_Receive</a>             = 93,               </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da05987d7554a2856a5476eca6fc4d62cd">  239</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da05987d7554a2856a5476eca6fc4d62cd">INT_ENET_Error</a>               = 94,               </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1c88a51e90b32864d3e7f94241d06537">  240</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1c88a51e90b32864d3e7f94241d06537">INT_Reserved95</a>               = 95,               </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daec90b420c5bf9b50edb40696f7320205">  241</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daec90b420c5bf9b50edb40696f7320205">INT_SDHC</a>                     = 96,               </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">  242</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">INT_DAC0</a>                     = 97,               </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da740734ae0bf157c59a19d3ea05947833">  243</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da740734ae0bf157c59a19d3ea05947833">INT_DAC1</a>                     = 98,               </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">  244</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">INT_TSI0</a>                     = 99,               </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">  245</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">INT_MCG</a>                      = 100,              </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadd26a45163ca4737e385aa8aa926a5cc">  246</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadd26a45163ca4737e385aa8aa926a5cc">INT_LPTimer</a>                  = 101,              </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da850301ff44d77bfa063122179da176cd">  247</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da850301ff44d77bfa063122179da176cd">INT_Reserved102</a>              = 102,              </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">  248</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">INT_PORTA</a>                    = 103,              </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4c6ff8c0214fa9baef175ac04842ad63">  249</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4c6ff8c0214fa9baef175ac04842ad63">INT_PORTB</a>                    = 104,              </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da823260ec643a195b957b0dc9ddf45705">  250</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da823260ec643a195b957b0dc9ddf45705">INT_PORTC</a>                    = 105,              </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">  251</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">INT_PORTD</a>                    = 106,              </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da49b28d6d845f1004840e5db8cb011ac4">  252</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da49b28d6d845f1004840e5db8cb011ac4">INT_PORTE</a>                    = 107,              </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da168ff6c40222703b4e7a29244d1f1e08">  253</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da168ff6c40222703b4e7a29244d1f1e08">INT_PORTF</a>                    = 108,              </div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daceea55151db6fbbad6e6fdb80b1f7081">  254</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daceea55151db6fbbad6e6fdb80b1f7081">INT_DDR</a>                      = 109,              </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da207475a6fc1ce5e7e3a4a033846b3b31">  255</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da207475a6fc1ce5e7e3a4a033846b3b31">INT_SWI</a>                      = 110,              </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da41f0c4c975b5fb6a9b7a74b66d4dca25">  256</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da41f0c4c975b5fb6a9b7a74b66d4dca25">INT_NFC</a>                      = 111,              </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5c967dbdd2ba5afda765ad241ab38521">  257</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5c967dbdd2ba5afda765ad241ab38521">INT_USBHS</a>                    = 112,              </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5d0dfade417a909132a45d11a02d9212">  258</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5d0dfade417a909132a45d11a02d9212">INT_LCD</a>                      = 113,              </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab7a26d3e62da28ea11b208150859f66c">  259</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab7a26d3e62da28ea11b208150859f66c">INT_CMP3</a>                     = 114,              </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86d2daf0a83f47905aec20b38d9bec9c">  260</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86d2daf0a83f47905aec20b38d9bec9c">INT_Reserved115</a>              = 115,              </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daefd5b3ac22c9d27bf0a12236715ef236">  261</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daefd5b3ac22c9d27bf0a12236715ef236">INT_Reserved116</a>              = 116,              </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da57f5dcdf98d02d85eca17653b12d527a">  262</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da57f5dcdf98d02d85eca17653b12d527a">INT_FTM3</a>                     = 117,              </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da948dc73301abae91f52a2f5f5988624d">  263</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da948dc73301abae91f52a2f5f5988624d">INT_ADC2</a>                     = 118,              </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab59ac0bf17dd86ee3fdc155ebe2ca7b4">  264</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab59ac0bf17dd86ee3fdc155ebe2ca7b4">INT_ADC3</a>                     = 119,              </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7cc1f3087ea87d56c97c33a664db91ee">  265</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7cc1f3087ea87d56c97c33a664db91ee">INT_I2S1_Tx</a>                  = 120,              </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da89be59adaf7545181aeef5fbcca46f82">  266</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da89be59adaf7545181aeef5fbcca46f82">INT_I2S1_Rx</a>                  = 121               </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;} <a class="code" href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">IRQInterruptIndex</a>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">   -- Peripheral type defines</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">  #pragma push</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">  #pragma push</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">   -- ADC</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html">  312</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_d_c___mem_map.html">ADC_MemMap</a> {</div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ab3900b4bfe889cd9d04850d121394741">  313</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ab3900b4bfe889cd9d04850d121394741">SC1</a>[2];                                 </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a2320de82d9559e930bc71650b02993b7">  314</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a2320de82d9559e930bc71650b02993b7">CFG1</a>;                                   </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aa39dedc8da290763fa121dc4c99dc5a4">  315</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aa39dedc8da290763fa121dc4c99dc5a4">CFG2</a>;                                   </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#acbd8ded0e3f30d8502e9b9229e092fe8">  316</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#acbd8ded0e3f30d8502e9b9229e092fe8">R</a>[2];                                   </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#af687bec25a698b31731350c05cd5ba05">  317</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#af687bec25a698b31731350c05cd5ba05">CV1</a>;                                    </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#acf6745fccc765451358e179f7131e645">  318</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#acf6745fccc765451358e179f7131e645">CV2</a>;                                    </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ad7caff2bf5e2dfb2159d174af24dc693">  319</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ad7caff2bf5e2dfb2159d174af24dc693">SC2</a>;                                    </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a68295218c104f78bc2b11f04c06ce55e">  320</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a68295218c104f78bc2b11f04c06ce55e">SC3</a>;                                    </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a89e51c569b4a0e4298bc4524afabb594">  321</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a89e51c569b4a0e4298bc4524afabb594">OFS</a>;                                    </div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aa63b6cd61d17dda7d69bdc02c7f5204a">  322</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aa63b6cd61d17dda7d69bdc02c7f5204a">PG</a>;                                     </div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ae615bad0b39c73a03fdebeb83f4beb91">  323</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ae615bad0b39c73a03fdebeb83f4beb91">MG</a>;                                     </div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a33d6e852c48cf68ba5b7db5f96e284f8">  324</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a33d6e852c48cf68ba5b7db5f96e284f8">CLPD</a>;                                   </div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a6c8a55400c2b32d7018d37b23a6f3ec1">  325</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a6c8a55400c2b32d7018d37b23a6f3ec1">CLPS</a>;                                   </div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ac5abb63ee92fd5bef99367385b258b20">  326</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ac5abb63ee92fd5bef99367385b258b20">CLP4</a>;                                   </div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a6c77f6b67fa1eccf3549bcf27933f5e7">  327</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a6c77f6b67fa1eccf3549bcf27933f5e7">CLP3</a>;                                   </div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#aac028a79faac6929bebb1b677b2fbf8b">  328</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#aac028a79faac6929bebb1b677b2fbf8b">CLP2</a>;                                   </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ae99b44e06b93a2b62451162abe0aae92">  329</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ae99b44e06b93a2b62451162abe0aae92">CLP1</a>;                                   </div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a936082703bd7b18447b8edeeaa3c0c4f">  330</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a936082703bd7b18447b8edeeaa3c0c4f">CLP0</a>;                                   </div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a3c43d657acb03daee1a6abbb58206a56">  331</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a3c43d657acb03daee1a6abbb58206a56">PGA</a>;                                    </div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ad78aef04412250c47f943c007ad2eed2">  332</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ad78aef04412250c47f943c007ad2eed2">CLMD</a>;                                   </div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#ad4519a320afe549d5b275b534be9bc39">  333</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#ad4519a320afe549d5b275b534be9bc39">CLMS</a>;                                   </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a7b8d8ae0f052a3824d3b34dffdf471e0">  334</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a7b8d8ae0f052a3824d3b34dffdf471e0">CLM4</a>;                                   </div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a326c171566746f11f9b808930253df85">  335</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a326c171566746f11f9b808930253df85">CLM3</a>;                                   </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a2794a4dac3b6ec18535eeae7c7e2d4e3">  336</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a2794a4dac3b6ec18535eeae7c7e2d4e3">CLM2</a>;                                   </div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a6c07d3719b54b23926239b53919f36d2">  337</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a6c07d3719b54b23926239b53919f36d2">CLM1</a>;                                   </div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_a_d_c___mem_map.html#a1b8eeb87fa8308fe93200b6e82985c25">  338</a></span>&#160;  uint32_t <a class="code" href="struct_a_d_c___mem_map.html#a1b8eeb87fa8308fe93200b6e82985c25">CLM0</a>;                                   </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___a_d_c___peripheral.html#ga1673c677bf7c0ca339c8563e06de75fa">ADC_MemMapPtr</a>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* ADC - Register accessors */</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define ADC_SC1_REG(base,index)                  ((base)-&gt;SC1[index])</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define ADC_CFG1_REG(base)                       ((base)-&gt;CFG1)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define ADC_CFG2_REG(base)                       ((base)-&gt;CFG2)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define ADC_R_REG(base,index)                    ((base)-&gt;R[index])</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define ADC_CV1_REG(base)                        ((base)-&gt;CV1)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define ADC_CV2_REG(base)                        ((base)-&gt;CV2)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define ADC_SC2_REG(base)                        ((base)-&gt;SC2)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define ADC_SC3_REG(base)                        ((base)-&gt;SC3)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define ADC_OFS_REG(base)                        ((base)-&gt;OFS)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define ADC_PG_REG(base)                         ((base)-&gt;PG)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define ADC_MG_REG(base)                         ((base)-&gt;MG)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define ADC_CLPD_REG(base)                       ((base)-&gt;CLPD)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define ADC_CLPS_REG(base)                       ((base)-&gt;CLPS)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define ADC_CLP4_REG(base)                       ((base)-&gt;CLP4)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define ADC_CLP3_REG(base)                       ((base)-&gt;CLP3)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define ADC_CLP2_REG(base)                       ((base)-&gt;CLP2)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define ADC_CLP1_REG(base)                       ((base)-&gt;CLP1)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define ADC_CLP0_REG(base)                       ((base)-&gt;CLP0)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define ADC_PGA_REG(base)                        ((base)-&gt;PGA)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define ADC_CLMD_REG(base)                       ((base)-&gt;CLMD)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define ADC_CLMS_REG(base)                       ((base)-&gt;CLMS)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define ADC_CLM4_REG(base)                       ((base)-&gt;CLM4)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define ADC_CLM3_REG(base)                       ((base)-&gt;CLM3)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define ADC_CLM2_REG(base)                       ((base)-&gt;CLM2)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define ADC_CLM1_REG(base)                       ((base)-&gt;CLM1)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define ADC_CLM0_REG(base)                       ((base)-&gt;CLM0)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">   -- ADC Register Masks</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* R Bit Fields */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* PG Bit Fields */</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* MG Bit Fields */</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/* PGA Bit Fields */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define ADC_PGA_PGAOFSM_MASK                     0x4000u</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define ADC_PGA_PGAOFSM_SHIFT                    14</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG_MASK                        0xF0000u</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG_SHIFT                       16</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PGA_PGAG_SHIFT))&amp;ADC_PGA_PGAG_MASK)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define ADC_PGA_PGALPb_MASK                      0x100000u</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define ADC_PGA_PGALPb_SHIFT                     20</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define ADC_PGA_PGACHPb_MASK                     0x200000u</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define ADC_PGA_PGACHPb_SHIFT                    21</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define ADC_PGA_PGAEN_MASK                       0x800000u</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define ADC_PGA_PGAEN_SHIFT                      23</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#ga6cec2f227a3a37a9fccaa830740f1f5e">  555</a></span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                            ((ADC_MemMapPtr)0x4003B000u)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#ga7fb56938ede79eea2065c4294db3b2d3">  557</a></span>&#160;<span class="preprocessor">#define ADC1_BASE_PTR                            ((ADC_MemMapPtr)0x400BB000u)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#ga13df5f5718b7af0f640ee605db14799e">  559</a></span>&#160;<span class="preprocessor">#define ADC2_BASE_PTR                            ((ADC_MemMapPtr)0x4003C000u)</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#gadbd63bcf12f71b0dd3ac6553315dfb0e">  561</a></span>&#160;<span class="preprocessor">#define ADC3_BASE_PTR                            ((ADC_MemMapPtr)0x400BC000u)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  563</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0_BASE_PTR, ADC1_BASE_PTR, ADC2_BASE_PTR, ADC3_BASE_PTR }</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/* ADC - Register instance definitions */</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* ADC0 */</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define ADC0_SC1A                                ADC_SC1_REG(ADC0_BASE_PTR,0)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define ADC0_SC1B                                ADC_SC1_REG(ADC0_BASE_PTR,1)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define ADC0_CFG1                                ADC_CFG1_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define ADC0_CFG2                                ADC_CFG2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define ADC0_RA                                  ADC_R_REG(ADC0_BASE_PTR,0)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define ADC0_RB                                  ADC_R_REG(ADC0_BASE_PTR,1)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define ADC0_CV1                                 ADC_CV1_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define ADC0_CV2                                 ADC_CV2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define ADC0_SC2                                 ADC_SC2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define ADC0_SC3                                 ADC_SC3_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define ADC0_OFS                                 ADC_OFS_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define ADC0_PG                                  ADC_PG_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define ADC0_MG                                  ADC_MG_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define ADC0_CLPD                                ADC_CLPD_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define ADC0_CLPS                                ADC_CLPS_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define ADC0_CLP4                                ADC_CLP4_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define ADC0_CLP3                                ADC_CLP3_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define ADC0_CLP2                                ADC_CLP2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define ADC0_CLP1                                ADC_CLP1_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define ADC0_CLP0                                ADC_CLP0_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define ADC0_PGA                                 ADC_PGA_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define ADC0_CLMD                                ADC_CLMD_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define ADC0_CLMS                                ADC_CLMS_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define ADC0_CLM4                                ADC_CLM4_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define ADC0_CLM3                                ADC_CLM3_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define ADC0_CLM2                                ADC_CLM2_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define ADC0_CLM1                                ADC_CLM1_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define ADC0_CLM0                                ADC_CLM0_REG(ADC0_BASE_PTR)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* ADC1 */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define ADC1_SC1A                                ADC_SC1_REG(ADC1_BASE_PTR,0)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define ADC1_SC1B                                ADC_SC1_REG(ADC1_BASE_PTR,1)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define ADC1_CFG1                                ADC_CFG1_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define ADC1_CFG2                                ADC_CFG2_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define ADC1_RA                                  ADC_R_REG(ADC1_BASE_PTR,0)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define ADC1_RB                                  ADC_R_REG(ADC1_BASE_PTR,1)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define ADC1_CV1                                 ADC_CV1_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define ADC1_CV2                                 ADC_CV2_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define ADC1_SC2                                 ADC_SC2_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define ADC1_SC3                                 ADC_SC3_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define ADC1_OFS                                 ADC_OFS_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define ADC1_PG                                  ADC_PG_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define ADC1_MG                                  ADC_MG_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define ADC1_CLPD                                ADC_CLPD_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define ADC1_CLPS                                ADC_CLPS_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define ADC1_CLP4                                ADC_CLP4_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define ADC1_CLP3                                ADC_CLP3_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define ADC1_CLP2                                ADC_CLP2_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define ADC1_CLP1                                ADC_CLP1_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define ADC1_CLP0                                ADC_CLP0_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define ADC1_PGA                                 ADC_PGA_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define ADC1_CLMD                                ADC_CLMD_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define ADC1_CLMS                                ADC_CLMS_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define ADC1_CLM4                                ADC_CLM4_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define ADC1_CLM3                                ADC_CLM3_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define ADC1_CLM2                                ADC_CLM2_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define ADC1_CLM1                                ADC_CLM1_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define ADC1_CLM0                                ADC_CLM0_REG(ADC1_BASE_PTR)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* ADC2 */</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define ADC2_SC1A                                ADC_SC1_REG(ADC2_BASE_PTR,0)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define ADC2_SC1B                                ADC_SC1_REG(ADC2_BASE_PTR,1)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define ADC2_CFG1                                ADC_CFG1_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define ADC2_CFG2                                ADC_CFG2_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define ADC2_RA                                  ADC_R_REG(ADC2_BASE_PTR,0)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define ADC2_RB                                  ADC_R_REG(ADC2_BASE_PTR,1)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define ADC2_CV1                                 ADC_CV1_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define ADC2_CV2                                 ADC_CV2_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define ADC2_SC2                                 ADC_SC2_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define ADC2_SC3                                 ADC_SC3_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define ADC2_OFS                                 ADC_OFS_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define ADC2_PG                                  ADC_PG_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define ADC2_MG                                  ADC_MG_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define ADC2_CLPD                                ADC_CLPD_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define ADC2_CLPS                                ADC_CLPS_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define ADC2_CLP4                                ADC_CLP4_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define ADC2_CLP3                                ADC_CLP3_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define ADC2_CLP2                                ADC_CLP2_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define ADC2_CLP1                                ADC_CLP1_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define ADC2_CLP0                                ADC_CLP0_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define ADC2_PGA                                 ADC_PGA_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define ADC2_CLMD                                ADC_CLMD_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define ADC2_CLMS                                ADC_CLMS_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define ADC2_CLM4                                ADC_CLM4_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define ADC2_CLM3                                ADC_CLM3_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define ADC2_CLM2                                ADC_CLM2_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define ADC2_CLM1                                ADC_CLM1_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define ADC2_CLM0                                ADC_CLM0_REG(ADC2_BASE_PTR)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">/* ADC3 */</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define ADC3_SC1A                                ADC_SC1_REG(ADC3_BASE_PTR,0)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define ADC3_SC1B                                ADC_SC1_REG(ADC3_BASE_PTR,1)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define ADC3_CFG1                                ADC_CFG1_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define ADC3_CFG2                                ADC_CFG2_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define ADC3_RA                                  ADC_R_REG(ADC3_BASE_PTR,0)</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define ADC3_RB                                  ADC_R_REG(ADC3_BASE_PTR,1)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define ADC3_CV1                                 ADC_CV1_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define ADC3_CV2                                 ADC_CV2_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define ADC3_SC2                                 ADC_SC2_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define ADC3_SC3                                 ADC_SC3_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define ADC3_OFS                                 ADC_OFS_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define ADC3_PG                                  ADC_PG_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define ADC3_MG                                  ADC_MG_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define ADC3_CLPD                                ADC_CLPD_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define ADC3_CLPS                                ADC_CLPS_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define ADC3_CLP4                                ADC_CLP4_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define ADC3_CLP3                                ADC_CLP3_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define ADC3_CLP2                                ADC_CLP2_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define ADC3_CLP1                                ADC_CLP1_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define ADC3_CLP0                                ADC_CLP0_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define ADC3_PGA                                 ADC_PGA_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define ADC3_CLMD                                ADC_CLMD_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define ADC3_CLMS                                ADC_CLMS_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define ADC3_CLM4                                ADC_CLM4_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define ADC3_CLM3                                ADC_CLM3_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define ADC3_CLM2                                ADC_CLM2_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define ADC3_CLM1                                ADC_CLM1_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define ADC3_CLM0                                ADC_CLM0_REG(ADC3_BASE_PTR)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/* ADC - Register array accessors */</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define ADC0_SC1(index)                          ADC_SC1_REG(ADC0_BASE_PTR,index)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define ADC1_SC1(index)                          ADC_SC1_REG(ADC1_BASE_PTR,index)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define ADC2_SC1(index)                          ADC_SC1_REG(ADC2_BASE_PTR,index)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define ADC3_SC1(index)                          ADC_SC1_REG(ADC3_BASE_PTR,index)</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define ADC0_R(index)                            ADC_R_REG(ADC0_BASE_PTR,index)</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define ADC1_R(index)                            ADC_R_REG(ADC1_BASE_PTR,index)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define ADC2_R(index)                            ADC_R_REG(ADC2_BASE_PTR,index)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define ADC3_R(index)                            ADC_R_REG(ADC3_BASE_PTR,index)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; <span class="comment">/* end of group ADC_Peripheral */</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">   -- AIPS</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html">  723</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_i_p_s___mem_map.html">AIPS_MemMap</a> {</div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a5ee5a8f31c77bbd35f1bb5f7a1f92c59">  724</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a5ee5a8f31c77bbd35f1bb5f7a1f92c59">MPRA</a>;                                   </div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  uint8_t RESERVED_0[28];</div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a4b1afda7928f39099d6cc26a0b17da11">  726</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a4b1afda7928f39099d6cc26a0b17da11">PACRA</a>;                                  </div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#aa6897cc68c3e0e6bff51c421049ba3f4">  727</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#aa6897cc68c3e0e6bff51c421049ba3f4">PACRB</a>;                                  </div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#acbd09d77313ec522210dbcabec37c9f5">  728</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#acbd09d77313ec522210dbcabec37c9f5">PACRC</a>;                                  </div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a98bd3ff2455e9fccb9cd7d06cc090370">  729</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a98bd3ff2455e9fccb9cd7d06cc090370">PACRD</a>;                                  </div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  uint8_t RESERVED_1[16];</div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#ad1f2d4b98aea7609a045558a9dc20f7b">  731</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#ad1f2d4b98aea7609a045558a9dc20f7b">PACRE</a>;                                  </div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#aedfe0bcf944c983903be902a97a1f59a">  732</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#aedfe0bcf944c983903be902a97a1f59a">PACRF</a>;                                  </div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a7eb01b8a7f5cbdd90e2cfc1103dc818e">  733</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a7eb01b8a7f5cbdd90e2cfc1103dc818e">PACRG</a>;                                  </div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#af4ac7a20bb8f381f2f77e21ed14d5e91">  734</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#af4ac7a20bb8f381f2f77e21ed14d5e91">PACRH</a>;                                  </div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a75787ffd284dd47814093fbe8d28232d">  735</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a75787ffd284dd47814093fbe8d28232d">PACRI</a>;                                  </div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#aa8170562fdbb48e8ade84f0992479a98">  736</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#aa8170562fdbb48e8ade84f0992479a98">PACRJ</a>;                                  </div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a62015f5d8f85dd001390b0168aa7389f">  737</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a62015f5d8f85dd001390b0168aa7389f">PACRK</a>;                                  </div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a564d95efed1747932b25675342cac085">  738</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a564d95efed1747932b25675342cac085">PACRL</a>;                                  </div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a30e7ebe0ffb0e9d97cbfa85d65e17cbb">  739</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a30e7ebe0ffb0e9d97cbfa85d65e17cbb">PACRM</a>;                                  </div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a83bf08b950901b8f6d7ef2ceb960baa8">  740</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a83bf08b950901b8f6d7ef2ceb960baa8">PACRN</a>;                                  </div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#a5892f2b025c43f875f1c88e3a8f6da30">  741</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#a5892f2b025c43f875f1c88e3a8f6da30">PACRO</a>;                                  </div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___mem_map.html#af6d96671be0c664042ec003595ac405e">  742</a></span>&#160;  uint32_t <a class="code" href="struct_a_i_p_s___mem_map.html#af6d96671be0c664042ec003595ac405e">PACRP</a>;                                  </div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___a_i_p_s___peripheral.html#ga6a37456f1049f1d08787b6ffe1c8a9b3">AIPS_MemMapPtr</a>;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">   -- AIPS - Register accessor macros</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/* AIPS - Register accessors */</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define AIPS_MPRA_REG(base)                      ((base)-&gt;MPRA)</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define AIPS_PACRA_REG(base)                     ((base)-&gt;PACRA)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define AIPS_PACRB_REG(base)                     ((base)-&gt;PACRB)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define AIPS_PACRC_REG(base)                     ((base)-&gt;PACRC)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define AIPS_PACRD_REG(base)                     ((base)-&gt;PACRD)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define AIPS_PACRE_REG(base)                     ((base)-&gt;PACRE)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define AIPS_PACRF_REG(base)                     ((base)-&gt;PACRF)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define AIPS_PACRG_REG(base)                     ((base)-&gt;PACRG)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define AIPS_PACRH_REG(base)                     ((base)-&gt;PACRH)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define AIPS_PACRI_REG(base)                     ((base)-&gt;PACRI)</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_REG(base)                     ((base)-&gt;PACRJ)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define AIPS_PACRK_REG(base)                     ((base)-&gt;PACRK)</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define AIPS_PACRL_REG(base)                     ((base)-&gt;PACRL)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define AIPS_PACRM_REG(base)                     ((base)-&gt;PACRM)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define AIPS_PACRN_REG(base)                     ((base)-&gt;PACRN)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define AIPS_PACRO_REG(base)                     ((base)-&gt;PACRO)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define AIPS_PACRP_REG(base)                     ((base)-&gt;PACRP)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160; <span class="comment">/* end of group AIPS_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/* MPRA Bit Fields */</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL7_MASK                      0x1u</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL7_SHIFT                     0</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW7_MASK                      0x2u</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW7_SHIFT                     1</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR7_MASK                      0x4u</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR7_SHIFT                     2</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL6_MASK                      0x10u</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL6_SHIFT                     4</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW6_MASK                      0x20u</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW6_SHIFT                     5</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR6_MASK                      0x40u</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR6_SHIFT                     6</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_MASK                      0x100u</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_SHIFT                     8</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_MASK                      0x200u</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_SHIFT                     9</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_MASK                      0x400u</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_SHIFT                     10</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_SHIFT                     12</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_SHIFT                     13</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_SHIFT                     14</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_SHIFT                     16</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_SHIFT                     17</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_SHIFT                     18</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     20</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     21</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     22</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     24</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     25</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     26</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     28</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     29</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     30</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/* PACRA Bit Fields */</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">/* PACRB Bit Fields */</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">/* PACRC Bit Fields */</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">/* PACRD Bit Fields */</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">/* PACRE Bit Fields */</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* PACRF Bit Fields */</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">/* PACRG Bit Fields */</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">/* PACRH Bit Fields */</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">/* PACRI Bit Fields */</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/* PACRJ Bit Fields */</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">/* PACRK Bit Fields */</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">/* PACRL Bit Fields */</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">/* PACRM Bit Fields */</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">/* PACRN Bit Fields */</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">/* PACRO Bit Fields */</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">/* PACRP Bit Fields */</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_MASK                      0x1u</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_SHIFT                     0</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_MASK                      0x2u</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_SHIFT                     1</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_MASK                      0x4u</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_SHIFT                     2</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_MASK                      0x10u</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_SHIFT                     4</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_MASK                      0x20u</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_SHIFT                     5</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_MASK                      0x40u</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_SHIFT                     6</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_MASK                      0x100u</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_SHIFT                     8</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_MASK                      0x200u</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_SHIFT                     9</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_MASK                      0x400u</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_SHIFT                     10</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_MASK                      0x1000u</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_SHIFT                     12</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_MASK                      0x2000u</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_SHIFT                     13</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_MASK                      0x4000u</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_SHIFT                     14</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_MASK                      0x10000u</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_SHIFT                     16</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_MASK                      0x20000u</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_SHIFT                     17</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_MASK                      0x40000u</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_SHIFT                     18</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_MASK                      0x100000u</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_SHIFT                     20</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_MASK                      0x200000u</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_SHIFT                     21</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_MASK                      0x400000u</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_SHIFT                     22</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_MASK                      0x1000000u</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_SHIFT                     24</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_SHIFT                     25</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_MASK                      0x4000000u</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_SHIFT                     26</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_MASK                      0x10000000u</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_SHIFT                     28</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_MASK                      0x20000000u</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_SHIFT                     29</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_MASK                      0x40000000u</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_SHIFT                     30</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160; <span class="comment">/* end of group AIPS_Register_Masks */</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral.html#ga6affb22d1dff0d01c843913f33f1c1a9"> 1629</a></span>&#160;<span class="preprocessor">#define AIPS0_BASE_PTR                           ((AIPS_MemMapPtr)0x40000000u)</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral.html#gab38278851053aa66f9683ed8707e23bc"> 1631</a></span>&#160;<span class="preprocessor">#define AIPS1_BASE_PTR                           ((AIPS_MemMapPtr)0x40080000u)</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral.html#gacdda032ccd174e1d8c1a02b1e0f7a441"> 1633</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_PTRS                           { AIPS0_BASE_PTR, AIPS1_BASE_PTR }</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">   -- AIPS - Register accessor macros</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">/* AIPS - Register instance definitions */</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">/* AIPS0 */</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define AIPS0_MPRA                               AIPS_MPRA_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define AIPS0_PACRA                              AIPS_PACRA_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define AIPS0_PACRB                              AIPS_PACRB_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define AIPS0_PACRC                              AIPS_PACRC_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define AIPS0_PACRD                              AIPS_PACRD_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define AIPS0_PACRE                              AIPS_PACRE_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define AIPS0_PACRF                              AIPS_PACRF_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define AIPS0_PACRG                              AIPS_PACRG_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define AIPS0_PACRH                              AIPS_PACRH_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define AIPS0_PACRI                              AIPS_PACRI_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define AIPS0_PACRJ                              AIPS_PACRJ_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define AIPS0_PACRK                              AIPS_PACRK_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define AIPS0_PACRL                              AIPS_PACRL_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define AIPS0_PACRM                              AIPS_PACRM_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define AIPS0_PACRN                              AIPS_PACRN_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define AIPS0_PACRO                              AIPS_PACRO_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define AIPS0_PACRP                              AIPS_PACRP_REG(AIPS0_BASE_PTR)</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">/* AIPS1 */</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define AIPS1_MPRA                               AIPS_MPRA_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define AIPS1_PACRA                              AIPS_PACRA_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define AIPS1_PACRB                              AIPS_PACRB_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define AIPS1_PACRC                              AIPS_PACRC_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define AIPS1_PACRD                              AIPS_PACRD_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define AIPS1_PACRE                              AIPS_PACRE_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define AIPS1_PACRF                              AIPS_PACRF_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define AIPS1_PACRG                              AIPS_PACRG_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define AIPS1_PACRH                              AIPS_PACRH_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define AIPS1_PACRI                              AIPS_PACRI_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define AIPS1_PACRJ                              AIPS_PACRJ_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define AIPS1_PACRK                              AIPS_PACRK_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define AIPS1_PACRL                              AIPS_PACRL_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define AIPS1_PACRM                              AIPS_PACRM_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define AIPS1_PACRN                              AIPS_PACRN_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define AIPS1_PACRO                              AIPS_PACRO_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define AIPS1_PACRP                              AIPS_PACRP_REG(AIPS1_BASE_PTR)</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160; <span class="comment">/* end of group AIPS_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160; <span class="comment">/* end of group AIPS_Peripheral */</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">   -- AXBS</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html"> 1703</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_x_b_s___mem_map.html">AXBS_MemMap</a> {</div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x100 */</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#a840c4c5791c39bad3cfa7140aaab0a1f"> 1705</a></span>&#160;    uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#a840c4c5791c39bad3cfa7140aaab0a1f">PRS</a>;                                    </div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#af4605bf03bb478b8076fffe21d52671f"> 1707</a></span>&#160;    uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#af4605bf03bb478b8076fffe21d52671f">CRS</a>;                                    </div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    uint8_t RESERVED_1[236];</div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  } SLAVE[8];</div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#a8e6ee199b9eb723478215926f9f3b6fe"> 1710</a></span>&#160;  uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#a8e6ee199b9eb723478215926f9f3b6fe">MGPCR0</a>;                                 </div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  uint8_t RESERVED_0[252];</div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#a952d7f281eaf5fba221d0f1d3292f01b"> 1712</a></span>&#160;  uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#a952d7f281eaf5fba221d0f1d3292f01b">MGPCR1</a>;                                 </div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  uint8_t RESERVED_1[252];</div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#a4bf70415762da6b4a4ef334878593d2f"> 1714</a></span>&#160;  uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#a4bf70415762da6b4a4ef334878593d2f">MGPCR2</a>;                                 </div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  uint8_t RESERVED_2[252];</div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#addcba8af91a2a00707fec89422083060"> 1716</a></span>&#160;  uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#addcba8af91a2a00707fec89422083060">MGPCR3</a>;                                 </div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  uint8_t RESERVED_3[252];</div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#aa612f4c47ff1bbd854bacda326b25aea"> 1718</a></span>&#160;  uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#aa612f4c47ff1bbd854bacda326b25aea">MGPCR4</a>;                                 </div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  uint8_t RESERVED_4[252];</div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#acb7e6f493df6513d2eca0df6a7f8f3ed"> 1720</a></span>&#160;  uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#acb7e6f493df6513d2eca0df6a7f8f3ed">MGPCR5</a>;                                 </div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  uint8_t RESERVED_5[252];</div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#a0d9951535d34de3707e889bc16f15cef"> 1722</a></span>&#160;  uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#a0d9951535d34de3707e889bc16f15cef">MGPCR6</a>;                                 </div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  uint8_t RESERVED_6[252];</div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#ae019ec14abd676615a5828fef3dde919"> 1724</a></span>&#160;  uint32_t <a class="code" href="struct_a_x_b_s___mem_map.html#ae019ec14abd676615a5828fef3dde919">MGPCR7</a>;                                 </div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___a_x_b_s___peripheral.html#ga8f768bd75d5c94d51b05e9ef4a38ea33">AXBS_MemMapPtr</a>;</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">   -- AXBS - Register accessor macros</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">/* AXBS - Register accessors */</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define AXBS_PRS_REG(base,index)                 ((base)-&gt;SLAVE[index].PRS)</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define AXBS_CRS_REG(base,index)                 ((base)-&gt;SLAVE[index].CRS)</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_REG(base)                    ((base)-&gt;MGPCR0)</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_REG(base)                    ((base)-&gt;MGPCR1)</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_REG(base)                    ((base)-&gt;MGPCR2)</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_REG(base)                    ((base)-&gt;MGPCR3)</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_REG(base)                    ((base)-&gt;MGPCR4)</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_REG(base)                    ((base)-&gt;MGPCR5)</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define AXBS_MGPCR6_REG(base)                    ((base)-&gt;MGPCR6)</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define AXBS_MGPCR7_REG(base)                    ((base)-&gt;MGPCR7)</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160; <span class="comment">/* end of group AXBS_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">   -- AXBS Register Masks</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">/* PRS Bit Fields */</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_MASK                         0x7u</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_SHIFT                        0</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define AXBS_PRS_M0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M0_SHIFT))&amp;AXBS_PRS_M0_MASK)</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_MASK                         0x70u</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_SHIFT                        4</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define AXBS_PRS_M1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M1_SHIFT))&amp;AXBS_PRS_M1_MASK)</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_MASK                         0x700u</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_SHIFT                        8</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define AXBS_PRS_M2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M2_SHIFT))&amp;AXBS_PRS_M2_MASK)</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_MASK                         0x7000u</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_SHIFT                        12</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define AXBS_PRS_M3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M3_SHIFT))&amp;AXBS_PRS_M3_MASK)</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_MASK                         0x70000u</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_SHIFT                        16</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define AXBS_PRS_M4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M4_SHIFT))&amp;AXBS_PRS_M4_MASK)</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_MASK                         0x700000u</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_SHIFT                        20</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define AXBS_PRS_M5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M5_SHIFT))&amp;AXBS_PRS_M5_MASK)</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define AXBS_PRS_M6_MASK                         0x7000000u</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define AXBS_PRS_M6_SHIFT                        24</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define AXBS_PRS_M6(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M6_SHIFT))&amp;AXBS_PRS_M6_MASK)</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define AXBS_PRS_M7_MASK                         0x70000000u</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define AXBS_PRS_M7_SHIFT                        28</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define AXBS_PRS_M7(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M7_SHIFT))&amp;AXBS_PRS_M7_MASK)</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">/* CRS Bit Fields */</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_MASK                       0x7u</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_SHIFT                      0</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PARK_SHIFT))&amp;AXBS_CRS_PARK_MASK)</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_MASK                       0x30u</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_SHIFT                      4</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PCTL_SHIFT))&amp;AXBS_CRS_PCTL_MASK)</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_MASK                        0x300u</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_SHIFT                       8</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_ARB_SHIFT))&amp;AXBS_CRS_ARB_MASK)</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_MASK                        0x40000000u</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_SHIFT                       30</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_MASK                         0x80000000u</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_SHIFT                        31</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/* MGPCR0 Bit Fields */</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR0_AULB_SHIFT))&amp;AXBS_MGPCR0_AULB_MASK)</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">/* MGPCR1 Bit Fields */</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR1_AULB_SHIFT))&amp;AXBS_MGPCR1_AULB_MASK)</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">/* MGPCR2 Bit Fields */</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR2_AULB_SHIFT))&amp;AXBS_MGPCR2_AULB_MASK)</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">/* MGPCR3 Bit Fields */</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR3_AULB_SHIFT))&amp;AXBS_MGPCR3_AULB_MASK)</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">/* MGPCR4 Bit Fields */</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR4_AULB_SHIFT))&amp;AXBS_MGPCR4_AULB_MASK)</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/* MGPCR5 Bit Fields */</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR5_AULB_SHIFT))&amp;AXBS_MGPCR5_AULB_MASK)</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">/* MGPCR6 Bit Fields */</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define AXBS_MGPCR6_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#define AXBS_MGPCR6_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define AXBS_MGPCR6_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR6_AULB_SHIFT))&amp;AXBS_MGPCR6_AULB_MASK)</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">/* MGPCR7 Bit Fields */</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define AXBS_MGPCR7_AULB_MASK                    0x7u</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define AXBS_MGPCR7_AULB_SHIFT                   0</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define AXBS_MGPCR7_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR7_AULB_SHIFT))&amp;AXBS_MGPCR7_AULB_MASK)</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160; <span class="comment">/* end of group AXBS_Register_Masks */</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">/* AXBS - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral.html#gacbbf56489b86d1ddb3e0ac291922a56d"> 1842</a></span>&#160;<span class="preprocessor">#define AXBS_BASE_PTR                            ((AXBS_MemMapPtr)0x40004000u)</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral.html#ga522ab97d5ed3e73f1cb3591c40ecc50e"> 1844</a></span>&#160;<span class="preprocessor">#define AXBS_BASE_PTRS                           { AXBS_BASE_PTR }</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">   -- AXBS - Register accessor macros</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">/* AXBS - Register instance definitions */</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">/* AXBS */</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define AXBS_PRS0                                AXBS_PRS_REG(AXBS_BASE_PTR,0)</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define AXBS_CRS0                                AXBS_CRS_REG(AXBS_BASE_PTR,0)</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define AXBS_PRS1                                AXBS_PRS_REG(AXBS_BASE_PTR,1)</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define AXBS_CRS1                                AXBS_CRS_REG(AXBS_BASE_PTR,1)</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define AXBS_PRS2                                AXBS_PRS_REG(AXBS_BASE_PTR,2)</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define AXBS_CRS2                                AXBS_CRS_REG(AXBS_BASE_PTR,2)</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define AXBS_PRS3                                AXBS_PRS_REG(AXBS_BASE_PTR,3)</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define AXBS_CRS3                                AXBS_CRS_REG(AXBS_BASE_PTR,3)</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define AXBS_PRS4                                AXBS_PRS_REG(AXBS_BASE_PTR,4)</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define AXBS_CRS4                                AXBS_CRS_REG(AXBS_BASE_PTR,4)</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define AXBS_PRS5                                AXBS_PRS_REG(AXBS_BASE_PTR,5)</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define AXBS_CRS5                                AXBS_CRS_REG(AXBS_BASE_PTR,5)</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define AXBS_PRS6                                AXBS_PRS_REG(AXBS_BASE_PTR,6)</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define AXBS_CRS6                                AXBS_CRS_REG(AXBS_BASE_PTR,6)</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define AXBS_PRS7                                AXBS_PRS_REG(AXBS_BASE_PTR,7)</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define AXBS_CRS7                                AXBS_CRS_REG(AXBS_BASE_PTR,7)</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define AXBS_MGPCR0                              AXBS_MGPCR0_REG(AXBS_BASE_PTR)</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define AXBS_MGPCR1                              AXBS_MGPCR1_REG(AXBS_BASE_PTR)</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define AXBS_MGPCR2                              AXBS_MGPCR2_REG(AXBS_BASE_PTR)</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define AXBS_MGPCR3                              AXBS_MGPCR3_REG(AXBS_BASE_PTR)</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define AXBS_MGPCR4                              AXBS_MGPCR4_REG(AXBS_BASE_PTR)</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define AXBS_MGPCR5                              AXBS_MGPCR5_REG(AXBS_BASE_PTR)</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define AXBS_MGPCR6                              AXBS_MGPCR6_REG(AXBS_BASE_PTR)</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define AXBS_MGPCR7                              AXBS_MGPCR7_REG(AXBS_BASE_PTR)</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">/* AXBS - Register array accessors */</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define AXBS_PRS(index)                          AXBS_PRS_REG(AXBS_BASE_PTR,index)</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define AXBS_CRS(index)                          AXBS_CRS_REG(AXBS_BASE_PTR,index)</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160; <span class="comment">/* end of group AXBS_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160; <span class="comment">/* end of group AXBS_Peripheral */</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">   -- CAN</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html"> 1907</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_a_n___mem_map.html">CAN_MemMap</a> {</div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#aa78ee3ab61a8a0a9bceade6152bccec3"> 1908</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#aa78ee3ab61a8a0a9bceade6152bccec3">MCR</a>;                                    </div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#aa7e5faeb995f97f465296095ec696576"> 1909</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#aa7e5faeb995f97f465296095ec696576">CTRL1</a>;                                  </div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a7cdd012a6030c4bf528cec65fddb71ca"> 1910</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a7cdd012a6030c4bf528cec65fddb71ca">TIMER</a>;                                  </div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#aa788d49d34c42aeb411ed6b43f1a7c42"> 1912</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#aa788d49d34c42aeb411ed6b43f1a7c42">RXMGMASK</a>;                               </div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#ad9454220446b5a706a53b100d31c223a"> 1913</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#ad9454220446b5a706a53b100d31c223a">RX14MASK</a>;                               </div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a4e60a1ec55f8fc14e4cdcd00e922d76d"> 1914</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a4e60a1ec55f8fc14e4cdcd00e922d76d">RX15MASK</a>;                               </div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#ae333e3fdb5adc42d26fa7a9b9c2014f4"> 1915</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#ae333e3fdb5adc42d26fa7a9b9c2014f4">ECR</a>;                                    </div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a22b3d30edd2510d48809119a334deb5c"> 1916</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a22b3d30edd2510d48809119a334deb5c">ESR1</a>;                                   </div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a7f5ec3c75c69675f968a5d42c86d73f6"> 1917</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a7f5ec3c75c69675f968a5d42c86d73f6">IMASK2</a>;                                 </div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#ad847310f75c51368595da91e905ad1bf"> 1918</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#ad847310f75c51368595da91e905ad1bf">IMASK1</a>;                                 </div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#aa06064731318366c51bc3ee552491070"> 1919</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#aa06064731318366c51bc3ee552491070">IFLAG2</a>;                                 </div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a9a4fc7f05bf39e47ce0bd8842a49ce2f"> 1920</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a9a4fc7f05bf39e47ce0bd8842a49ce2f">IFLAG1</a>;                                 </div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a41eb581b62dccef45c7217265649e0ea"> 1921</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a41eb581b62dccef45c7217265649e0ea">CTRL2</a>;                                  </div>
<div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#ac28986f6535a563a5790cdde8b507166"> 1922</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#ac28986f6535a563a5790cdde8b507166">ESR2</a>;                                   </div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  uint8_t RESERVED_1[8];</div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#ad1266b0f09eab6a6efd5778d0704da82"> 1924</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#ad1266b0f09eab6a6efd5778d0704da82">CRCR</a>;                                   </div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a6b04904e930a16afe225f4b7d55f7101"> 1925</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a6b04904e930a16afe225f4b7d55f7101">RXFGMASK</a>;                               </div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a0e9b51473b3338ee0e58c54a06eb21f6"> 1926</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a0e9b51473b3338ee0e58c54a06eb21f6">RXFIR</a>;                                  </div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  uint8_t RESERVED_2[48];</div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x80, array step: 0x10 */</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#ac511ae72304784d21dd721b3da9b0e34"> 1929</a></span>&#160;    uint32_t <a class="code" href="struct_c_a_n___mem_map.html#ac511ae72304784d21dd721b3da9b0e34">CS</a>;                                     </div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a974cc9d286388361bc15ab95bc264671"> 1930</a></span>&#160;    uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a974cc9d286388361bc15ab95bc264671">ID</a>;                                     </div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#ac2b68cfbc9aeab141d20ae8bd73cd169"> 1931</a></span>&#160;    uint32_t <a class="code" href="struct_c_a_n___mem_map.html#ac2b68cfbc9aeab141d20ae8bd73cd169">WORD0</a>;                                  </div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#ae9343e0c532c0f3784d9960ffb8aa229"> 1932</a></span>&#160;    uint32_t <a class="code" href="struct_c_a_n___mem_map.html#ae9343e0c532c0f3784d9960ffb8aa229">WORD1</a>;                                  </div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  } MB[16];</div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  uint8_t RESERVED_3[1792];</div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="struct_c_a_n___mem_map.html#a49a03dc4c91115ec65f38f9d0fe4a3d3"> 1935</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_n___mem_map.html#a49a03dc4c91115ec65f38f9d0fe4a3d3">RXIMR</a>[16];                              </div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_a_n___peripheral.html#gadc219505f1f3c5212d1e670b3d57d9b6">CAN_MemMapPtr</a>;</div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment">   -- CAN - Register accessor macros</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">/* CAN - Register accessors */</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define CAN_MCR_REG(base)                        ((base)-&gt;MCR)</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define CAN_CTRL1_REG(base)                      ((base)-&gt;CTRL1)</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define CAN_TIMER_REG(base)                      ((base)-&gt;TIMER)</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_REG(base)                   ((base)-&gt;RXMGMASK)</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_REG(base)                   ((base)-&gt;RX14MASK)</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_REG(base)                   ((base)-&gt;RX15MASK)</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define CAN_ECR_REG(base)                        ((base)-&gt;ECR)</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define CAN_ESR1_REG(base)                       ((base)-&gt;ESR1)</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define CAN_IMASK2_REG(base)                     ((base)-&gt;IMASK2)</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define CAN_IMASK1_REG(base)                     ((base)-&gt;IMASK1)</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define CAN_IFLAG2_REG(base)                     ((base)-&gt;IFLAG2)</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_REG(base)                     ((base)-&gt;IFLAG1)</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define CAN_CTRL2_REG(base)                      ((base)-&gt;CTRL2)</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define CAN_ESR2_REG(base)                       ((base)-&gt;ESR2)</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define CAN_CRCR_REG(base)                       ((base)-&gt;CRCR)</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_REG(base)                   ((base)-&gt;RXFGMASK)</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define CAN_RXFIR_REG(base)                      ((base)-&gt;RXFIR)</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define CAN_CS_REG(base,index)                   ((base)-&gt;MB[index].CS)</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define CAN_ID_REG(base,index)                   ((base)-&gt;MB[index].ID)</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define CAN_WORD0_REG(base,index)                ((base)-&gt;MB[index].WORD0)</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define CAN_WORD1_REG(base,index)                ((base)-&gt;MB[index].WORD1)</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define CAN_RXIMR_REG(base,index)                ((base)-&gt;RXIMR[index])</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160; <span class="comment">/* end of group CAN_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">   -- CAN Register Masks</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_MASK                      0x400000u</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_SHIFT                     22</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_MASK                      0x4000000u</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_SHIFT                     26</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/* CTRL1 Bit Fields */</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment">/* TIMER Bit Fields */</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">/* RXMGMASK Bit Fields */</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment">/* RX14MASK Bit Fields */</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment">/* RX15MASK Bit Fields */</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">/* ESR1 Bit Fields */</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_MASK                     0x1u</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_SHIFT                    0</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">/* IMASK2 Bit Fields */</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define CAN_IMASK2_BUFHM_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define CAN_IMASK2_BUFHM_SHIFT                   0</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define CAN_IMASK2_BUFHM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK2_BUFHM_SHIFT))&amp;CAN_IMASK2_BUFHM_MASK)</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">/* IMASK1 Bit Fields */</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_SHIFT                   0</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUFLM_SHIFT))&amp;CAN_IMASK1_BUFLM_MASK)</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment">/* IFLAG2 Bit Fields */</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define CAN_IFLAG2_BUFHI_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define CAN_IFLAG2_BUFHI_SHIFT                   0</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define CAN_IFLAG2_BUFHI(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG2_BUFHI_SHIFT))&amp;CAN_IFLAG2_BUFHI_MASK)</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">/* IFLAG1 Bit Fields */</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I_MASK                 0x1Fu</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I_SHIFT                0</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO0I_SHIFT))&amp;CAN_IFLAG1_BUF4TO0I_MASK)</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">/* CTRL2 Bit Fields */</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_MASK                    0x10000000u</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_SHIFT                   28</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">/* ESR2 Bit Fields */</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">/* CRCR Bit Fields */</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">/* RXFGMASK Bit Fields */</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment">/* RXFIR Bit Fields */</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment">/* CS Bit Fields */</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_SHIFT                  0</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_TIME_STAMP_SHIFT))&amp;CAN_CS_TIME_STAMP_MASK)</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define CAN_CS_DLC_MASK                          0xF0000u</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define CAN_CS_DLC_SHIFT                         16</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define CAN_CS_DLC(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_DLC_SHIFT))&amp;CAN_CS_DLC_MASK)</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define CAN_CS_RTR_MASK                          0x100000u</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define CAN_CS_RTR_SHIFT                         20</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define CAN_CS_IDE_MASK                          0x200000u</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define CAN_CS_IDE_SHIFT                         21</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define CAN_CS_SRR_MASK                          0x400000u</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define CAN_CS_SRR_SHIFT                         22</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define CAN_CS_CODE_MASK                         0xF000000u</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define CAN_CS_CODE_SHIFT                        24</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define CAN_CS_CODE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_CODE_SHIFT))&amp;CAN_CS_CODE_MASK)</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">/* ID Bit Fields */</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define CAN_ID_EXT_MASK                          0x3FFFFu</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define CAN_ID_EXT_SHIFT                         0</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define CAN_ID_EXT(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_EXT_SHIFT))&amp;CAN_ID_EXT_MASK)</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define CAN_ID_STD_MASK                          0x1FFC0000u</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define CAN_ID_STD_SHIFT                         18</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define CAN_ID_STD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_STD_SHIFT))&amp;CAN_ID_STD_MASK)</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_MASK                         0xE0000000u</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_SHIFT                        29</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define CAN_ID_PRIO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_PRIO_SHIFT))&amp;CAN_ID_PRIO_MASK)</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">/* WORD0 Bit Fields */</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_MASK               0xFFu</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_SHIFT              0</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_3_SHIFT))&amp;CAN_WORD0_DATA_BYTE_3_MASK)</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_MASK               0xFF00u</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_SHIFT              8</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_2_SHIFT))&amp;CAN_WORD0_DATA_BYTE_2_MASK)</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_MASK               0xFF0000u</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_SHIFT              16</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_1_SHIFT))&amp;CAN_WORD0_DATA_BYTE_1_MASK)</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_MASK               0xFF000000u</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_SHIFT              24</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_0_SHIFT))&amp;CAN_WORD0_DATA_BYTE_0_MASK)</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">/* WORD1 Bit Fields */</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_MASK               0xFFu</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_SHIFT              0</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_7_SHIFT))&amp;CAN_WORD1_DATA_BYTE_7_MASK)</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_MASK               0xFF00u</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_SHIFT              8</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_6_SHIFT))&amp;CAN_WORD1_DATA_BYTE_6_MASK)</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_MASK               0xFF0000u</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_SHIFT              16</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_5_SHIFT))&amp;CAN_WORD1_DATA_BYTE_5_MASK)</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_MASK               0xFF000000u</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_SHIFT              24</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_4_SHIFT))&amp;CAN_WORD1_DATA_BYTE_4_MASK)</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">/* RXIMR Bit Fields */</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160; <span class="comment">/* end of group CAN_Register_Masks */</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral.html#ga1ee8f499e10af9b8e3132e0168e519b9"> 2251</a></span>&#160;<span class="preprocessor">#define CAN0_BASE_PTR                            ((CAN_MemMapPtr)0x40024000u)</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral.html#ga810387eeeb9ccd0e09ae057ff6f0d2ca"> 2253</a></span>&#160;<span class="preprocessor">#define CAN1_BASE_PTR                            ((CAN_MemMapPtr)0x400A4000u)</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;</div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral.html#gaf9ce8b815aacb2022a8a7454f4028a6c"> 2255</a></span>&#160;<span class="preprocessor">#define CAN_BASE_PTRS                            { CAN0_BASE_PTR, CAN1_BASE_PTR }</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment">   -- CAN - Register accessor macros</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment">/* CAN - Register instance definitions */</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment">/* CAN0 */</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define CAN0_MCR                                 CAN_MCR_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define CAN0_CTRL1                               CAN_CTRL1_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define CAN0_TIMER                               CAN_TIMER_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define CAN0_RXMGMASK                            CAN_RXMGMASK_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define CAN0_RX14MASK                            CAN_RX14MASK_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define CAN0_RX15MASK                            CAN_RX15MASK_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define CAN0_ECR                                 CAN_ECR_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define CAN0_ESR1                                CAN_ESR1_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define CAN0_IMASK2                              CAN_IMASK2_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define CAN0_IMASK1                              CAN_IMASK1_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define CAN0_IFLAG2                              CAN_IFLAG2_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define CAN0_IFLAG1                              CAN_IFLAG1_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define CAN0_CTRL2                               CAN_CTRL2_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define CAN0_ESR2                                CAN_ESR2_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define CAN0_CRCR                                CAN_CRCR_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define CAN0_RXFGMASK                            CAN_RXFGMASK_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define CAN0_RXFIR                               CAN_RXFIR_REG(CAN0_BASE_PTR)</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define CAN0_CS0                                 CAN_CS_REG(CAN0_BASE_PTR,0)</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define CAN0_ID0                                 CAN_ID_REG(CAN0_BASE_PTR,0)</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define CAN0_WORD00                              CAN_WORD0_REG(CAN0_BASE_PTR,0)</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define CAN0_WORD10                              CAN_WORD1_REG(CAN0_BASE_PTR,0)</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define CAN0_CS1                                 CAN_CS_REG(CAN0_BASE_PTR,1)</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define CAN0_ID1                                 CAN_ID_REG(CAN0_BASE_PTR,1)</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define CAN0_WORD01                              CAN_WORD0_REG(CAN0_BASE_PTR,1)</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define CAN0_WORD11                              CAN_WORD1_REG(CAN0_BASE_PTR,1)</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define CAN0_CS2                                 CAN_CS_REG(CAN0_BASE_PTR,2)</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define CAN0_ID2                                 CAN_ID_REG(CAN0_BASE_PTR,2)</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define CAN0_WORD02                              CAN_WORD0_REG(CAN0_BASE_PTR,2)</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define CAN0_WORD12                              CAN_WORD1_REG(CAN0_BASE_PTR,2)</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define CAN0_CS3                                 CAN_CS_REG(CAN0_BASE_PTR,3)</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define CAN0_ID3                                 CAN_ID_REG(CAN0_BASE_PTR,3)</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define CAN0_WORD03                              CAN_WORD0_REG(CAN0_BASE_PTR,3)</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define CAN0_WORD13                              CAN_WORD1_REG(CAN0_BASE_PTR,3)</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define CAN0_CS4                                 CAN_CS_REG(CAN0_BASE_PTR,4)</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define CAN0_ID4                                 CAN_ID_REG(CAN0_BASE_PTR,4)</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define CAN0_WORD04                              CAN_WORD0_REG(CAN0_BASE_PTR,4)</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define CAN0_WORD14                              CAN_WORD1_REG(CAN0_BASE_PTR,4)</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define CAN0_CS5                                 CAN_CS_REG(CAN0_BASE_PTR,5)</span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define CAN0_ID5                                 CAN_ID_REG(CAN0_BASE_PTR,5)</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define CAN0_WORD05                              CAN_WORD0_REG(CAN0_BASE_PTR,5)</span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define CAN0_WORD15                              CAN_WORD1_REG(CAN0_BASE_PTR,5)</span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define CAN0_CS6                                 CAN_CS_REG(CAN0_BASE_PTR,6)</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define CAN0_ID6                                 CAN_ID_REG(CAN0_BASE_PTR,6)</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define CAN0_WORD06                              CAN_WORD0_REG(CAN0_BASE_PTR,6)</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define CAN0_WORD16                              CAN_WORD1_REG(CAN0_BASE_PTR,6)</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define CAN0_CS7                                 CAN_CS_REG(CAN0_BASE_PTR,7)</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define CAN0_ID7                                 CAN_ID_REG(CAN0_BASE_PTR,7)</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define CAN0_WORD07                              CAN_WORD0_REG(CAN0_BASE_PTR,7)</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define CAN0_WORD17                              CAN_WORD1_REG(CAN0_BASE_PTR,7)</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define CAN0_CS8                                 CAN_CS_REG(CAN0_BASE_PTR,8)</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define CAN0_ID8                                 CAN_ID_REG(CAN0_BASE_PTR,8)</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define CAN0_WORD08                              CAN_WORD0_REG(CAN0_BASE_PTR,8)</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define CAN0_WORD18                              CAN_WORD1_REG(CAN0_BASE_PTR,8)</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define CAN0_CS9                                 CAN_CS_REG(CAN0_BASE_PTR,9)</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define CAN0_ID9                                 CAN_ID_REG(CAN0_BASE_PTR,9)</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define CAN0_WORD09                              CAN_WORD0_REG(CAN0_BASE_PTR,9)</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define CAN0_WORD19                              CAN_WORD1_REG(CAN0_BASE_PTR,9)</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define CAN0_CS10                                CAN_CS_REG(CAN0_BASE_PTR,10)</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define CAN0_ID10                                CAN_ID_REG(CAN0_BASE_PTR,10)</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define CAN0_WORD010                             CAN_WORD0_REG(CAN0_BASE_PTR,10)</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define CAN0_WORD110                             CAN_WORD1_REG(CAN0_BASE_PTR,10)</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define CAN0_CS11                                CAN_CS_REG(CAN0_BASE_PTR,11)</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define CAN0_ID11                                CAN_ID_REG(CAN0_BASE_PTR,11)</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define CAN0_WORD011                             CAN_WORD0_REG(CAN0_BASE_PTR,11)</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define CAN0_WORD111                             CAN_WORD1_REG(CAN0_BASE_PTR,11)</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define CAN0_CS12                                CAN_CS_REG(CAN0_BASE_PTR,12)</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define CAN0_ID12                                CAN_ID_REG(CAN0_BASE_PTR,12)</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define CAN0_WORD012                             CAN_WORD0_REG(CAN0_BASE_PTR,12)</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define CAN0_WORD112                             CAN_WORD1_REG(CAN0_BASE_PTR,12)</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define CAN0_CS13                                CAN_CS_REG(CAN0_BASE_PTR,13)</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define CAN0_ID13                                CAN_ID_REG(CAN0_BASE_PTR,13)</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define CAN0_WORD013                             CAN_WORD0_REG(CAN0_BASE_PTR,13)</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define CAN0_WORD113                             CAN_WORD1_REG(CAN0_BASE_PTR,13)</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define CAN0_CS14                                CAN_CS_REG(CAN0_BASE_PTR,14)</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define CAN0_ID14                                CAN_ID_REG(CAN0_BASE_PTR,14)</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define CAN0_WORD014                             CAN_WORD0_REG(CAN0_BASE_PTR,14)</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define CAN0_WORD114                             CAN_WORD1_REG(CAN0_BASE_PTR,14)</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define CAN0_CS15                                CAN_CS_REG(CAN0_BASE_PTR,15)</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define CAN0_ID15                                CAN_ID_REG(CAN0_BASE_PTR,15)</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define CAN0_WORD015                             CAN_WORD0_REG(CAN0_BASE_PTR,15)</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define CAN0_WORD115                             CAN_WORD1_REG(CAN0_BASE_PTR,15)</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">#define CAN0_RXIMR0                              CAN_RXIMR_REG(CAN0_BASE_PTR,0)</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define CAN0_RXIMR1                              CAN_RXIMR_REG(CAN0_BASE_PTR,1)</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define CAN0_RXIMR2                              CAN_RXIMR_REG(CAN0_BASE_PTR,2)</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define CAN0_RXIMR3                              CAN_RXIMR_REG(CAN0_BASE_PTR,3)</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define CAN0_RXIMR4                              CAN_RXIMR_REG(CAN0_BASE_PTR,4)</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define CAN0_RXIMR5                              CAN_RXIMR_REG(CAN0_BASE_PTR,5)</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define CAN0_RXIMR6                              CAN_RXIMR_REG(CAN0_BASE_PTR,6)</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define CAN0_RXIMR7                              CAN_RXIMR_REG(CAN0_BASE_PTR,7)</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define CAN0_RXIMR8                              CAN_RXIMR_REG(CAN0_BASE_PTR,8)</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">#define CAN0_RXIMR9                              CAN_RXIMR_REG(CAN0_BASE_PTR,9)</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define CAN0_RXIMR10                             CAN_RXIMR_REG(CAN0_BASE_PTR,10)</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define CAN0_RXIMR11                             CAN_RXIMR_REG(CAN0_BASE_PTR,11)</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define CAN0_RXIMR12                             CAN_RXIMR_REG(CAN0_BASE_PTR,12)</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define CAN0_RXIMR13                             CAN_RXIMR_REG(CAN0_BASE_PTR,13)</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define CAN0_RXIMR14                             CAN_RXIMR_REG(CAN0_BASE_PTR,14)</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define CAN0_RXIMR15                             CAN_RXIMR_REG(CAN0_BASE_PTR,15)</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">/* CAN1 */</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define CAN1_MCR                                 CAN_MCR_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define CAN1_CTRL1                               CAN_CTRL1_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define CAN1_TIMER                               CAN_TIMER_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define CAN1_RXMGMASK                            CAN_RXMGMASK_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define CAN1_RX14MASK                            CAN_RX14MASK_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define CAN1_RX15MASK                            CAN_RX15MASK_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define CAN1_ECR                                 CAN_ECR_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define CAN1_ESR1                                CAN_ESR1_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define CAN1_IMASK2                              CAN_IMASK2_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define CAN1_IMASK1                              CAN_IMASK1_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define CAN1_IFLAG2                              CAN_IFLAG2_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define CAN1_IFLAG1                              CAN_IFLAG1_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define CAN1_CTRL2                               CAN_CTRL2_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define CAN1_ESR2                                CAN_ESR2_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define CAN1_CRCR                                CAN_CRCR_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define CAN1_RXFGMASK                            CAN_RXFGMASK_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define CAN1_RXFIR                               CAN_RXFIR_REG(CAN1_BASE_PTR)</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define CAN1_CS0                                 CAN_CS_REG(CAN1_BASE_PTR,0)</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define CAN1_ID0                                 CAN_ID_REG(CAN1_BASE_PTR,0)</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define CAN1_WORD00                              CAN_WORD0_REG(CAN1_BASE_PTR,0)</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define CAN1_WORD10                              CAN_WORD1_REG(CAN1_BASE_PTR,0)</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define CAN1_CS1                                 CAN_CS_REG(CAN1_BASE_PTR,1)</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define CAN1_ID1                                 CAN_ID_REG(CAN1_BASE_PTR,1)</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define CAN1_WORD01                              CAN_WORD0_REG(CAN1_BASE_PTR,1)</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define CAN1_WORD11                              CAN_WORD1_REG(CAN1_BASE_PTR,1)</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define CAN1_CS2                                 CAN_CS_REG(CAN1_BASE_PTR,2)</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define CAN1_ID2                                 CAN_ID_REG(CAN1_BASE_PTR,2)</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define CAN1_WORD02                              CAN_WORD0_REG(CAN1_BASE_PTR,2)</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define CAN1_WORD12                              CAN_WORD1_REG(CAN1_BASE_PTR,2)</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define CAN1_CS3                                 CAN_CS_REG(CAN1_BASE_PTR,3)</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define CAN1_ID3                                 CAN_ID_REG(CAN1_BASE_PTR,3)</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define CAN1_WORD03                              CAN_WORD0_REG(CAN1_BASE_PTR,3)</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define CAN1_WORD13                              CAN_WORD1_REG(CAN1_BASE_PTR,3)</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define CAN1_CS4                                 CAN_CS_REG(CAN1_BASE_PTR,4)</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define CAN1_ID4                                 CAN_ID_REG(CAN1_BASE_PTR,4)</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define CAN1_WORD04                              CAN_WORD0_REG(CAN1_BASE_PTR,4)</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define CAN1_WORD14                              CAN_WORD1_REG(CAN1_BASE_PTR,4)</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define CAN1_CS5                                 CAN_CS_REG(CAN1_BASE_PTR,5)</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define CAN1_ID5                                 CAN_ID_REG(CAN1_BASE_PTR,5)</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define CAN1_WORD05                              CAN_WORD0_REG(CAN1_BASE_PTR,5)</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define CAN1_WORD15                              CAN_WORD1_REG(CAN1_BASE_PTR,5)</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define CAN1_CS6                                 CAN_CS_REG(CAN1_BASE_PTR,6)</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#define CAN1_ID6                                 CAN_ID_REG(CAN1_BASE_PTR,6)</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define CAN1_WORD06                              CAN_WORD0_REG(CAN1_BASE_PTR,6)</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define CAN1_WORD16                              CAN_WORD1_REG(CAN1_BASE_PTR,6)</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define CAN1_CS7                                 CAN_CS_REG(CAN1_BASE_PTR,7)</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define CAN1_ID7                                 CAN_ID_REG(CAN1_BASE_PTR,7)</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define CAN1_WORD07                              CAN_WORD0_REG(CAN1_BASE_PTR,7)</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define CAN1_WORD17                              CAN_WORD1_REG(CAN1_BASE_PTR,7)</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define CAN1_CS8                                 CAN_CS_REG(CAN1_BASE_PTR,8)</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define CAN1_ID8                                 CAN_ID_REG(CAN1_BASE_PTR,8)</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define CAN1_WORD08                              CAN_WORD0_REG(CAN1_BASE_PTR,8)</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define CAN1_WORD18                              CAN_WORD1_REG(CAN1_BASE_PTR,8)</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define CAN1_CS9                                 CAN_CS_REG(CAN1_BASE_PTR,9)</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define CAN1_ID9                                 CAN_ID_REG(CAN1_BASE_PTR,9)</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define CAN1_WORD09                              CAN_WORD0_REG(CAN1_BASE_PTR,9)</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define CAN1_WORD19                              CAN_WORD1_REG(CAN1_BASE_PTR,9)</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define CAN1_CS10                                CAN_CS_REG(CAN1_BASE_PTR,10)</span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define CAN1_ID10                                CAN_ID_REG(CAN1_BASE_PTR,10)</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define CAN1_WORD010                             CAN_WORD0_REG(CAN1_BASE_PTR,10)</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define CAN1_WORD110                             CAN_WORD1_REG(CAN1_BASE_PTR,10)</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define CAN1_CS11                                CAN_CS_REG(CAN1_BASE_PTR,11)</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define CAN1_ID11                                CAN_ID_REG(CAN1_BASE_PTR,11)</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define CAN1_WORD011                             CAN_WORD0_REG(CAN1_BASE_PTR,11)</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define CAN1_WORD111                             CAN_WORD1_REG(CAN1_BASE_PTR,11)</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define CAN1_CS12                                CAN_CS_REG(CAN1_BASE_PTR,12)</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define CAN1_ID12                                CAN_ID_REG(CAN1_BASE_PTR,12)</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define CAN1_WORD012                             CAN_WORD0_REG(CAN1_BASE_PTR,12)</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define CAN1_WORD112                             CAN_WORD1_REG(CAN1_BASE_PTR,12)</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define CAN1_CS13                                CAN_CS_REG(CAN1_BASE_PTR,13)</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define CAN1_ID13                                CAN_ID_REG(CAN1_BASE_PTR,13)</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define CAN1_WORD013                             CAN_WORD0_REG(CAN1_BASE_PTR,13)</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define CAN1_WORD113                             CAN_WORD1_REG(CAN1_BASE_PTR,13)</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define CAN1_CS14                                CAN_CS_REG(CAN1_BASE_PTR,14)</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define CAN1_ID14                                CAN_ID_REG(CAN1_BASE_PTR,14)</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define CAN1_WORD014                             CAN_WORD0_REG(CAN1_BASE_PTR,14)</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define CAN1_WORD114                             CAN_WORD1_REG(CAN1_BASE_PTR,14)</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define CAN1_CS15                                CAN_CS_REG(CAN1_BASE_PTR,15)</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define CAN1_ID15                                CAN_ID_REG(CAN1_BASE_PTR,15)</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define CAN1_WORD015                             CAN_WORD0_REG(CAN1_BASE_PTR,15)</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define CAN1_WORD115                             CAN_WORD1_REG(CAN1_BASE_PTR,15)</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define CAN1_RXIMR0                              CAN_RXIMR_REG(CAN1_BASE_PTR,0)</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define CAN1_RXIMR1                              CAN_RXIMR_REG(CAN1_BASE_PTR,1)</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define CAN1_RXIMR2                              CAN_RXIMR_REG(CAN1_BASE_PTR,2)</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define CAN1_RXIMR3                              CAN_RXIMR_REG(CAN1_BASE_PTR,3)</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define CAN1_RXIMR4                              CAN_RXIMR_REG(CAN1_BASE_PTR,4)</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define CAN1_RXIMR5                              CAN_RXIMR_REG(CAN1_BASE_PTR,5)</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define CAN1_RXIMR6                              CAN_RXIMR_REG(CAN1_BASE_PTR,6)</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define CAN1_RXIMR7                              CAN_RXIMR_REG(CAN1_BASE_PTR,7)</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define CAN1_RXIMR8                              CAN_RXIMR_REG(CAN1_BASE_PTR,8)</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define CAN1_RXIMR9                              CAN_RXIMR_REG(CAN1_BASE_PTR,9)</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define CAN1_RXIMR10                             CAN_RXIMR_REG(CAN1_BASE_PTR,10)</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define CAN1_RXIMR11                             CAN_RXIMR_REG(CAN1_BASE_PTR,11)</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define CAN1_RXIMR12                             CAN_RXIMR_REG(CAN1_BASE_PTR,12)</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define CAN1_RXIMR13                             CAN_RXIMR_REG(CAN1_BASE_PTR,13)</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define CAN1_RXIMR14                             CAN_RXIMR_REG(CAN1_BASE_PTR,14)</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define CAN1_RXIMR15                             CAN_RXIMR_REG(CAN1_BASE_PTR,15)</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">/* CAN - Register array accessors */</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define CAN0_CS(index)                           CAN_CS_REG(CAN0_BASE_PTR,index)</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define CAN1_CS(index)                           CAN_CS_REG(CAN1_BASE_PTR,index)</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define CAN0_ID(index)                           CAN_ID_REG(CAN0_BASE_PTR,index)</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define CAN1_ID(index)                           CAN_ID_REG(CAN1_BASE_PTR,index)</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define CAN0_WORD0(index)                        CAN_WORD0_REG(CAN0_BASE_PTR,index)</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define CAN1_WORD0(index)                        CAN_WORD0_REG(CAN1_BASE_PTR,index)</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define CAN0_WORD1(index)                        CAN_WORD1_REG(CAN0_BASE_PTR,index)</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define CAN1_WORD1(index)                        CAN_WORD1_REG(CAN1_BASE_PTR,index)</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define CAN0_RXIMR(index)                        CAN_RXIMR_REG(CAN0_BASE_PTR,index)</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define CAN1_RXIMR(index)                        CAN_RXIMR_REG(CAN1_BASE_PTR,index)</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160; <span class="comment">/* end of group CAN_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160; <span class="comment">/* end of group CAN_Peripheral */</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;</div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">   -- CAU</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html"> 2497</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_a_u___mem_map.html">CAU_MemMap</a> {</div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#aedfa93977c4f622bd7bc6c223a02f9c2"> 2498</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#aedfa93977c4f622bd7bc6c223a02f9c2">DIRECT</a>[16];                             </div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  uint8_t RESERVED_0[2048];</div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#ae256965798409e23f35be1d69b7d4918"> 2500</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#ae256965798409e23f35be1d69b7d4918">LDR_CASR</a>;                               </div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#aa1bd9997f3c316e126979eb1a249a53b"> 2501</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#aa1bd9997f3c316e126979eb1a249a53b">LDR_CAA</a>;                                </div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#ad53398a7dd146307c3fc7aeb448a42b6"> 2502</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#ad53398a7dd146307c3fc7aeb448a42b6">LDR_CA</a>[9];                              </div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;  uint8_t RESERVED_1[20];</div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#ad90eef15bc61290af107c3d5871599a8"> 2504</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#ad90eef15bc61290af107c3d5871599a8">STR_CASR</a>;                               </div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#aa67e4616f37a59b89df13691bf40f643"> 2505</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#aa67e4616f37a59b89df13691bf40f643">STR_CAA</a>;                                </div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a52fa9a2cc14dede00bf01a39590a757d"> 2506</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a52fa9a2cc14dede00bf01a39590a757d">STR_CA</a>[9];                              </div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  uint8_t RESERVED_2[20];</div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a064a59c5835525e09b7ce745abf8ba50"> 2508</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a064a59c5835525e09b7ce745abf8ba50">ADR_CASR</a>;                               </div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a453c3f0527c3c433b9c4b47e2e1f5c91"> 2509</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a453c3f0527c3c433b9c4b47e2e1f5c91">ADR_CAA</a>;                                </div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#af599c211258a0c20323c3f482368fa05"> 2510</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#af599c211258a0c20323c3f482368fa05">ADR_CA</a>[9];                              </div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  uint8_t RESERVED_3[20];</div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a9d411dd17e1bf0560d6a9537650a39b9"> 2512</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a9d411dd17e1bf0560d6a9537650a39b9">RADR_CASR</a>;                              </div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a46c90a6c642fc19fe7a572b46b746761"> 2513</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a46c90a6c642fc19fe7a572b46b746761">RADR_CAA</a>;                               </div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a9c1999a6a31be1422acd1d33f67f2a9e"> 2514</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a9c1999a6a31be1422acd1d33f67f2a9e">RADR_CA</a>[9];                             </div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  uint8_t RESERVED_4[84];</div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a9a390a748c987c883432ae79087640e2"> 2516</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a9a390a748c987c883432ae79087640e2">XOR_CASR</a>;                               </div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a5597e40ecdc9aaf07f342eea55467ff1"> 2517</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a5597e40ecdc9aaf07f342eea55467ff1">XOR_CAA</a>;                                </div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#acb520a0239533ff35af926264fd9a6a9"> 2518</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#acb520a0239533ff35af926264fd9a6a9">XOR_CA</a>[9];                              </div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  uint8_t RESERVED_5[20];</div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a32dbbd85f3b4630c96083416bf2a8255"> 2520</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a32dbbd85f3b4630c96083416bf2a8255">ROTL_CASR</a>;                              </div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a512db0326bf0cfd6896ddb5ee85d76ee"> 2521</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a512db0326bf0cfd6896ddb5ee85d76ee">ROTL_CAA</a>;                               </div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a2048933dd371b9c4145810ace598ce8f"> 2522</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a2048933dd371b9c4145810ace598ce8f">ROTL_CA</a>[9];                             </div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  uint8_t RESERVED_6[276];</div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#aef9ec16f001c68f0f8584424c78a8a3c"> 2524</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#aef9ec16f001c68f0f8584424c78a8a3c">AESC_CASR</a>;                              </div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a9275653d76493cec2822698ce68b4786"> 2525</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a9275653d76493cec2822698ce68b4786">AESC_CAA</a>;                               </div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#acf5e684692c0a798b2c1e00266d2d144"> 2526</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#acf5e684692c0a798b2c1e00266d2d144">AESC_CA</a>[9];                             </div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;  uint8_t RESERVED_7[20];</div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a87bb091918313f2fb45656cefbc89338"> 2528</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a87bb091918313f2fb45656cefbc89338">AESIC_CASR</a>;                             </div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a3a0b8c211ff4b16a8a82d63c2ce98a1f"> 2529</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a3a0b8c211ff4b16a8a82d63c2ce98a1f">AESIC_CAA</a>;                              </div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="struct_c_a_u___mem_map.html#a4e79ec8ba96bcf899cbb19207a23b160"> 2530</a></span>&#160;  uint32_t <a class="code" href="struct_c_a_u___mem_map.html#a4e79ec8ba96bcf899cbb19207a23b160">AESIC_CA</a>[9];                            </div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_a_u___peripheral.html#ga207de3afa3c0fec8cef914aa8027fc35">CAU_MemMapPtr</a>;</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;</div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment">   -- CAU - Register accessor macros</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">/* CAU - Register accessors */</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define CAU_DIRECT_REG(base,index)               ((base)-&gt;DIRECT[index])</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_REG(base)                   ((base)-&gt;LDR_CASR)</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_REG(base)                    ((base)-&gt;LDR_CAA)</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_REG(base,index)               ((base)-&gt;LDR_CA[index])</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_REG(base)                   ((base)-&gt;STR_CASR)</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define CAU_STR_CAA_REG(base)                    ((base)-&gt;STR_CAA)</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define CAU_STR_CA_REG(base,index)               ((base)-&gt;STR_CA[index])</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_REG(base)                   ((base)-&gt;ADR_CASR)</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_REG(base)                    ((base)-&gt;ADR_CAA)</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_REG(base,index)               ((base)-&gt;ADR_CA[index])</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_REG(base)                  ((base)-&gt;RADR_CASR)</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_REG(base)                   ((base)-&gt;RADR_CAA)</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_REG(base,index)              ((base)-&gt;RADR_CA[index])</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_REG(base)                   ((base)-&gt;XOR_CASR)</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_REG(base)                    ((base)-&gt;XOR_CAA)</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_REG(base,index)               ((base)-&gt;XOR_CA[index])</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_REG(base)                  ((base)-&gt;ROTL_CASR)</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_REG(base)                   ((base)-&gt;ROTL_CAA)</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_REG(base,index)              ((base)-&gt;ROTL_CA[index])</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_REG(base)                  ((base)-&gt;AESC_CASR)</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_REG(base)                   ((base)-&gt;AESC_CAA)</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_REG(base,index)              ((base)-&gt;AESC_CA[index])</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_REG(base)                 ((base)-&gt;AESIC_CASR)</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_REG(base)                  ((base)-&gt;AESIC_CAA)</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_REG(base,index)             ((base)-&gt;AESIC_CA[index])</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160; <span class="comment">/* end of group CAU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">   -- CAU Register Masks</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">/* DIRECT Bit Fields */</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0_SHIFT             0</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT0_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT0_MASK)</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1_SHIFT             0</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT1_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT1_MASK)</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2_SHIFT             0</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT2_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT2_MASK)</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3_SHIFT             0</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT3_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT3_MASK)</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4_SHIFT             0</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT4(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT4_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT4_MASK)</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5_SHIFT             0</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT5(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT5_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT5_MASK)</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6_SHIFT             0</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT6(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT6_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT6_MASK)</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7_SHIFT             0</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT7(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT7_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT7_MASK)</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8_SHIFT             0</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT8(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT8_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT8_MASK)</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9_SHIFT             0</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT9(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT9_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT9_MASK)</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10_MASK             0xFFFFFFFFu</span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10_SHIFT            0</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT10(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT10_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT10_MASK)</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11_MASK             0xFFFFFFFFu</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11_SHIFT            0</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT11(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT11_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT11_MASK)</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12_MASK             0xFFFFFFFFu</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12_SHIFT            0</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT12(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT12_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT12_MASK)</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13_MASK             0xFFFFFFFFu</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13_SHIFT            0</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT13(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT13_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT13_MASK)</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14_MASK             0xFFFFFFFFu</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14_SHIFT            0</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT14(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT14_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT14_MASK)</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15_MASK             0xFFFFFFFFu</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15_SHIFT            0</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define CAU_DIRECT_CAU_DIRECT15(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_DIRECT_CAU_DIRECT15_SHIFT))&amp;CAU_DIRECT_CAU_DIRECT15_MASK)</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment">/* LDR_CASR Bit Fields */</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_MASK                     0x1u</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_IC_SHIFT                    0</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_MASK                    0x2u</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_DPE_SHIFT                   1</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER_SHIFT                   28</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CASR_VER_SHIFT))&amp;CAU_LDR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment">/* LDR_CAA Bit Fields */</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_ACC_SHIFT                    0</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CAA_ACC_SHIFT))&amp;CAU_LDR_CAA_ACC_MASK)</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment">/* LDR_CA Bit Fields */</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA0_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA0_SHIFT                     0</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA0_SHIFT))&amp;CAU_LDR_CA_CA0_MASK)</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA1_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA1_SHIFT                     0</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA1_SHIFT))&amp;CAU_LDR_CA_CA1_MASK)</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA2_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA2_SHIFT                     0</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA2_SHIFT))&amp;CAU_LDR_CA_CA2_MASK)</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA3_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA3_SHIFT                     0</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA3_SHIFT))&amp;CAU_LDR_CA_CA3_MASK)</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA4_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA4_SHIFT                     0</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA4_SHIFT))&amp;CAU_LDR_CA_CA4_MASK)</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA5_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA5_SHIFT                     0</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA5_SHIFT))&amp;CAU_LDR_CA_CA5_MASK)</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA6_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA6_SHIFT                     0</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA6_SHIFT))&amp;CAU_LDR_CA_CA6_MASK)</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA7_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA7_SHIFT                     0</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA7_SHIFT))&amp;CAU_LDR_CA_CA7_MASK)</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA8_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA8_SHIFT                     0</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define CAU_LDR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_LDR_CA_CA8_SHIFT))&amp;CAU_LDR_CA_CA8_MASK)</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">/* STR_CASR Bit Fields */</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_MASK                     0x1u</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_IC_SHIFT                    0</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_MASK                    0x2u</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_DPE_SHIFT                   1</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER_SHIFT                   28</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define CAU_STR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CASR_VER_SHIFT))&amp;CAU_STR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">/* STR_CAA Bit Fields */</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define CAU_STR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define CAU_STR_CAA_ACC_SHIFT                    0</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define CAU_STR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CAA_ACC_SHIFT))&amp;CAU_STR_CAA_ACC_MASK)</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment">/* STR_CA Bit Fields */</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA0_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA0_SHIFT                     0</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA0_SHIFT))&amp;CAU_STR_CA_CA0_MASK)</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA1_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA1_SHIFT                     0</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA1_SHIFT))&amp;CAU_STR_CA_CA1_MASK)</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA2_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA2_SHIFT                     0</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA2_SHIFT))&amp;CAU_STR_CA_CA2_MASK)</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA3_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA3_SHIFT                     0</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA3_SHIFT))&amp;CAU_STR_CA_CA3_MASK)</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA4_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA4_SHIFT                     0</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA4_SHIFT))&amp;CAU_STR_CA_CA4_MASK)</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA5_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA5_SHIFT                     0</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA5_SHIFT))&amp;CAU_STR_CA_CA5_MASK)</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA6_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA6_SHIFT                     0</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA6_SHIFT))&amp;CAU_STR_CA_CA6_MASK)</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA7_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA7_SHIFT                     0</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA7_SHIFT))&amp;CAU_STR_CA_CA7_MASK)</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA8_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA8_SHIFT                     0</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define CAU_STR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_STR_CA_CA8_SHIFT))&amp;CAU_STR_CA_CA8_MASK)</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">/* ADR_CASR Bit Fields */</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_MASK                     0x1u</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_IC_SHIFT                    0</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_MASK                    0x2u</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_DPE_SHIFT                   1</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER_SHIFT                   28</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CASR_VER_SHIFT))&amp;CAU_ADR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">/* ADR_CAA Bit Fields */</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_ACC_SHIFT                    0</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CAA_ACC_SHIFT))&amp;CAU_ADR_CAA_ACC_MASK)</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">/* ADR_CA Bit Fields */</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA0_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA0_SHIFT                     0</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA0_SHIFT))&amp;CAU_ADR_CA_CA0_MASK)</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA1_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA1_SHIFT                     0</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA1_SHIFT))&amp;CAU_ADR_CA_CA1_MASK)</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA2_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA2_SHIFT                     0</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA2_SHIFT))&amp;CAU_ADR_CA_CA2_MASK)</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA3_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA3_SHIFT                     0</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA3_SHIFT))&amp;CAU_ADR_CA_CA3_MASK)</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA4_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA4_SHIFT                     0</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA4_SHIFT))&amp;CAU_ADR_CA_CA4_MASK)</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA5_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA5_SHIFT                     0</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA5_SHIFT))&amp;CAU_ADR_CA_CA5_MASK)</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA6_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA6_SHIFT                     0</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA6_SHIFT))&amp;CAU_ADR_CA_CA6_MASK)</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA7_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA7_SHIFT                     0</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA7_SHIFT))&amp;CAU_ADR_CA_CA7_MASK)</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA8_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA8_SHIFT                     0</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define CAU_ADR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ADR_CA_CA8_SHIFT))&amp;CAU_ADR_CA_CA8_MASK)</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">/* RADR_CASR Bit Fields */</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_MASK                    0x1u</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_IC_SHIFT                   0</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_MASK                   0x2u</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_DPE_SHIFT                  1</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER_SHIFT                  28</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CASR_VER_SHIFT))&amp;CAU_RADR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment">/* RADR_CAA Bit Fields */</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_ACC_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_ACC_SHIFT                   0</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CAA_ACC_SHIFT))&amp;CAU_RADR_CAA_ACC_MASK)</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment">/* RADR_CA Bit Fields */</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA0_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA0_SHIFT                    0</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA0_SHIFT))&amp;CAU_RADR_CA_CA0_MASK)</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA1_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA1_SHIFT                    0</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA1_SHIFT))&amp;CAU_RADR_CA_CA1_MASK)</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA2_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA2_SHIFT                    0</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA2_SHIFT))&amp;CAU_RADR_CA_CA2_MASK)</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA3_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA3_SHIFT                    0</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA3_SHIFT))&amp;CAU_RADR_CA_CA3_MASK)</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA4_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA4_SHIFT                    0</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA4_SHIFT))&amp;CAU_RADR_CA_CA4_MASK)</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA5_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA5_SHIFT                    0</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA5_SHIFT))&amp;CAU_RADR_CA_CA5_MASK)</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA6_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA6_SHIFT                    0</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA6_SHIFT))&amp;CAU_RADR_CA_CA6_MASK)</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA7_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA7_SHIFT                    0</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA7_SHIFT))&amp;CAU_RADR_CA_CA7_MASK)</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA8_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA8_SHIFT                    0</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define CAU_RADR_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_RADR_CA_CA8_SHIFT))&amp;CAU_RADR_CA_CA8_MASK)</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">/* XOR_CASR Bit Fields */</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_MASK                     0x1u</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_IC_SHIFT                    0</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_MASK                    0x2u</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_DPE_SHIFT                   1</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER_SHIFT                   28</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR_VER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CASR_VER_SHIFT))&amp;CAU_XOR_CASR_VER_MASK)</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">/* XOR_CAA Bit Fields */</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_ACC_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_ACC_SHIFT                    0</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA_ACC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CAA_ACC_SHIFT))&amp;CAU_XOR_CAA_ACC_MASK)</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment">/* XOR_CA Bit Fields */</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA0_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA0_SHIFT                     0</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA0_SHIFT))&amp;CAU_XOR_CA_CA0_MASK)</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA1_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA1_SHIFT                     0</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA1_SHIFT))&amp;CAU_XOR_CA_CA1_MASK)</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA2_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA2_SHIFT                     0</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA2_SHIFT))&amp;CAU_XOR_CA_CA2_MASK)</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA3_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA3_SHIFT                     0</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA3_SHIFT))&amp;CAU_XOR_CA_CA3_MASK)</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA4_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA4_SHIFT                     0</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA4_SHIFT))&amp;CAU_XOR_CA_CA4_MASK)</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA5_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA5_SHIFT                     0</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA5_SHIFT))&amp;CAU_XOR_CA_CA5_MASK)</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA6_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA6_SHIFT                     0</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA6_SHIFT))&amp;CAU_XOR_CA_CA6_MASK)</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA7_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA7_SHIFT                     0</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA7_SHIFT))&amp;CAU_XOR_CA_CA7_MASK)</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA8_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA8_SHIFT                     0</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define CAU_XOR_CA_CA8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_XOR_CA_CA8_SHIFT))&amp;CAU_XOR_CA_CA8_MASK)</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">/* ROTL_CASR Bit Fields */</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_MASK                    0x1u</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_IC_SHIFT                   0</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_MASK                   0x2u</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_DPE_SHIFT                  1</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER_SHIFT                  28</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CASR_VER_SHIFT))&amp;CAU_ROTL_CASR_VER_MASK)</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment">/* ROTL_CAA Bit Fields */</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_ACC_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_ACC_SHIFT                   0</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CAA_ACC_SHIFT))&amp;CAU_ROTL_CAA_ACC_MASK)</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">/* ROTL_CA Bit Fields */</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA0_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA0_SHIFT                    0</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA0_SHIFT))&amp;CAU_ROTL_CA_CA0_MASK)</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA1_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA1_SHIFT                    0</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA1_SHIFT))&amp;CAU_ROTL_CA_CA1_MASK)</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA2_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA2_SHIFT                    0</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA2_SHIFT))&amp;CAU_ROTL_CA_CA2_MASK)</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA3_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA3_SHIFT                    0</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA3_SHIFT))&amp;CAU_ROTL_CA_CA3_MASK)</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA4_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA4_SHIFT                    0</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA4_SHIFT))&amp;CAU_ROTL_CA_CA4_MASK)</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA5_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA5_SHIFT                    0</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA5_SHIFT))&amp;CAU_ROTL_CA_CA5_MASK)</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA6_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA6_SHIFT                    0</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA6_SHIFT))&amp;CAU_ROTL_CA_CA6_MASK)</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA7_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA7_SHIFT                    0</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA7_SHIFT))&amp;CAU_ROTL_CA_CA7_MASK)</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA8_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA8_SHIFT                    0</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_ROTL_CA_CA8_SHIFT))&amp;CAU_ROTL_CA_CA8_MASK)</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment">/* AESC_CASR Bit Fields */</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_MASK                    0x1u</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_IC_SHIFT                   0</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_MASK                   0x2u</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_DPE_SHIFT                  1</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER_SHIFT                  28</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR_VER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CASR_VER_SHIFT))&amp;CAU_AESC_CASR_VER_MASK)</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment">/* AESC_CAA Bit Fields */</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_ACC_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_ACC_SHIFT                   0</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA_ACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CAA_ACC_SHIFT))&amp;CAU_AESC_CAA_ACC_MASK)</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">/* AESC_CA Bit Fields */</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA0_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA0_SHIFT                    0</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA0_SHIFT))&amp;CAU_AESC_CA_CA0_MASK)</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA1_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA1_SHIFT                    0</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA1_SHIFT))&amp;CAU_AESC_CA_CA1_MASK)</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA2_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA2_SHIFT                    0</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA2_SHIFT))&amp;CAU_AESC_CA_CA2_MASK)</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA3_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA3_SHIFT                    0</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA3_SHIFT))&amp;CAU_AESC_CA_CA3_MASK)</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA4_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA4_SHIFT                    0</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA4_SHIFT))&amp;CAU_AESC_CA_CA4_MASK)</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA5_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA5_SHIFT                    0</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA5_SHIFT))&amp;CAU_AESC_CA_CA5_MASK)</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA6_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA6_SHIFT                    0</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA6_SHIFT))&amp;CAU_AESC_CA_CA6_MASK)</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA7_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA7_SHIFT                    0</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA7(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA7_SHIFT))&amp;CAU_AESC_CA_CA7_MASK)</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA8_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA8_SHIFT                    0</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define CAU_AESC_CA_CA8(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESC_CA_CA8_SHIFT))&amp;CAU_AESC_CA_CA8_MASK)</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">/* AESIC_CASR Bit Fields */</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_MASK                   0x1u</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_IC_SHIFT                  0</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_MASK                  0x2u</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_DPE_SHIFT                 1</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_MASK                  0xF0000000u</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER_SHIFT                 28</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR_VER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CASR_VER_SHIFT))&amp;CAU_AESIC_CASR_VER_MASK)</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">/* AESIC_CAA Bit Fields */</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_ACC_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_ACC_SHIFT                  0</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA_ACC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CAA_ACC_SHIFT))&amp;CAU_AESIC_CAA_ACC_MASK)</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">/* AESIC_CA Bit Fields */</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA0_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA0_SHIFT                   0</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA0_SHIFT))&amp;CAU_AESIC_CA_CA0_MASK)</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA1_SHIFT                   0</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA1_SHIFT))&amp;CAU_AESIC_CA_CA1_MASK)</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA2_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA2_SHIFT                   0</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA2_SHIFT))&amp;CAU_AESIC_CA_CA2_MASK)</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA3_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA3_SHIFT                   0</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA3_SHIFT))&amp;CAU_AESIC_CA_CA3_MASK)</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA4_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA4_SHIFT                   0</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA4_SHIFT))&amp;CAU_AESIC_CA_CA4_MASK)</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA5_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA5_SHIFT                   0</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA5_SHIFT))&amp;CAU_AESIC_CA_CA5_MASK)</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA6_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA6_SHIFT                   0</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA6_SHIFT))&amp;CAU_AESIC_CA_CA6_MASK)</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA7_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA7_SHIFT                   0</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA7_SHIFT))&amp;CAU_AESIC_CA_CA7_MASK)</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA8_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA8_SHIFT                   0</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA_CA8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAU_AESIC_CA_CA8_SHIFT))&amp;CAU_AESIC_CA_CA8_MASK)</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160; <span class="comment">/* end of group CAU_Register_Masks */</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;</div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">/* CAU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral.html#gaf2a80b84a866e513ee484bbb861fa36d"> 2961</a></span>&#160;<span class="preprocessor">#define CAU_BASE_PTR                             ((CAU_MemMapPtr)0xE0081000u)</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;</div>
<div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___c_a_u___peripheral.html#gaadc82a2eed7dcf40fa9a17abe0f2ff6e"> 2963</a></span>&#160;<span class="preprocessor">#define CAU_BASE_PTRS                            { CAU_BASE_PTR }</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="comment">   -- CAU - Register accessor macros</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">/* CAU - Register instance definitions */</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">/* CAU */</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define CAU_DIRECT0                              CAU_DIRECT_REG(CAU_BASE_PTR,0)</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define CAU_DIRECT1                              CAU_DIRECT_REG(CAU_BASE_PTR,1)</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define CAU_DIRECT2                              CAU_DIRECT_REG(CAU_BASE_PTR,2)</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define CAU_DIRECT3                              CAU_DIRECT_REG(CAU_BASE_PTR,3)</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define CAU_DIRECT4                              CAU_DIRECT_REG(CAU_BASE_PTR,4)</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define CAU_DIRECT5                              CAU_DIRECT_REG(CAU_BASE_PTR,5)</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define CAU_DIRECT6                              CAU_DIRECT_REG(CAU_BASE_PTR,6)</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define CAU_DIRECT7                              CAU_DIRECT_REG(CAU_BASE_PTR,7)</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define CAU_DIRECT8                              CAU_DIRECT_REG(CAU_BASE_PTR,8)</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define CAU_DIRECT9                              CAU_DIRECT_REG(CAU_BASE_PTR,9)</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define CAU_DIRECT10                             CAU_DIRECT_REG(CAU_BASE_PTR,10)</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define CAU_DIRECT11                             CAU_DIRECT_REG(CAU_BASE_PTR,11)</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define CAU_DIRECT12                             CAU_DIRECT_REG(CAU_BASE_PTR,12)</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define CAU_DIRECT13                             CAU_DIRECT_REG(CAU_BASE_PTR,13)</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define CAU_DIRECT14                             CAU_DIRECT_REG(CAU_BASE_PTR,14)</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define CAU_DIRECT15                             CAU_DIRECT_REG(CAU_BASE_PTR,15)</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define CAU_LDR_CASR                             CAU_LDR_CASR_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define CAU_LDR_CAA                              CAU_LDR_CAA_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define CAU_LDR_CA0                              CAU_LDR_CA_REG(CAU_BASE_PTR,0)</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define CAU_LDR_CA1                              CAU_LDR_CA_REG(CAU_BASE_PTR,1)</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define CAU_LDR_CA2                              CAU_LDR_CA_REG(CAU_BASE_PTR,2)</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define CAU_LDR_CA3                              CAU_LDR_CA_REG(CAU_BASE_PTR,3)</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define CAU_LDR_CA4                              CAU_LDR_CA_REG(CAU_BASE_PTR,4)</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define CAU_LDR_CA5                              CAU_LDR_CA_REG(CAU_BASE_PTR,5)</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define CAU_LDR_CA6                              CAU_LDR_CA_REG(CAU_BASE_PTR,6)</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define CAU_LDR_CA7                              CAU_LDR_CA_REG(CAU_BASE_PTR,7)</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define CAU_LDR_CA8                              CAU_LDR_CA_REG(CAU_BASE_PTR,8)</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define CAU_STR_CASR                             CAU_STR_CASR_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define CAU_STR_CAA                              CAU_STR_CAA_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define CAU_STR_CA0                              CAU_STR_CA_REG(CAU_BASE_PTR,0)</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define CAU_STR_CA1                              CAU_STR_CA_REG(CAU_BASE_PTR,1)</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define CAU_STR_CA2                              CAU_STR_CA_REG(CAU_BASE_PTR,2)</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define CAU_STR_CA3                              CAU_STR_CA_REG(CAU_BASE_PTR,3)</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define CAU_STR_CA4                              CAU_STR_CA_REG(CAU_BASE_PTR,4)</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define CAU_STR_CA5                              CAU_STR_CA_REG(CAU_BASE_PTR,5)</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define CAU_STR_CA6                              CAU_STR_CA_REG(CAU_BASE_PTR,6)</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define CAU_STR_CA7                              CAU_STR_CA_REG(CAU_BASE_PTR,7)</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define CAU_STR_CA8                              CAU_STR_CA_REG(CAU_BASE_PTR,8)</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define CAU_ADR_CASR                             CAU_ADR_CASR_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define CAU_ADR_CAA                              CAU_ADR_CAA_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define CAU_ADR_CA0                              CAU_ADR_CA_REG(CAU_BASE_PTR,0)</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define CAU_ADR_CA1                              CAU_ADR_CA_REG(CAU_BASE_PTR,1)</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define CAU_ADR_CA2                              CAU_ADR_CA_REG(CAU_BASE_PTR,2)</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define CAU_ADR_CA3                              CAU_ADR_CA_REG(CAU_BASE_PTR,3)</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define CAU_ADR_CA4                              CAU_ADR_CA_REG(CAU_BASE_PTR,4)</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define CAU_ADR_CA5                              CAU_ADR_CA_REG(CAU_BASE_PTR,5)</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define CAU_ADR_CA6                              CAU_ADR_CA_REG(CAU_BASE_PTR,6)</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define CAU_ADR_CA7                              CAU_ADR_CA_REG(CAU_BASE_PTR,7)</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define CAU_ADR_CA8                              CAU_ADR_CA_REG(CAU_BASE_PTR,8)</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define CAU_RADR_CASR                            CAU_RADR_CASR_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define CAU_RADR_CAA                             CAU_RADR_CAA_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define CAU_RADR_CA0                             CAU_RADR_CA_REG(CAU_BASE_PTR,0)</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define CAU_RADR_CA1                             CAU_RADR_CA_REG(CAU_BASE_PTR,1)</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define CAU_RADR_CA2                             CAU_RADR_CA_REG(CAU_BASE_PTR,2)</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define CAU_RADR_CA3                             CAU_RADR_CA_REG(CAU_BASE_PTR,3)</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define CAU_RADR_CA4                             CAU_RADR_CA_REG(CAU_BASE_PTR,4)</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define CAU_RADR_CA5                             CAU_RADR_CA_REG(CAU_BASE_PTR,5)</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define CAU_RADR_CA6                             CAU_RADR_CA_REG(CAU_BASE_PTR,6)</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define CAU_RADR_CA7                             CAU_RADR_CA_REG(CAU_BASE_PTR,7)</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define CAU_RADR_CA8                             CAU_RADR_CA_REG(CAU_BASE_PTR,8)</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define CAU_XOR_CASR                             CAU_XOR_CASR_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define CAU_XOR_CAA                              CAU_XOR_CAA_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define CAU_XOR_CA0                              CAU_XOR_CA_REG(CAU_BASE_PTR,0)</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define CAU_XOR_CA1                              CAU_XOR_CA_REG(CAU_BASE_PTR,1)</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define CAU_XOR_CA2                              CAU_XOR_CA_REG(CAU_BASE_PTR,2)</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define CAU_XOR_CA3                              CAU_XOR_CA_REG(CAU_BASE_PTR,3)</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define CAU_XOR_CA4                              CAU_XOR_CA_REG(CAU_BASE_PTR,4)</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define CAU_XOR_CA5                              CAU_XOR_CA_REG(CAU_BASE_PTR,5)</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define CAU_XOR_CA6                              CAU_XOR_CA_REG(CAU_BASE_PTR,6)</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define CAU_XOR_CA7                              CAU_XOR_CA_REG(CAU_BASE_PTR,7)</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define CAU_XOR_CA8                              CAU_XOR_CA_REG(CAU_BASE_PTR,8)</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define CAU_ROTL_CASR                            CAU_ROTL_CASR_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define CAU_ROTL_CAA                             CAU_ROTL_CAA_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA0                             CAU_ROTL_CA_REG(CAU_BASE_PTR,0)</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA1                             CAU_ROTL_CA_REG(CAU_BASE_PTR,1)</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA2                             CAU_ROTL_CA_REG(CAU_BASE_PTR,2)</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA3                             CAU_ROTL_CA_REG(CAU_BASE_PTR,3)</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA4                             CAU_ROTL_CA_REG(CAU_BASE_PTR,4)</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA5                             CAU_ROTL_CA_REG(CAU_BASE_PTR,5)</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA6                             CAU_ROTL_CA_REG(CAU_BASE_PTR,6)</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA7                             CAU_ROTL_CA_REG(CAU_BASE_PTR,7)</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA8                             CAU_ROTL_CA_REG(CAU_BASE_PTR,8)</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define CAU_AESC_CASR                            CAU_AESC_CASR_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define CAU_AESC_CAA                             CAU_AESC_CAA_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define CAU_AESC_CA0                             CAU_AESC_CA_REG(CAU_BASE_PTR,0)</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define CAU_AESC_CA1                             CAU_AESC_CA_REG(CAU_BASE_PTR,1)</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define CAU_AESC_CA2                             CAU_AESC_CA_REG(CAU_BASE_PTR,2)</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define CAU_AESC_CA3                             CAU_AESC_CA_REG(CAU_BASE_PTR,3)</span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define CAU_AESC_CA4                             CAU_AESC_CA_REG(CAU_BASE_PTR,4)</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define CAU_AESC_CA5                             CAU_AESC_CA_REG(CAU_BASE_PTR,5)</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define CAU_AESC_CA6                             CAU_AESC_CA_REG(CAU_BASE_PTR,6)</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define CAU_AESC_CA7                             CAU_AESC_CA_REG(CAU_BASE_PTR,7)</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define CAU_AESC_CA8                             CAU_AESC_CA_REG(CAU_BASE_PTR,8)</span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define CAU_AESIC_CASR                           CAU_AESIC_CASR_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define CAU_AESIC_CAA                            CAU_AESIC_CAA_REG(CAU_BASE_PTR)</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA0                            CAU_AESIC_CA_REG(CAU_BASE_PTR,0)</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA1                            CAU_AESIC_CA_REG(CAU_BASE_PTR,1)</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA2                            CAU_AESIC_CA_REG(CAU_BASE_PTR,2)</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA3                            CAU_AESIC_CA_REG(CAU_BASE_PTR,3)</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA4                            CAU_AESIC_CA_REG(CAU_BASE_PTR,4)</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA5                            CAU_AESIC_CA_REG(CAU_BASE_PTR,5)</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA6                            CAU_AESIC_CA_REG(CAU_BASE_PTR,6)</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA7                            CAU_AESIC_CA_REG(CAU_BASE_PTR,7)</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA8                            CAU_AESIC_CA_REG(CAU_BASE_PTR,8)</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;</div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="comment">/* CAU - Register array accessors */</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define CAU_DIRECT(index)                        CAU_DIRECT_REG(CAU_BASE_PTR,index)</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define CAU_LDR_CA(index)                        CAU_LDR_CA_REG(CAU_BASE_PTR,index)</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define CAU_STR_CA(index)                        CAU_STR_CA_REG(CAU_BASE_PTR,index)</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define CAU_ADR_CA(index)                        CAU_ADR_CA_REG(CAU_BASE_PTR,index)</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define CAU_RADR_CA(index)                       CAU_RADR_CA_REG(CAU_BASE_PTR,index)</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define CAU_XOR_CA(index)                        CAU_XOR_CA_REG(CAU_BASE_PTR,index)</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define CAU_ROTL_CA(index)                       CAU_ROTL_CA_REG(CAU_BASE_PTR,index)</span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define CAU_AESC_CA(index)                       CAU_AESC_CA_REG(CAU_BASE_PTR,index)</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define CAU_AESIC_CA(index)                      CAU_AESIC_CA_REG(CAU_BASE_PTR,index)</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160; <span class="comment">/* end of group CAU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160; <span class="comment">/* end of group CAU_Peripheral */</span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;</div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">   -- CMP</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;</div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html"> 3113</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_m_p___mem_map.html">CMP_MemMap</a> {</div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#ad56a4dbaba4426c89e4d9b256173ab84"> 3114</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#ad56a4dbaba4426c89e4d9b256173ab84">CR0</a>;                                     </div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#ab790f5d18ef53ba0c9cfc2b5f3ce6668"> 3115</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#ab790f5d18ef53ba0c9cfc2b5f3ce6668">CR1</a>;                                     </div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#aa793447f43fa77759b6eaf1620bed4bc"> 3116</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#aa793447f43fa77759b6eaf1620bed4bc">FPR</a>;                                     </div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#a3fe55f0243869b50fc54acb9c194d970"> 3117</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#a3fe55f0243869b50fc54acb9c194d970">SCR</a>;                                     </div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#a64ad86546fe53058b6fdd5ca1252f7c2"> 3118</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#a64ad86546fe53058b6fdd5ca1252f7c2">DACCR</a>;                                   </div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="struct_c_m_p___mem_map.html#a3b48de300c4b4116ebb942659a2948a2"> 3119</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_p___mem_map.html#a3b48de300c4b4116ebb942659a2948a2">MUXCR</a>;                                   </div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_m_p___peripheral.html#ga6f5d370df3839e41b771c2d0b89cbb83">CMP_MemMapPtr</a>;</div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;</div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;</div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">/* CMP - Register accessors */</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define CMP_CR0_REG(base)                        ((base)-&gt;CR0)</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define CMP_CR1_REG(base)                        ((base)-&gt;CR1)</span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define CMP_FPR_REG(base)                        ((base)-&gt;FPR)</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define CMP_SCR_REG(base)                        ((base)-&gt;SCR)</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define CMP_DACCR_REG(base)                      ((base)-&gt;DACCR)</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define CMP_MUXCR_REG(base)                      ((base)-&gt;MUXCR)</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;</div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">   -- CMP Register Masks</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;</div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;</div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#ga5a7a6b1d0743a05435ba5cb2dc2b3431"> 3216</a></span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                            ((CMP_MemMapPtr)0x40073000u)</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;</div>
<div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#ga91e89d9d49a3f251dcd9026ad403a3e8"> 3218</a></span>&#160;<span class="preprocessor">#define CMP1_BASE_PTR                            ((CMP_MemMapPtr)0x40073008u)</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;</div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#ga732cbf43f95d2d1cd01b4204263940ab"> 3220</a></span>&#160;<span class="preprocessor">#define CMP2_BASE_PTR                            ((CMP_MemMapPtr)0x40073010u)</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;</div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#ga793306a1014f5112aa61f346fe3bb2c0"> 3222</a></span>&#160;<span class="preprocessor">#define CMP3_BASE_PTR                            ((CMP_MemMapPtr)0x40073018u)</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;</div>
<div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#gacc69654296499d45b2060956a3c8e97f"> 3224</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0_BASE_PTR, CMP1_BASE_PTR, CMP2_BASE_PTR, CMP3_BASE_PTR }</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;</div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">/* CMP - Register instance definitions */</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">/* CMP0 */</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define CMP0_CR0                                 CMP_CR0_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define CMP0_CR1                                 CMP_CR1_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define CMP0_FPR                                 CMP_FPR_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define CMP0_SCR                                 CMP_SCR_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define CMP0_DACCR                               CMP_DACCR_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define CMP0_MUXCR                               CMP_MUXCR_REG(CMP0_BASE_PTR)</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">/* CMP1 */</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define CMP1_CR0                                 CMP_CR0_REG(CMP1_BASE_PTR)</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define CMP1_CR1                                 CMP_CR1_REG(CMP1_BASE_PTR)</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define CMP1_FPR                                 CMP_FPR_REG(CMP1_BASE_PTR)</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define CMP1_SCR                                 CMP_SCR_REG(CMP1_BASE_PTR)</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define CMP1_DACCR                               CMP_DACCR_REG(CMP1_BASE_PTR)</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define CMP1_MUXCR                               CMP_MUXCR_REG(CMP1_BASE_PTR)</span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">/* CMP2 */</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define CMP2_CR0                                 CMP_CR0_REG(CMP2_BASE_PTR)</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define CMP2_CR1                                 CMP_CR1_REG(CMP2_BASE_PTR)</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">#define CMP2_FPR                                 CMP_FPR_REG(CMP2_BASE_PTR)</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define CMP2_SCR                                 CMP_SCR_REG(CMP2_BASE_PTR)</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define CMP2_DACCR                               CMP_DACCR_REG(CMP2_BASE_PTR)</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define CMP2_MUXCR                               CMP_MUXCR_REG(CMP2_BASE_PTR)</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">/* CMP3 */</span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#define CMP3_CR0                                 CMP_CR0_REG(CMP3_BASE_PTR)</span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define CMP3_CR1                                 CMP_CR1_REG(CMP3_BASE_PTR)</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define CMP3_FPR                                 CMP_FPR_REG(CMP3_BASE_PTR)</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define CMP3_SCR                                 CMP_SCR_REG(CMP3_BASE_PTR)</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define CMP3_DACCR                               CMP_DACCR_REG(CMP3_BASE_PTR)</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define CMP3_MUXCR                               CMP_MUXCR_REG(CMP3_BASE_PTR)</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;</div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160; <span class="comment">/* end of group CMP_Peripheral */</span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;</div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;</div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment">   -- CMT</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;</div>
<div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html"> 3286</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_m_t___mem_map.html">CMT_MemMap</a> {</div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#a5efaf7b63ca9b1c492c633304e306dfa"> 3287</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#a5efaf7b63ca9b1c492c633304e306dfa">CGH1</a>;                                    </div>
<div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#a3251aaf1799b7c991993412230df664b"> 3288</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#a3251aaf1799b7c991993412230df664b">CGL1</a>;                                    </div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#ae61900f68e5537b44f02af4f79a902e4"> 3289</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#ae61900f68e5537b44f02af4f79a902e4">CGH2</a>;                                    </div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#ae37d0c89ef9e59676774e958d5e96153"> 3290</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#ae37d0c89ef9e59676774e958d5e96153">CGL2</a>;                                    </div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#a67d3243d0c24b20b493fd919433dd84c"> 3291</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#a67d3243d0c24b20b493fd919433dd84c">OC</a>;                                      </div>
<div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#ad1905c6966e1ac635348ce19d5c44ae9"> 3292</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#ad1905c6966e1ac635348ce19d5c44ae9">MSC</a>;                                     </div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#a6771f22304d3dc09e2c1df31985a1f2a"> 3293</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#a6771f22304d3dc09e2c1df31985a1f2a">CMD1</a>;                                    </div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#a40660a71cbcc2c0a2b0690bf2f8017d3"> 3294</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#a40660a71cbcc2c0a2b0690bf2f8017d3">CMD2</a>;                                    </div>
<div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#a7918a8c8dfb707fc6ac973f26495d20d"> 3295</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#a7918a8c8dfb707fc6ac973f26495d20d">CMD3</a>;                                    </div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#a0e59339adacb7b8a3b1867bb5bf23d0d"> 3296</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#a0e59339adacb7b8a3b1867bb5bf23d0d">CMD4</a>;                                    </div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#a3a70b1ee9e4f0c56e0b2f48e059e1590"> 3297</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#a3a70b1ee9e4f0c56e0b2f48e059e1590">PPS</a>;                                     </div>
<div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="struct_c_m_t___mem_map.html#a3fec559e64d6d6210cbecbbb8368adda"> 3298</a></span>&#160;  uint8_t <a class="code" href="struct_c_m_t___mem_map.html#a3fec559e64d6d6210cbecbbb8368adda">DMA</a>;                                     </div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_m_t___peripheral.html#ga9764155d28e775ee5d3200941c07f812">CMT_MemMapPtr</a>;</div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;</div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;</div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">/* CMT - Register accessors */</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define CMT_CGH1_REG(base)                       ((base)-&gt;CGH1)</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define CMT_CGL1_REG(base)                       ((base)-&gt;CGL1)</span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define CMT_CGH2_REG(base)                       ((base)-&gt;CGH2)</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define CMT_CGL2_REG(base)                       ((base)-&gt;CGL2)</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define CMT_OC_REG(base)                         ((base)-&gt;OC)</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define CMT_MSC_REG(base)                        ((base)-&gt;MSC)</span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define CMT_CMD1_REG(base)                       ((base)-&gt;CMD1)</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define CMT_CMD2_REG(base)                       ((base)-&gt;CMD2)</span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define CMT_CMD3_REG(base)                       ((base)-&gt;CMD3)</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define CMT_CMD4_REG(base)                       ((base)-&gt;CMD4)</span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define CMT_PPS_REG(base)                        ((base)-&gt;PPS)</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define CMT_DMA_REG(base)                        ((base)-&gt;DMA)</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;</div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment">   -- CMT Register Masks</span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;</div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="comment">/* CGH1 Bit Fields */</span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_MASK                         0xFFu</span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        0</span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH1_PH_SHIFT))&amp;CMT_CGH1_PH_MASK)</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">/* CGL1 Bit Fields */</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_MASK                         0xFFu</span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        0</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL1_PL_SHIFT))&amp;CMT_CGL1_PL_MASK)</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="comment">/* CGH2 Bit Fields */</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_MASK                         0xFFu</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        0</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH2_SH_SHIFT))&amp;CMT_CGH2_SH_MASK)</span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">/* CGL2 Bit Fields */</span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_MASK                         0xFFu</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        0</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL2_SL_SHIFT))&amp;CMT_CGL2_SL_MASK)</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">/* OC Bit Fields */</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_MASK                       0x20u</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      5</span></div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       0x40u</span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      6</span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define CMT_OC_IROL_MASK                         0x80u</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define CMT_OC_IROL_SHIFT                        7</span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/* MSC Bit Fields */</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       0x1u</span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      0</span></div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       0x2u</span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      1</span></div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_MASK                         0x4u</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        2</span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_MASK                        0x8u</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       3</span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       0x10u</span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      4</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      0x60u</span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     5</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_CMTDIV_SHIFT))&amp;CMT_MSC_CMTDIV_MASK)</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_MASK                        0x80u</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       7</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment">/* CMD1 Bit Fields */</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_MASK                         0xFFu</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        0</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD1_MB_SHIFT))&amp;CMT_CMD1_MB_MASK)</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment">/* CMD2 Bit Fields */</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_MASK                         0xFFu</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        0</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD2_MB_SHIFT))&amp;CMT_CMD2_MB_MASK)</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="comment">/* CMD3 Bit Fields */</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_MASK                         0xFFu</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        0</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD3_SB_SHIFT))&amp;CMT_CMD3_SB_MASK)</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">/* CMD4 Bit Fields */</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_MASK                         0xFFu</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        0</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD4_SB_SHIFT))&amp;CMT_CMD4_SB_MASK)</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">/* PPS Bit Fields */</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      0xFu</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     0</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_PPS_PPSDIV_SHIFT))&amp;CMT_PPS_PPSDIV_MASK)</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">/* DMA Bit Fields */</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_MASK                         0x1u</span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        0</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160; <span class="comment">/* end of group CMT_Register_Masks */</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;</div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;</div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment">/* CMT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral.html#gae361f199741d5276c4618edb9ee289b7"> 3409</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTR                             ((CMT_MemMapPtr)0x40062000u)</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;</div>
<div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral.html#gad58e606f11af35440c1b77ff05b55874"> 3411</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTRS                            { CMT_BASE_PTR }</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;</div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;</div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="comment">/* CMT - Register instance definitions */</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment">/* CMT */</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define CMT_CGH1                                 CMT_CGH1_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define CMT_CGL1                                 CMT_CGL1_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define CMT_CGH2                                 CMT_CGH2_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define CMT_CGL2                                 CMT_CGL2_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define CMT_OC                                   CMT_OC_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define CMT_MSC                                  CMT_MSC_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define CMT_CMD1                                 CMT_CMD1_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define CMT_CMD2                                 CMT_CMD2_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define CMT_CMD3                                 CMT_CMD3_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define CMT_CMD4                                 CMT_CMD4_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define CMT_PPS                                  CMT_PPS_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define CMT_DMA                                  CMT_DMA_REG(CMT_BASE_PTR)</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;</div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160; <span class="comment">/* end of group CMT_Peripheral */</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;</div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;</div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment">   -- CRC</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;</div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html"> 3458</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_r_c___mem_map.html">CRC_MemMap</a> {</div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#ae22498ebf770ee808517eb8c70208759"> 3461</a></span>&#160;      uint16_t <a class="code" href="struct_c_r_c___mem_map.html#ae22498ebf770ee808517eb8c70208759">CRCL</a>;                                   </div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#a686eb1f6250f2141314e79ac63d07b05"> 3462</a></span>&#160;      uint16_t <a class="code" href="struct_c_r_c___mem_map.html#a686eb1f6250f2141314e79ac63d07b05">CRCH</a>;                                   </div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;    } ACCESS16BIT;</div>
<div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#acfe268e8629b93af602c35ce7e917bf7"> 3464</a></span>&#160;    uint32_t <a class="code" href="struct_c_r_c___mem_map.html#acfe268e8629b93af602c35ce7e917bf7">CRC</a>;                                    </div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#a67b4eb3ac1b5f1129cfbc0ba848db17f"> 3466</a></span>&#160;      uint8_t <a class="code" href="struct_c_r_c___mem_map.html#a67b4eb3ac1b5f1129cfbc0ba848db17f">CRCLL</a>;                                   </div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#a5bd8cdac1a017e655a8e9dbb382ce981"> 3467</a></span>&#160;      uint8_t <a class="code" href="struct_c_r_c___mem_map.html#a5bd8cdac1a017e655a8e9dbb382ce981">CRCLU</a>;                                   </div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#af8040ed6eefc8200e2cb2564550481ab"> 3468</a></span>&#160;      uint8_t <a class="code" href="struct_c_r_c___mem_map.html#af8040ed6eefc8200e2cb2564550481ab">CRCHL</a>;                                   </div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#a6a8a36dbd6cc59ba899a8e7be34d05df"> 3469</a></span>&#160;      uint8_t <a class="code" href="struct_c_r_c___mem_map.html#a6a8a36dbd6cc59ba899a8e7be34d05df">CRCHU</a>;                                   </div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;    } ACCESS8BIT;</div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;  };</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x4 */</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#a4cd3b43b213defbaa07381a32b24af67"> 3474</a></span>&#160;      uint16_t <a class="code" href="struct_c_r_c___mem_map.html#a4cd3b43b213defbaa07381a32b24af67">GPOLYL</a>;                                 </div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#a423da9d8034f39564aedb877f7c5043b"> 3475</a></span>&#160;      uint16_t <a class="code" href="struct_c_r_c___mem_map.html#a423da9d8034f39564aedb877f7c5043b">GPOLYH</a>;                                 </div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;    } GPOLY_ACCESS16BIT;</div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#ab897251ee30cb234786a0f0a305f4620"> 3477</a></span>&#160;    uint32_t <a class="code" href="struct_c_r_c___mem_map.html#ab897251ee30cb234786a0f0a305f4620">GPOLY</a>;                                  </div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#afefe4288aecf5a31ca6f6d64317eeb4b"> 3479</a></span>&#160;      uint8_t <a class="code" href="struct_c_r_c___mem_map.html#afefe4288aecf5a31ca6f6d64317eeb4b">GPOLYLL</a>;                                 </div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#a0ba8bc9ddb8de4ca001f205f32cdd626"> 3480</a></span>&#160;      uint8_t <a class="code" href="struct_c_r_c___mem_map.html#a0ba8bc9ddb8de4ca001f205f32cdd626">GPOLYLU</a>;                                 </div>
<div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#a73effe5217fb833a57c7e84707e5ebe6"> 3481</a></span>&#160;      uint8_t <a class="code" href="struct_c_r_c___mem_map.html#a73effe5217fb833a57c7e84707e5ebe6">GPOLYHL</a>;                                 </div>
<div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#ae7c166006427c82d21b88417313cf511"> 3482</a></span>&#160;      uint8_t <a class="code" href="struct_c_r_c___mem_map.html#ae7c166006427c82d21b88417313cf511">GPOLYHU</a>;                                 </div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;    } GPOLY_ACCESS8BIT;</div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;  };</div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x8 */</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#ad980a8cdef83fed7e103f88ad051e155"> 3486</a></span>&#160;    uint32_t <a class="code" href="struct_c_r_c___mem_map.html#ad980a8cdef83fed7e103f88ad051e155">CTRL</a>;                                   </div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x8 */</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;      uint8_t RESERVED_0[3];</div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="struct_c_r_c___mem_map.html#a30abe06fea900d839a8558bd48e0a3a0"> 3489</a></span>&#160;      uint8_t <a class="code" href="struct_c_r_c___mem_map.html#a30abe06fea900d839a8558bd48e0a3a0">CTRLHU</a>;                                  </div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;    } CTRL_ACCESS8BIT;</div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;  };</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_r_c___peripheral.html#ga65ec00368ee39504a8a83cd736901b84">CRC_MemMapPtr</a>;</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;</div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="comment">/* CRC - Register accessors */</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define CRC_CRCL_REG(base)                       ((base)-&gt;ACCESS16BIT.CRCL)</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define CRC_CRCH_REG(base)                       ((base)-&gt;ACCESS16BIT.CRCH)</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define CRC_CRC_REG(base)                        ((base)-&gt;CRC)</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define CRC_CRCLL_REG(base)                      ((base)-&gt;ACCESS8BIT.CRCLL)</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define CRC_CRCLU_REG(base)                      ((base)-&gt;ACCESS8BIT.CRCLU)</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define CRC_CRCHL_REG(base)                      ((base)-&gt;ACCESS8BIT.CRCHL)</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define CRC_CRCHU_REG(base)                      ((base)-&gt;ACCESS8BIT.CRCHU)</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define CRC_GPOLYL_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYL)</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define CRC_GPOLYH_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYH)</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define CRC_GPOLY_REG(base)                      ((base)-&gt;GPOLY)</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLL)</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLU)</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHL)</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHU)</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define CRC_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_REG(base)                     ((base)-&gt;CTRL_ACCESS8BIT.CTRLHU)</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;</div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;</div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">   -- CRC Register Masks</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;</div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment">/* CRCL Bit Fields */</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL_SHIFT                      0</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCL_CRCL_SHIFT))&amp;CRC_CRCL_CRCL_MASK)</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="comment">/* CRCH Bit Fields */</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH_SHIFT                      0</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCH_CRCH_SHIFT))&amp;CRC_CRCH_CRCH_MASK)</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">/* CRC Bit Fields */</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define CRC_CRC_LL_MASK                          0xFFu</span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define CRC_CRC_LL_SHIFT                         0</span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define CRC_CRC_LL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LL_SHIFT))&amp;CRC_CRC_LL_MASK)</span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define CRC_CRC_LU_MASK                          0xFF00u</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define CRC_CRC_LU_SHIFT                         8</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define CRC_CRC_LU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LU_SHIFT))&amp;CRC_CRC_LU_MASK)</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define CRC_CRC_HL_MASK                          0xFF0000u</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define CRC_CRC_HL_SHIFT                         16</span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define CRC_CRC_HL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HL_SHIFT))&amp;CRC_CRC_HL_MASK)</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define CRC_CRC_HU_MASK                          0xFF000000u</span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define CRC_CRC_HU_SHIFT                         24</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define CRC_CRC_HU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HU_SHIFT))&amp;CRC_CRC_HU_MASK)</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment">/* CRCLL Bit Fields */</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL_MASK                     0xFFu</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL_SHIFT                    0</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLL_CRCLL_SHIFT))&amp;CRC_CRCLL_CRCLL_MASK)</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment">/* CRCLU Bit Fields */</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU_MASK                     0xFFu</span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU_SHIFT                    0</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLU_CRCLU_SHIFT))&amp;CRC_CRCLU_CRCLU_MASK)</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">/* CRCHL Bit Fields */</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL_MASK                     0xFFu</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL_SHIFT                    0</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHL_CRCHL_SHIFT))&amp;CRC_CRCHL_CRCHL_MASK)</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment">/* CRCHU Bit Fields */</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU_MASK                     0xFFu</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU_SHIFT                    0</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHU_CRCHU_SHIFT))&amp;CRC_CRCHU_CRCHU_MASK)</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">/* GPOLYL Bit Fields */</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_SHIFT                  0</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYL_GPOLYL_SHIFT))&amp;CRC_GPOLYL_GPOLYL_MASK)</span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">/* GPOLYH Bit Fields */</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_SHIFT                  0</span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYH_GPOLYH_SHIFT))&amp;CRC_GPOLYH_GPOLYH_MASK)</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">/* GPOLYLL Bit Fields */</span></div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_MASK                 0xFFu</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_SHIFT                0</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLL_GPOLYLL_SHIFT))&amp;CRC_GPOLYLL_GPOLYLL_MASK)</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">/* GPOLYLU Bit Fields */</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_MASK                 0xFFu</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_SHIFT                0</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLU_GPOLYLU_SHIFT))&amp;CRC_GPOLYLU_GPOLYLU_MASK)</span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment">/* GPOLYHL Bit Fields */</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_MASK                 0xFFu</span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_SHIFT                0</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHL_GPOLYHL_SHIFT))&amp;CRC_GPOLYHL_GPOLYHL_MASK)</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">/* GPOLYHU Bit Fields */</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_MASK                 0xFFu</span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_SHIFT                0</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHU_GPOLYHU_SHIFT))&amp;CRC_GPOLYHU_GPOLYHU_MASK)</span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30</span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment">/* CTRLHU Bit Fields */</span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_MASK                     0x1u</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_SHIFT                    0</span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_MASK                      0x2u</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_SHIFT                     1</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_MASK                     0x4u</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_SHIFT                    2</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_MASK                     0x30u</span></div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_SHIFT                    4</span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOTR_SHIFT))&amp;CRC_CTRLHU_TOTR_MASK)</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_MASK                      0xC0u</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_SHIFT                     6</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOT_SHIFT))&amp;CRC_CTRLHU_TOT_MASK)</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;</div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;</div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral.html#ga139bd4056b9e3c7987d28b6e955b662d"> 3638</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTR                             ((CRC_MemMapPtr)0x40032000u)</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;</div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral.html#ga0532d18a8549a09065845e5210ca6876"> 3640</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTRS                            { CRC_BASE_PTR }</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;</div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;</div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment">/* CRC - Register instance definitions */</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="comment">/* CRC */</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define CRC_CRC                                  CRC_CRC_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define CRC_CRCL                                 CRC_CRCL_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define CRC_CRCLL                                CRC_CRCLL_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define CRC_CRCLU                                CRC_CRCLU_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define CRC_CRCH                                 CRC_CRCH_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define CRC_CRCHL                                CRC_CRCHL_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define CRC_CRCHU                                CRC_CRCHU_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define CRC_GPOLY                                CRC_GPOLY_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define CRC_GPOLYL                               CRC_GPOLYL_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define CRC_GPOLYLL                              CRC_GPOLYLL_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor">#define CRC_GPOLYLU                              CRC_GPOLYLU_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define CRC_GPOLYH                               CRC_GPOLYH_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define CRC_GPOLYHL                              CRC_GPOLYHL_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define CRC_GPOLYHU                              CRC_GPOLYHU_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define CRC_CTRL                                 CRC_CTRL_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define CRC_CTRLHU                               CRC_CTRLHU_REG(CRC_BASE_PTR)</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;</div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160; <span class="comment">/* end of group CRC_Peripheral */</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;</div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;</div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment">   -- CoreDebug</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;</div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html"> 3691</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_core_debug___mem_map.html">CoreDebug_MemMap</a> {</div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a4968901505f61e2a98c9196a8ac7584b"> 3693</a></span>&#160;    uint32_t <a class="code" href="struct_core_debug___mem_map.html#a4968901505f61e2a98c9196a8ac7584b">base_DHCSR_Read</a>;                        </div>
<div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a57de52c8c1eb5789546543f2408ce487"> 3694</a></span>&#160;    uint32_t <a class="code" href="struct_core_debug___mem_map.html#a57de52c8c1eb5789546543f2408ce487">base_DHCSR_Write</a>;                       </div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;  };</div>
<div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#ad9c98f7390e5d3a6b54df56ddea32e8b"> 3696</a></span>&#160;  uint32_t <a class="code" href="struct_core_debug___mem_map.html#ad9c98f7390e5d3a6b54df56ddea32e8b">base_DCRSR</a>;                             </div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#aac76a717b2aba2ccbf75e020cc71fb3e"> 3697</a></span>&#160;  uint32_t <a class="code" href="struct_core_debug___mem_map.html#aac76a717b2aba2ccbf75e020cc71fb3e">base_DCRDR</a>;                             </div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="struct_core_debug___mem_map.html#a13a099e668fcb3587b2cd6eb8f8608d5"> 3698</a></span>&#160;  uint32_t <a class="code" href="struct_core_debug___mem_map.html#a13a099e668fcb3587b2cd6eb8f8608d5">base_DEMCR</a>;                             </div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___core_debug___peripheral.html#gaa548220bc91b12bd49065fe752579fcd">CoreDebug_MemMapPtr</a>;</div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;</div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment">   -- CoreDebug - Register accessor macros</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;</div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment">/* CoreDebug - Register accessors */</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define CoreDebug_base_DHCSR_Read_REG(base)      ((base)-&gt;base_DHCSR_Read)</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define CoreDebug_base_DHCSR_Write_REG(base)     ((base)-&gt;base_DHCSR_Write)</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define CoreDebug_base_DCRSR_REG(base)           ((base)-&gt;base_DCRSR)</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define CoreDebug_base_DCRDR_REG(base)           ((base)-&gt;base_DCRDR)</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define CoreDebug_base_DEMCR_REG(base)           ((base)-&gt;base_DEMCR)</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;</div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;</div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">   -- CoreDebug Register Masks</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Masks */</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;</div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;</div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment">/* CoreDebug - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___core_debug___peripheral.html#ga994a185afca30ede538d89322c4f0326"> 3740</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE_PTR                       ((CoreDebug_MemMapPtr)0xE000EDF0u)</span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___core_debug___peripheral.html#gaceec19d257d8b9f9bff5d47d285dec27"> 3742</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE_PTRS                      { CoreDebug_BASE_PTR }</span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;</div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment">   -- CoreDebug - Register accessor macros</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;</div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment">/* CoreDebug - Register instance definitions */</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment">/* CoreDebug */</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define DHCSR_Read                               CoreDebug_base_DHCSR_Read_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define DHCSR_Write                              CoreDebug_base_DHCSR_Write_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define DCRSR                                    CoreDebug_base_DCRSR_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define DCRDR                                    CoreDebug_base_DCRDR_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define DEMCR                                    CoreDebug_base_DEMCR_REG(CoreDebug_BASE_PTR)</span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;</div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160; <span class="comment">/* end of group CoreDebug_Peripheral */</span></div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;</div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;</div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment">   -- DAC</span></div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;</div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html"> 3782</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_a_c___mem_map.html">DAC_MemMap</a> {</div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a5e154a0937bc5d4879efb1fd80f713f0"> 3784</a></span>&#160;    uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a5e154a0937bc5d4879efb1fd80f713f0">DATL</a>;                                    </div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#ab05302bfcc5f26e258870c56bbdb52b8"> 3785</a></span>&#160;    uint8_t <a class="code" href="struct_d_a_c___mem_map.html#ab05302bfcc5f26e258870c56bbdb52b8">DATH</a>;                                    </div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;  } DAT[16];</div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a146115dd60e5e34ce6f1d8dc2b860877"> 3787</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a146115dd60e5e34ce6f1d8dc2b860877">SR</a>;                                      </div>
<div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a101597fee641d461b61f0c02c90ef703"> 3788</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a101597fee641d461b61f0c02c90ef703">C0</a>;                                      </div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a29c8fe336000ac0b40c05c444be3bc1b"> 3789</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a29c8fe336000ac0b40c05c444be3bc1b">C1</a>;                                      </div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="struct_d_a_c___mem_map.html#a8c2e7ea3f41f7b867578fdec48b4dacc"> 3790</a></span>&#160;  uint8_t <a class="code" href="struct_d_a_c___mem_map.html#a8c2e7ea3f41f7b867578fdec48b4dacc">C2</a>;                                      </div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_a_c___peripheral.html#gaf4fffbe25ce148c577ec740897223a7f">DAC_MemMapPtr</a>;</div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;</div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;</div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">/* DAC - Register accessors */</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define DAC_DATL_REG(base,index)                 ((base)-&gt;DAT[index].DATL)</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define DAC_DATH_REG(base,index)                 ((base)-&gt;DAT[index].DATH)</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define DAC_SR_REG(base)                         ((base)-&gt;SR)</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define DAC_C0_REG(base)                         ((base)-&gt;C0)</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define DAC_C1_REG(base)                         ((base)-&gt;C1)</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#define DAC_C2_REG(base)                         ((base)-&gt;C2)</span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;</div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;</div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">   -- DAC Register Masks</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;</div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA_MASK                       0xFFu</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA_SHIFT                      0</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA_SHIFT))&amp;DAC_DATL_DATA_MASK)</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA_MASK                       0xFu</span></div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA_SHIFT                      0</span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA_SHIFT))&amp;DAC_DATH_DATA_MASK)</span></div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     0x4u</span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    2</span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     0x4u</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    2</span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x6u</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     1</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK)</span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      0x18u</span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     3</span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFWM_SHIFT))&amp;DAC_C1_DACBFWM_MASK)</span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0xFu</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK)</span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0xF0u</span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)</span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;</div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;</div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral.html#gabe3b30df06ec04e5c899efd6e49f1800"> 3883</a></span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                            ((DAC_MemMapPtr)0x400CC000u)</span></div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;</div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral.html#gab3af24d21edf756c3f794c52b5789847"> 3885</a></span>&#160;<span class="preprocessor">#define DAC1_BASE_PTR                            ((DAC_MemMapPtr)0x400CD000u)</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;</div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral.html#gab47690040e4d63adc4f324358c27157a"> 3887</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0_BASE_PTR, DAC1_BASE_PTR }</span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;</div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;</div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">/* DAC - Register instance definitions */</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment">/* DAC0 */</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define DAC0_DAT0L                               DAC_DATL_REG(DAC0_BASE_PTR,0)</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define DAC0_DAT0H                               DAC_DATH_REG(DAC0_BASE_PTR,0)</span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define DAC0_DAT1L                               DAC_DATL_REG(DAC0_BASE_PTR,1)</span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">#define DAC0_DAT1H                               DAC_DATH_REG(DAC0_BASE_PTR,1)</span></div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define DAC0_DAT2L                               DAC_DATL_REG(DAC0_BASE_PTR,2)</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define DAC0_DAT2H                               DAC_DATH_REG(DAC0_BASE_PTR,2)</span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor">#define DAC0_DAT3L                               DAC_DATL_REG(DAC0_BASE_PTR,3)</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define DAC0_DAT3H                               DAC_DATH_REG(DAC0_BASE_PTR,3)</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">#define DAC0_DAT4L                               DAC_DATL_REG(DAC0_BASE_PTR,4)</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define DAC0_DAT4H                               DAC_DATH_REG(DAC0_BASE_PTR,4)</span></div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define DAC0_DAT5L                               DAC_DATL_REG(DAC0_BASE_PTR,5)</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define DAC0_DAT5H                               DAC_DATH_REG(DAC0_BASE_PTR,5)</span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define DAC0_DAT6L                               DAC_DATL_REG(DAC0_BASE_PTR,6)</span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define DAC0_DAT6H                               DAC_DATH_REG(DAC0_BASE_PTR,6)</span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define DAC0_DAT7L                               DAC_DATL_REG(DAC0_BASE_PTR,7)</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define DAC0_DAT7H                               DAC_DATH_REG(DAC0_BASE_PTR,7)</span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define DAC0_DAT8L                               DAC_DATL_REG(DAC0_BASE_PTR,8)</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define DAC0_DAT8H                               DAC_DATH_REG(DAC0_BASE_PTR,8)</span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define DAC0_DAT9L                               DAC_DATL_REG(DAC0_BASE_PTR,9)</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define DAC0_DAT9H                               DAC_DATH_REG(DAC0_BASE_PTR,9)</span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define DAC0_DAT10L                              DAC_DATL_REG(DAC0_BASE_PTR,10)</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define DAC0_DAT10H                              DAC_DATH_REG(DAC0_BASE_PTR,10)</span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define DAC0_DAT11L                              DAC_DATL_REG(DAC0_BASE_PTR,11)</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define DAC0_DAT11H                              DAC_DATH_REG(DAC0_BASE_PTR,11)</span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define DAC0_DAT12L                              DAC_DATL_REG(DAC0_BASE_PTR,12)</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define DAC0_DAT12H                              DAC_DATH_REG(DAC0_BASE_PTR,12)</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define DAC0_DAT13L                              DAC_DATL_REG(DAC0_BASE_PTR,13)</span></div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define DAC0_DAT13H                              DAC_DATH_REG(DAC0_BASE_PTR,13)</span></div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define DAC0_DAT14L                              DAC_DATL_REG(DAC0_BASE_PTR,14)</span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define DAC0_DAT14H                              DAC_DATH_REG(DAC0_BASE_PTR,14)</span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define DAC0_DAT15L                              DAC_DATL_REG(DAC0_BASE_PTR,15)</span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define DAC0_DAT15H                              DAC_DATH_REG(DAC0_BASE_PTR,15)</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define DAC0_SR                                  DAC_SR_REG(DAC0_BASE_PTR)</span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define DAC0_C0                                  DAC_C0_REG(DAC0_BASE_PTR)</span></div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define DAC0_C1                                  DAC_C1_REG(DAC0_BASE_PTR)</span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define DAC0_C2                                  DAC_C2_REG(DAC0_BASE_PTR)</span></div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">/* DAC1 */</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define DAC1_DAT0L                               DAC_DATL_REG(DAC1_BASE_PTR,0)</span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define DAC1_DAT0H                               DAC_DATH_REG(DAC1_BASE_PTR,0)</span></div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define DAC1_DAT1L                               DAC_DATL_REG(DAC1_BASE_PTR,1)</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define DAC1_DAT1H                               DAC_DATH_REG(DAC1_BASE_PTR,1)</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define DAC1_DAT2L                               DAC_DATL_REG(DAC1_BASE_PTR,2)</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define DAC1_DAT2H                               DAC_DATH_REG(DAC1_BASE_PTR,2)</span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define DAC1_DAT3L                               DAC_DATL_REG(DAC1_BASE_PTR,3)</span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define DAC1_DAT3H                               DAC_DATH_REG(DAC1_BASE_PTR,3)</span></div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define DAC1_DAT4L                               DAC_DATL_REG(DAC1_BASE_PTR,4)</span></div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define DAC1_DAT4H                               DAC_DATH_REG(DAC1_BASE_PTR,4)</span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define DAC1_DAT5L                               DAC_DATL_REG(DAC1_BASE_PTR,5)</span></div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define DAC1_DAT5H                               DAC_DATH_REG(DAC1_BASE_PTR,5)</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define DAC1_DAT6L                               DAC_DATL_REG(DAC1_BASE_PTR,6)</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define DAC1_DAT6H                               DAC_DATH_REG(DAC1_BASE_PTR,6)</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define DAC1_DAT7L                               DAC_DATL_REG(DAC1_BASE_PTR,7)</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#define DAC1_DAT7H                               DAC_DATH_REG(DAC1_BASE_PTR,7)</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define DAC1_DAT8L                               DAC_DATL_REG(DAC1_BASE_PTR,8)</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define DAC1_DAT8H                               DAC_DATH_REG(DAC1_BASE_PTR,8)</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define DAC1_DAT9L                               DAC_DATL_REG(DAC1_BASE_PTR,9)</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define DAC1_DAT9H                               DAC_DATH_REG(DAC1_BASE_PTR,9)</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define DAC1_DAT10L                              DAC_DATL_REG(DAC1_BASE_PTR,10)</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define DAC1_DAT10H                              DAC_DATH_REG(DAC1_BASE_PTR,10)</span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define DAC1_DAT11L                              DAC_DATL_REG(DAC1_BASE_PTR,11)</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define DAC1_DAT11H                              DAC_DATH_REG(DAC1_BASE_PTR,11)</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define DAC1_DAT12L                              DAC_DATL_REG(DAC1_BASE_PTR,12)</span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define DAC1_DAT12H                              DAC_DATH_REG(DAC1_BASE_PTR,12)</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define DAC1_DAT13L                              DAC_DATL_REG(DAC1_BASE_PTR,13)</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define DAC1_DAT13H                              DAC_DATH_REG(DAC1_BASE_PTR,13)</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#define DAC1_DAT14L                              DAC_DATL_REG(DAC1_BASE_PTR,14)</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define DAC1_DAT14H                              DAC_DATH_REG(DAC1_BASE_PTR,14)</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define DAC1_DAT15L                              DAC_DATL_REG(DAC1_BASE_PTR,15)</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define DAC1_DAT15H                              DAC_DATH_REG(DAC1_BASE_PTR,15)</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">#define DAC1_SR                                  DAC_SR_REG(DAC1_BASE_PTR)</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define DAC1_C0                                  DAC_C0_REG(DAC1_BASE_PTR)</span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define DAC1_C1                                  DAC_C1_REG(DAC1_BASE_PTR)</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define DAC1_C2                                  DAC_C2_REG(DAC1_BASE_PTR)</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;</div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/* DAC - Register array accessors */</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define DAC0_DATL(index)                         DAC_DATL_REG(DAC0_BASE_PTR,index)</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define DAC1_DATL(index)                         DAC_DATL_REG(DAC1_BASE_PTR,index)</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define DAC0_DATH(index)                         DAC_DATH_REG(DAC0_BASE_PTR,index)</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define DAC1_DATH(index)                         DAC_DATH_REG(DAC1_BASE_PTR,index)</span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;</div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160; <span class="comment">/* end of group DAC_Peripheral */</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;</div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment">   -- DDR</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;</div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html"> 4001</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_d_r___mem_map.html">DDR_MemMap</a> {</div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a9e2a08fd3e016d4fed8f6011d07ca770"> 4002</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a9e2a08fd3e016d4fed8f6011d07ca770">CR00</a>;                                   </div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#af1dc0e0c5a179c7a8fda956060e0e4bc"> 4003</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#af1dc0e0c5a179c7a8fda956060e0e4bc">CR01</a>;                                   </div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a5364339b60e833e81fba593e0bf881c2"> 4004</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a5364339b60e833e81fba593e0bf881c2">CR02</a>;                                   </div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a38710acc7d8645341d7555a75e15b3e7"> 4005</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a38710acc7d8645341d7555a75e15b3e7">CR03</a>;                                   </div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a01670a4f2214c3e8d43ddcc88b66bf63"> 4006</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a01670a4f2214c3e8d43ddcc88b66bf63">CR04</a>;                                   </div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a13bdb8afba015908d30885298c47261c"> 4007</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a13bdb8afba015908d30885298c47261c">CR05</a>;                                   </div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a3c8bfa47279aca171819027f1da87abb"> 4008</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a3c8bfa47279aca171819027f1da87abb">CR06</a>;                                   </div>
<div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a7a21cb4617532dbd071b15ca7874a6c3"> 4009</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a7a21cb4617532dbd071b15ca7874a6c3">CR07</a>;                                   </div>
<div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a663b17c8696f979ed804d4aee9048f8a"> 4010</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a663b17c8696f979ed804d4aee9048f8a">CR08</a>;                                   </div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a29563dba3e22c074a37699e7210938dc"> 4011</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a29563dba3e22c074a37699e7210938dc">CR09</a>;                                   </div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a46aa57cf50301c488d379d5bc3db0d9c"> 4012</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a46aa57cf50301c488d379d5bc3db0d9c">CR10</a>;                                   </div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a2f39b32471bec36efac6c1d2eacfc9b1"> 4013</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a2f39b32471bec36efac6c1d2eacfc9b1">CR11</a>;                                   </div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a0ba795cf9fec601e947772a28e6bab4f"> 4014</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a0ba795cf9fec601e947772a28e6bab4f">CR12</a>;                                   </div>
<div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a21800e14bea8977a1406c1afcaf0e4a5"> 4015</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a21800e14bea8977a1406c1afcaf0e4a5">CR13</a>;                                   </div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a3018c26f66ee8dcd95b7d49e584ba52e"> 4016</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a3018c26f66ee8dcd95b7d49e584ba52e">CR14</a>;                                   </div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a9589578b2f90b8d144b73858bf8acda8"> 4017</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a9589578b2f90b8d144b73858bf8acda8">CR15</a>;                                   </div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a5a2679c2b98d9bc92c3d51cb2993637e"> 4018</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a5a2679c2b98d9bc92c3d51cb2993637e">CR16</a>;                                   </div>
<div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a35556f165ac9acbd999b24ddc4d97f0b"> 4019</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a35556f165ac9acbd999b24ddc4d97f0b">CR17</a>;                                   </div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#abbaa85c7a05b85324b82badaf5ccdada"> 4020</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#abbaa85c7a05b85324b82badaf5ccdada">CR18</a>;                                   </div>
<div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#ae1ae024bcbfeb8890f2715de2be3e874"> 4021</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#ae1ae024bcbfeb8890f2715de2be3e874">CR19</a>;                                   </div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a2d33b2e232cec2b6947d34472530b7dc"> 4022</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a2d33b2e232cec2b6947d34472530b7dc">CR20</a>;                                   </div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a2aaa8427d80f12629e4b41da62d1e195"> 4023</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a2aaa8427d80f12629e4b41da62d1e195">CR21</a>;                                   </div>
<div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#ac86692174133a7cdd0e1700d91b2dc2a"> 4024</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#ac86692174133a7cdd0e1700d91b2dc2a">CR22</a>;                                   </div>
<div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#ae8eaae113b94ff5987e0e97ebe7c9703"> 4025</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#ae8eaae113b94ff5987e0e97ebe7c9703">CR23</a>;                                   </div>
<div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a6fa5ddda992c02d241e62662e4cb1e5f"> 4026</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a6fa5ddda992c02d241e62662e4cb1e5f">CR24</a>;                                   </div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#ae2dde4b2310e1ff0a2e48bc8bf857c1d"> 4027</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#ae2dde4b2310e1ff0a2e48bc8bf857c1d">CR25</a>;                                   </div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a031e24300fa13e264decb3e337487428"> 4028</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a031e24300fa13e264decb3e337487428">CR26</a>;                                   </div>
<div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#aa8c89b9e2534cf5bc5dd84a353c63449"> 4029</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#aa8c89b9e2534cf5bc5dd84a353c63449">CR27</a>;                                   </div>
<div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a349bdd8a75e6c745d35909b64cb9af2c"> 4030</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a349bdd8a75e6c745d35909b64cb9af2c">CR28</a>;                                   </div>
<div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#adee1e94d48aa891470fcc563ab5c5700"> 4031</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#adee1e94d48aa891470fcc563ab5c5700">CR29</a>;                                   </div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a59f41db78077b2e7dd402a1d49b40764"> 4032</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a59f41db78077b2e7dd402a1d49b40764">CR30</a>;                                   </div>
<div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a460cfa793e76472e96f64649fc093ac4"> 4033</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a460cfa793e76472e96f64649fc093ac4">CR31</a>;                                   </div>
<div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a5db95193522f0312b7e88a1018a7f59a"> 4034</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a5db95193522f0312b7e88a1018a7f59a">CR32</a>;                                   </div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a0ddb475de931a1a495662a1109ef8adc"> 4035</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a0ddb475de931a1a495662a1109ef8adc">CR33</a>;                                   </div>
<div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a71d3b5c9058043fba985cb2d4553af1b"> 4036</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a71d3b5c9058043fba985cb2d4553af1b">CR34</a>;                                   </div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#aec2f8c0be0d4ad9d0a2f66c552f7c0b9"> 4037</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#aec2f8c0be0d4ad9d0a2f66c552f7c0b9">CR35</a>;                                   </div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a608779093b536cc0655b2624711e873d"> 4038</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a608779093b536cc0655b2624711e873d">CR36</a>;                                   </div>
<div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a2212e1defac52c5c70f3d9f3fd04cd23"> 4039</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a2212e1defac52c5c70f3d9f3fd04cd23">CR37</a>;                                   </div>
<div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#ab86d1428f3aea3b06a503119a630d2c7"> 4040</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#ab86d1428f3aea3b06a503119a630d2c7">CR38</a>;                                   </div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#aebfebf464f9aa9fb6f7e67f96a972eb8"> 4041</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#aebfebf464f9aa9fb6f7e67f96a972eb8">CR39</a>;                                   </div>
<div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a126961b83855f3145588def5bdcbaa86"> 4042</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a126961b83855f3145588def5bdcbaa86">CR40</a>;                                   </div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#ad2ab5215879d349cf5de04bf268e23c1"> 4043</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#ad2ab5215879d349cf5de04bf268e23c1">CR41</a>;                                   </div>
<div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#aa23fd050dee7ce901dde46bd0cefa1d6"> 4044</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#aa23fd050dee7ce901dde46bd0cefa1d6">CR42</a>;                                   </div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a4b8d9d2bc1b3f7805c06e0f0b88df9d7"> 4045</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a4b8d9d2bc1b3f7805c06e0f0b88df9d7">CR43</a>;                                   </div>
<div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a7147d871f78c6c242c79ca0e102c51b9"> 4046</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a7147d871f78c6c242c79ca0e102c51b9">CR44</a>;                                   </div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a29dd1d24e46fdd89739d26211861e1e6"> 4047</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a29dd1d24e46fdd89739d26211861e1e6">CR45</a>;                                   </div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a39e43e095bcede35c4bf025dece20143"> 4048</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a39e43e095bcede35c4bf025dece20143">CR46</a>;                                   </div>
<div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#affcaa1a1fc60df475d41eee8c511bd4a"> 4049</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#affcaa1a1fc60df475d41eee8c511bd4a">CR47</a>;                                   </div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#aea2f4bcde83a5347f56ff5073922931c"> 4050</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#aea2f4bcde83a5347f56ff5073922931c">CR48</a>;                                   </div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a9d7a9a367fa4fadd78b50661daf91952"> 4051</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a9d7a9a367fa4fadd78b50661daf91952">CR49</a>;                                   </div>
<div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#ac8b82633a9d8e06fbe1077ded0597ebe"> 4052</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#ac8b82633a9d8e06fbe1077ded0597ebe">CR50</a>;                                   </div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a982add3aab22627b6a15f9bc0c056bc5"> 4053</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a982add3aab22627b6a15f9bc0c056bc5">CR51</a>;                                   </div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#aab85b60e647d6ff26a53d217b2a63d96"> 4054</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#aab85b60e647d6ff26a53d217b2a63d96">CR52</a>;                                   </div>
<div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#ac39ce4b302b098a39cf483811b2dd7ee"> 4055</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#ac39ce4b302b098a39cf483811b2dd7ee">CR53</a>;                                   </div>
<div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a0b6344d64165c3f2360510501654e1da"> 4056</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a0b6344d64165c3f2360510501654e1da">CR54</a>;                                   </div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a26953eae58da71780cda45c1027fc274"> 4057</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a26953eae58da71780cda45c1027fc274">CR55</a>;                                   </div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#af2fe2ea08209a795d32fd13e580fc0b8"> 4058</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#af2fe2ea08209a795d32fd13e580fc0b8">CR56</a>;                                   </div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a570d957a418225583181a432b9aed5f9"> 4059</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a570d957a418225583181a432b9aed5f9">CR57</a>;                                   </div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a88ed266cdaa2d15139e5c836b3ffa220"> 4060</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a88ed266cdaa2d15139e5c836b3ffa220">CR58</a>;                                   </div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a5514954901a16a381f9845054781d61e"> 4061</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a5514954901a16a381f9845054781d61e">CR59</a>;                                   </div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a52c019cf023a9f688f9fdbaf85800fd3"> 4062</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a52c019cf023a9f688f9fdbaf85800fd3">CR60</a>;                                   </div>
<div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a216b377b6e1ee9df757fd96723a4ff60"> 4063</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a216b377b6e1ee9df757fd96723a4ff60">CR61</a>;                                   </div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a51f5fd363a0d54e1c44953de91f0d004"> 4064</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a51f5fd363a0d54e1c44953de91f0d004">CR62</a>;                                   </div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a14ab276105c6080e182c2f53f33cdcc7"> 4065</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a14ab276105c6080e182c2f53f33cdcc7">CR63</a>;                                   </div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  uint8_t RESERVED_0[128];</div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#a46f3bdf0cbb782701ad3edd860cfb667"> 4067</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#a46f3bdf0cbb782701ad3edd860cfb667">RCR</a>;                                    </div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;  uint8_t RESERVED_1[40];</div>
<div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="struct_d_d_r___mem_map.html#abeb11d4cc28f5bb277d0cd4a46cb2ce1"> 4069</a></span>&#160;  uint32_t <a class="code" href="struct_d_d_r___mem_map.html#abeb11d4cc28f5bb277d0cd4a46cb2ce1">PAD_CTRL</a>;                               </div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_d_r___peripheral.html#gac9d35670854682dcae0e5ee573ce6144">DDR_MemMapPtr</a>;</div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;</div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="comment">   -- DDR - Register accessor macros</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;</div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">/* DDR - Register accessors */</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define DDR_CR00_REG(base)                       ((base)-&gt;CR00)</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define DDR_CR01_REG(base)                       ((base)-&gt;CR01)</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define DDR_CR02_REG(base)                       ((base)-&gt;CR02)</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define DDR_CR03_REG(base)                       ((base)-&gt;CR03)</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define DDR_CR04_REG(base)                       ((base)-&gt;CR04)</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define DDR_CR05_REG(base)                       ((base)-&gt;CR05)</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define DDR_CR06_REG(base)                       ((base)-&gt;CR06)</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define DDR_CR07_REG(base)                       ((base)-&gt;CR07)</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define DDR_CR08_REG(base)                       ((base)-&gt;CR08)</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define DDR_CR09_REG(base)                       ((base)-&gt;CR09)</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define DDR_CR10_REG(base)                       ((base)-&gt;CR10)</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define DDR_CR11_REG(base)                       ((base)-&gt;CR11)</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define DDR_CR12_REG(base)                       ((base)-&gt;CR12)</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define DDR_CR13_REG(base)                       ((base)-&gt;CR13)</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define DDR_CR14_REG(base)                       ((base)-&gt;CR14)</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define DDR_CR15_REG(base)                       ((base)-&gt;CR15)</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">#define DDR_CR16_REG(base)                       ((base)-&gt;CR16)</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define DDR_CR17_REG(base)                       ((base)-&gt;CR17)</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define DDR_CR18_REG(base)                       ((base)-&gt;CR18)</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define DDR_CR19_REG(base)                       ((base)-&gt;CR19)</span></div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define DDR_CR20_REG(base)                       ((base)-&gt;CR20)</span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define DDR_CR21_REG(base)                       ((base)-&gt;CR21)</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define DDR_CR22_REG(base)                       ((base)-&gt;CR22)</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define DDR_CR23_REG(base)                       ((base)-&gt;CR23)</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define DDR_CR24_REG(base)                       ((base)-&gt;CR24)</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define DDR_CR25_REG(base)                       ((base)-&gt;CR25)</span></div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define DDR_CR26_REG(base)                       ((base)-&gt;CR26)</span></div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define DDR_CR27_REG(base)                       ((base)-&gt;CR27)</span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define DDR_CR28_REG(base)                       ((base)-&gt;CR28)</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define DDR_CR29_REG(base)                       ((base)-&gt;CR29)</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define DDR_CR30_REG(base)                       ((base)-&gt;CR30)</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define DDR_CR31_REG(base)                       ((base)-&gt;CR31)</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define DDR_CR32_REG(base)                       ((base)-&gt;CR32)</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define DDR_CR33_REG(base)                       ((base)-&gt;CR33)</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define DDR_CR34_REG(base)                       ((base)-&gt;CR34)</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define DDR_CR35_REG(base)                       ((base)-&gt;CR35)</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define DDR_CR36_REG(base)                       ((base)-&gt;CR36)</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define DDR_CR37_REG(base)                       ((base)-&gt;CR37)</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define DDR_CR38_REG(base)                       ((base)-&gt;CR38)</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define DDR_CR39_REG(base)                       ((base)-&gt;CR39)</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define DDR_CR40_REG(base)                       ((base)-&gt;CR40)</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define DDR_CR41_REG(base)                       ((base)-&gt;CR41)</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define DDR_CR42_REG(base)                       ((base)-&gt;CR42)</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define DDR_CR43_REG(base)                       ((base)-&gt;CR43)</span></div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define DDR_CR44_REG(base)                       ((base)-&gt;CR44)</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define DDR_CR45_REG(base)                       ((base)-&gt;CR45)</span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define DDR_CR46_REG(base)                       ((base)-&gt;CR46)</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define DDR_CR47_REG(base)                       ((base)-&gt;CR47)</span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define DDR_CR48_REG(base)                       ((base)-&gt;CR48)</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define DDR_CR49_REG(base)                       ((base)-&gt;CR49)</span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">#define DDR_CR50_REG(base)                       ((base)-&gt;CR50)</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define DDR_CR51_REG(base)                       ((base)-&gt;CR51)</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define DDR_CR52_REG(base)                       ((base)-&gt;CR52)</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define DDR_CR53_REG(base)                       ((base)-&gt;CR53)</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define DDR_CR54_REG(base)                       ((base)-&gt;CR54)</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define DDR_CR55_REG(base)                       ((base)-&gt;CR55)</span></div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define DDR_CR56_REG(base)                       ((base)-&gt;CR56)</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define DDR_CR57_REG(base)                       ((base)-&gt;CR57)</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define DDR_CR58_REG(base)                       ((base)-&gt;CR58)</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define DDR_CR59_REG(base)                       ((base)-&gt;CR59)</span></div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define DDR_CR60_REG(base)                       ((base)-&gt;CR60)</span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define DDR_CR61_REG(base)                       ((base)-&gt;CR61)</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define DDR_CR62_REG(base)                       ((base)-&gt;CR62)</span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define DDR_CR63_REG(base)                       ((base)-&gt;CR63)</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define DDR_RCR_REG(base)                        ((base)-&gt;RCR)</span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define DDR_PAD_CTRL_REG(base)                   ((base)-&gt;PAD_CTRL)</span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160; <span class="comment">/* end of group DDR_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;</div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;</div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">   -- DDR Register Masks</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;</div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment">/* CR00 Bit Fields */</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define DDR_CR00_START_MASK                      0x1u</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define DDR_CR00_START_SHIFT                     0</span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define DDR_CR00_DDRCLS_MASK                     0xF00u</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define DDR_CR00_DDRCLS_SHIFT                    8</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define DDR_CR00_DDRCLS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR00_DDRCLS_SHIFT))&amp;DDR_CR00_DDRCLS_MASK)</span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define DDR_CR00_VERSION_MASK                    0xFFFF0000u</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define DDR_CR00_VERSION_SHIFT                   16</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define DDR_CR00_VERSION(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR00_VERSION_SHIFT))&amp;DDR_CR00_VERSION_MASK)</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="comment">/* CR01 Bit Fields */</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define DDR_CR01_MAXROW_MASK                     0x1Fu</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define DDR_CR01_MAXROW_SHIFT                    0</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define DDR_CR01_MAXROW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR01_MAXROW_SHIFT))&amp;DDR_CR01_MAXROW_MASK)</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define DDR_CR01_MAXCOL_MASK                     0xF00u</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define DDR_CR01_MAXCOL_SHIFT                    8</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define DDR_CR01_MAXCOL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR01_MAXCOL_SHIFT))&amp;DDR_CR01_MAXCOL_MASK)</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define DDR_CR01_CSMAX_MASK                      0x30000u</span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define DDR_CR01_CSMAX_SHIFT                     16</span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define DDR_CR01_CSMAX(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR01_CSMAX_SHIFT))&amp;DDR_CR01_CSMAX_MASK)</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="comment">/* CR02 Bit Fields */</span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define DDR_CR02_TINIT_MASK                      0xFFFFFFu</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define DDR_CR02_TINIT_SHIFT                     0</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define DDR_CR02_TINIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR02_TINIT_SHIFT))&amp;DDR_CR02_TINIT_MASK)</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define DDR_CR02_INITAREF_MASK                   0xF000000u</span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define DDR_CR02_INITAREF_SHIFT                  24</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define DDR_CR02_INITAREF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR02_INITAREF_SHIFT))&amp;DDR_CR02_INITAREF_MASK)</span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment">/* CR03 Bit Fields */</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define DDR_CR03_LATLIN_MASK                     0xFu</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define DDR_CR03_LATLIN_SHIFT                    0</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define DDR_CR03_LATLIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR03_LATLIN_SHIFT))&amp;DDR_CR03_LATLIN_MASK)</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define DDR_CR03_LATGATE_MASK                    0xF00u</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define DDR_CR03_LATGATE_SHIFT                   8</span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define DDR_CR03_LATGATE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR03_LATGATE_SHIFT))&amp;DDR_CR03_LATGATE_MASK)</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define DDR_CR03_WRLAT_MASK                      0xF0000u</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define DDR_CR03_WRLAT_SHIFT                     16</span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define DDR_CR03_WRLAT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR03_WRLAT_SHIFT))&amp;DDR_CR03_WRLAT_MASK)</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define DDR_CR03_TCCD_MASK                       0x1F000000u</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define DDR_CR03_TCCD_SHIFT                      24</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define DDR_CR03_TCCD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR03_TCCD_SHIFT))&amp;DDR_CR03_TCCD_MASK)</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">/* CR04 Bit Fields */</span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define DDR_CR04_TBINT_MASK                      0x7u</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define DDR_CR04_TBINT_SHIFT                     0</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define DDR_CR04_TBINT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR04_TBINT_SHIFT))&amp;DDR_CR04_TBINT_MASK)</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define DDR_CR04_TRRD_MASK                       0x700u</span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define DDR_CR04_TRRD_SHIFT                      8</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define DDR_CR04_TRRD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR04_TRRD_SHIFT))&amp;DDR_CR04_TRRD_MASK)</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define DDR_CR04_TRC_MASK                        0x3F0000u</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define DDR_CR04_TRC_SHIFT                       16</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define DDR_CR04_TRC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR04_TRC_SHIFT))&amp;DDR_CR04_TRC_MASK)</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define DDR_CR04_TRASMIN_MASK                    0xFF000000u</span></div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define DDR_CR04_TRASMIN_SHIFT                   24</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define DDR_CR04_TRASMIN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR04_TRASMIN_SHIFT))&amp;DDR_CR04_TRASMIN_MASK)</span></div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="comment">/* CR05 Bit Fields */</span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define DDR_CR05_TWTR_MASK                       0xFu</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">#define DDR_CR05_TWTR_SHIFT                      0</span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define DDR_CR05_TWTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR05_TWTR_SHIFT))&amp;DDR_CR05_TWTR_MASK)</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define DDR_CR05_TRP_MASK                        0xF00u</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define DDR_CR05_TRP_SHIFT                       8</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define DDR_CR05_TRP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR05_TRP_SHIFT))&amp;DDR_CR05_TRP_MASK)</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define DDR_CR05_TRTP_MASK                       0x70000u</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define DDR_CR05_TRTP_SHIFT                      16</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define DDR_CR05_TRTP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR05_TRTP_SHIFT))&amp;DDR_CR05_TRTP_MASK)</span></div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define DDR_CR05_TMRD_MASK                       0x1F000000u</span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define DDR_CR05_TMRD_SHIFT                      24</span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define DDR_CR05_TMRD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR05_TMRD_SHIFT))&amp;DDR_CR05_TMRD_MASK)</span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">/* CR06 Bit Fields */</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define DDR_CR06_TMOD_MASK                       0xFFu</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define DDR_CR06_TMOD_SHIFT                      0</span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define DDR_CR06_TMOD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR06_TMOD_SHIFT))&amp;DDR_CR06_TMOD_MASK)</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define DDR_CR06_TRASMAX_MASK                    0xFFFF00u</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define DDR_CR06_TRASMAX_SHIFT                   8</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define DDR_CR06_TRASMAX(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR06_TRASMAX_SHIFT))&amp;DDR_CR06_TRASMAX_MASK)</span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define DDR_CR06_INTWBR_MASK                     0x1000000u</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define DDR_CR06_INTWBR_SHIFT                    24</span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="comment">/* CR07 Bit Fields */</span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define DDR_CR07_CLKPW_MASK                      0x7u</span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define DDR_CR07_CLKPW_SHIFT                     0</span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define DDR_CR07_CLKPW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR07_CLKPW_SHIFT))&amp;DDR_CR07_CLKPW_MASK)</span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define DDR_CR07_TCKESR_MASK                     0x1F00u</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define DDR_CR07_TCKESR_SHIFT                    8</span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define DDR_CR07_TCKESR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR07_TCKESR_SHIFT))&amp;DDR_CR07_TCKESR_MASK)</span></div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define DDR_CR07_AP_MASK                         0x10000u</span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define DDR_CR07_AP_SHIFT                        16</span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define DDR_CR07_CCAPEN_MASK                     0x1000000u</span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define DDR_CR07_CCAPEN_SHIFT                    24</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="comment">/* CR08 Bit Fields */</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define DDR_CR08_TRAS_MASK                       0x1u</span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define DDR_CR08_TRAS_SHIFT                      0</span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define DDR_CR08_TRASDI_MASK                     0xFF00u</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">#define DDR_CR08_TRASDI_SHIFT                    8</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor">#define DDR_CR08_TRASDI(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR08_TRASDI_SHIFT))&amp;DDR_CR08_TRASDI_MASK)</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define DDR_CR08_TWR_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define DDR_CR08_TWR_SHIFT                       16</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define DDR_CR08_TWR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR08_TWR_SHIFT))&amp;DDR_CR08_TWR_MASK)</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define DDR_CR08_TDAL_MASK                       0x1F000000u</span></div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define DDR_CR08_TDAL_SHIFT                      24</span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define DDR_CR08_TDAL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR08_TDAL_SHIFT))&amp;DDR_CR08_TDAL_MASK)</span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">/* CR09 Bit Fields */</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define DDR_CR09_TDLL_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define DDR_CR09_TDLL_SHIFT                      0</span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define DDR_CR09_TDLL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR09_TDLL_SHIFT))&amp;DDR_CR09_TDLL_MASK)</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define DDR_CR09_NOCMD_MASK                      0x10000u</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define DDR_CR09_NOCMD_SHIFT                     16</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define DDR_CR09_BSTLEN_MASK                     0x7000000u</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define DDR_CR09_BSTLEN_SHIFT                    24</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define DDR_CR09_BSTLEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR09_BSTLEN_SHIFT))&amp;DDR_CR09_BSTLEN_MASK)</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment">/* CR10 Bit Fields */</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define DDR_CR10_TFAW_MASK                       0x3Fu</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define DDR_CR10_TFAW_SHIFT                      0</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define DDR_CR10_TFAW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR10_TFAW_SHIFT))&amp;DDR_CR10_TFAW_MASK)</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define DDR_CR10_TCPD_MASK                       0xFFFF00u</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define DDR_CR10_TCPD_SHIFT                      8</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define DDR_CR10_TCPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR10_TCPD_SHIFT))&amp;DDR_CR10_TCPD_MASK)</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define DDR_CR10_TRPAB_MASK                      0xF000000u</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define DDR_CR10_TRPAB_SHIFT                     24</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define DDR_CR10_TRPAB(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR10_TRPAB_SHIFT))&amp;DDR_CR10_TRPAB_MASK)</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="comment">/* CR11 Bit Fields */</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define DDR_CR11_REGDIMM_MASK                    0x1u</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define DDR_CR11_REGDIMM_SHIFT                   0</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define DDR_CR11_AREF_MASK                       0x100u</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define DDR_CR11_AREF_SHIFT                      8</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define DDR_CR11_AREFMODE_MASK                   0x10000u</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define DDR_CR11_AREFMODE_SHIFT                  16</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define DDR_CR11_TREFEN_MASK                     0x1000000u</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define DDR_CR11_TREFEN_SHIFT                    24</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="comment">/* CR12 Bit Fields */</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define DDR_CR12_TRFC_MASK                       0x3FFu</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define DDR_CR12_TRFC_SHIFT                      0</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define DDR_CR12_TRFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR12_TRFC_SHIFT))&amp;DDR_CR12_TRFC_MASK)</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define DDR_CR12_TREF_MASK                       0x3FFF0000u</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define DDR_CR12_TREF_SHIFT                      16</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define DDR_CR12_TREF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR12_TREF_SHIFT))&amp;DDR_CR12_TREF_MASK)</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="comment">/* CR13 Bit Fields */</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define DDR_CR13_TREFINT_MASK                    0x3FFFu</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define DDR_CR13_TREFINT_SHIFT                   0</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define DDR_CR13_TREFINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR13_TREFINT_SHIFT))&amp;DDR_CR13_TREFINT_MASK)</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define DDR_CR13_PD_MASK                         0x10000u</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define DDR_CR13_PD_SHIFT                        16</span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment">/* CR14 Bit Fields */</span></div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define DDR_CR14_TPDEX_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define DDR_CR14_TPDEX_SHIFT                     0</span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define DDR_CR14_TPDEX(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR14_TPDEX_SHIFT))&amp;DDR_CR14_TPDEX_MASK)</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define DDR_CR14_TXSR_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define DDR_CR14_TXSR_SHIFT                      16</span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define DDR_CR14_TXSR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR14_TXSR_SHIFT))&amp;DDR_CR14_TXSR_MASK)</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">/* CR15 Bit Fields */</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define DDR_CR15_TXSNR_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define DDR_CR15_TXSNR_SHIFT                     0</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define DDR_CR15_TXSNR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR15_TXSNR_SHIFT))&amp;DDR_CR15_TXSNR_MASK)</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define DDR_CR15_SREF_MASK                       0x10000u</span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define DDR_CR15_SREF_SHIFT                      16</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define DDR_CR15_PUREF_MASK                      0x1000000u</span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define DDR_CR15_PUREF_SHIFT                     24</span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="comment">/* CR16 Bit Fields */</span></div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define DDR_CR16_QKREF_MASK                      0x1u</span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define DDR_CR16_QKREF_SHIFT                     0</span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define DDR_CR16_CLKDLY_MASK                     0x700u</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define DDR_CR16_CLKDLY_SHIFT                    8</span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define DDR_CR16_CLKDLY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR16_CLKDLY_SHIFT))&amp;DDR_CR16_CLKDLY_MASK)</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define DDR_CR16_LPCTRL_MASK                     0x1F0000u</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define DDR_CR16_LPCTRL_SHIFT                    16</span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define DDR_CR16_LPCTRL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR16_LPCTRL_SHIFT))&amp;DDR_CR16_LPCTRL_MASK)</span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="comment">/* CR17 Bit Fields */</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define DDR_CR17_LPPDCNT_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define DDR_CR17_LPPDCNT_SHIFT                   0</span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define DDR_CR17_LPPDCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR17_LPPDCNT_SHIFT))&amp;DDR_CR17_LPPDCNT_MASK)</span></div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define DDR_CR17_LPRFCNT_MASK                    0xFFFF0000u</span></div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define DDR_CR17_LPRFCNT_SHIFT                   16</span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define DDR_CR17_LPRFCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR17_LPRFCNT_SHIFT))&amp;DDR_CR17_LPRFCNT_MASK)</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="comment">/* CR18 Bit Fields */</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define DDR_CR18_LPEXTCNT_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define DDR_CR18_LPEXTCNT_SHIFT                  0</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define DDR_CR18_LPEXTCNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR18_LPEXTCNT_SHIFT))&amp;DDR_CR18_LPEXTCNT_MASK)</span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define DDR_CR18_LPAUTO_MASK                     0x1F0000u</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define DDR_CR18_LPAUTO_SHIFT                    16</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define DDR_CR18_LPAUTO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR18_LPAUTO_SHIFT))&amp;DDR_CR18_LPAUTO_MASK)</span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="comment">/* CR19 Bit Fields */</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define DDR_CR19_LPINTCNT_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define DDR_CR19_LPINTCNT_SHIFT                  0</span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define DDR_CR19_LPINTCNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR19_LPINTCNT_SHIFT))&amp;DDR_CR19_LPINTCNT_MASK)</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define DDR_CR19_LPRFHOLD_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define DDR_CR19_LPRFHOLD_SHIFT                  16</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define DDR_CR19_LPRFHOLD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR19_LPRFHOLD_SHIFT))&amp;DDR_CR19_LPRFHOLD_MASK)</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">/* CR20 Bit Fields */</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define DDR_CR20_LPRE_MASK                       0x3u</span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define DDR_CR20_LPRE_SHIFT                      0</span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define DDR_CR20_LPRE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR20_LPRE_SHIFT))&amp;DDR_CR20_LPRE_MASK)</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define DDR_CR20_CKSRE_MASK                      0xF00u</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define DDR_CR20_CKSRE_SHIFT                     8</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define DDR_CR20_CKSRE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR20_CKSRE_SHIFT))&amp;DDR_CR20_CKSRE_MASK)</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define DDR_CR20_CKSRX_MASK                      0xF0000u</span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define DDR_CR20_CKSRX_SHIFT                     16</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define DDR_CR20_CKSRX(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR20_CKSRX_SHIFT))&amp;DDR_CR20_CKSRX_MASK)</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define DDR_CR20_WRMD_MASK                       0x1000000u</span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define DDR_CR20_WRMD_SHIFT                      24</span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="comment">/* CR21 Bit Fields */</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define DDR_CR21_MR0DAT0_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">#define DDR_CR21_MR0DAT0_SHIFT                   0</span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define DDR_CR21_MR0DAT0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR21_MR0DAT0_SHIFT))&amp;DDR_CR21_MR0DAT0_MASK)</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define DDR_CR21_MR1DAT0_MASK                    0xFFFF0000u</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#define DDR_CR21_MR1DAT0_SHIFT                   16</span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define DDR_CR21_MR1DAT0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR21_MR1DAT0_SHIFT))&amp;DDR_CR21_MR1DAT0_MASK)</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="comment">/* CR22 Bit Fields */</span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define DDR_CR22_MR2DATA0_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define DDR_CR22_MR2DATA0_SHIFT                  0</span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define DDR_CR22_MR2DATA0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR22_MR2DATA0_SHIFT))&amp;DDR_CR22_MR2DATA0_MASK)</span></div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define DDR_CR22_MR3DAT0_MASK                    0xFFFF0000u</span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define DDR_CR22_MR3DAT0_SHIFT                   16</span></div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define DDR_CR22_MR3DAT0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR22_MR3DAT0_SHIFT))&amp;DDR_CR22_MR3DAT0_MASK)</span></div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="comment">/* CR23 Bit Fields */</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define DDR_CR23_Not_Used_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define DDR_CR23_Not_Used_SHIFT                  0</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define DDR_CR23_Not_Used(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR23_Not_Used_SHIFT))&amp;DDR_CR23_Not_Used_MASK)</span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define DDR_CR23_NOT_USED_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define DDR_CR23_NOT_USED_SHIFT                  16</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define DDR_CR23_NOT_USED(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR23_NOT_USED_SHIFT))&amp;DDR_CR23_NOT_USED_MASK)</span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="comment">/* CR25 Bit Fields */</span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define DDR_CR25_BNK8_MASK                       0x1u</span></div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define DDR_CR25_BNK8_SHIFT                      0</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define DDR_CR25_ADDPINS_MASK                    0x700u</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define DDR_CR25_ADDPINS_SHIFT                   8</span></div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define DDR_CR25_ADDPINS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR25_ADDPINS_SHIFT))&amp;DDR_CR25_ADDPINS_MASK)</span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define DDR_CR25_COLSIZ_MASK                     0x70000u</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define DDR_CR25_COLSIZ_SHIFT                    16</span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define DDR_CR25_COLSIZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR25_COLSIZ_SHIFT))&amp;DDR_CR25_COLSIZ_MASK)</span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define DDR_CR25_APREBIT_MASK                    0xF000000u</span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define DDR_CR25_APREBIT_SHIFT                   24</span></div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define DDR_CR25_APREBIT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR25_APREBIT_SHIFT))&amp;DDR_CR25_APREBIT_MASK)</span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">/* CR26 Bit Fields */</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define DDR_CR26_AGECNT_MASK                     0xFFu</span></div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define DDR_CR26_AGECNT_SHIFT                    0</span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define DDR_CR26_AGECNT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR26_AGECNT_SHIFT))&amp;DDR_CR26_AGECNT_MASK)</span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define DDR_CR26_CMDAGE_MASK                     0xFF00u</span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define DDR_CR26_CMDAGE_SHIFT                    8</span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define DDR_CR26_CMDAGE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR26_CMDAGE_SHIFT))&amp;DDR_CR26_CMDAGE_MASK)</span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define DDR_CR26_ADDCOL_MASK                     0x10000u</span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define DDR_CR26_ADDCOL_SHIFT                    16</span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define DDR_CR26_BNKSPT_MASK                     0x1000000u</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define DDR_CR26_BNKSPT_SHIFT                    24</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="comment">/* CR27 Bit Fields */</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define DDR_CR27_PLEN_MASK                       0x1u</span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define DDR_CR27_PLEN_SHIFT                      0</span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define DDR_CR27_PRIEN_MASK                      0x100u</span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define DDR_CR27_PRIEN_SHIFT                     8</span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define DDR_CR27_RWEN_MASK                       0x10000u</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define DDR_CR27_RWEN_SHIFT                      16</span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define DDR_CR27_SWPEN_MASK                      0x1000000u</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define DDR_CR27_SWPEN_SHIFT                     24</span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="comment">/* CR28 Bit Fields */</span></div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define DDR_CR28_CSMAP_MASK                      0x1u</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define DDR_CR28_CSMAP_SHIFT                     0</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define DDR_CR28_REDUC_MASK                      0x100u</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define DDR_CR28_REDUC_SHIFT                     8</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define DDR_CR28_BIGEND_MASK                     0x10000u</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define DDR_CR28_BIGEND_SHIFT                    16</span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define DDR_CR28_CMDLATR_MASK                    0x1000000u</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define DDR_CR28_CMDLATR_SHIFT                   24</span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment">/* CR29 Bit Fields */</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define DDR_CR29_WRLATR_MASK                     0x1u</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define DDR_CR29_WRLATR_SHIFT                    0</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define DDR_CR29_FSTWR_MASK                      0x100u</span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define DDR_CR29_FSTWR_SHIFT                     8</span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define DDR_CR29_QFULL_MASK                      0x30000u</span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define DDR_CR29_QFULL_SHIFT                     16</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define DDR_CR29_QFULL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR29_QFULL_SHIFT))&amp;DDR_CR29_QFULL_MASK)</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define DDR_CR29_RESYNC_MASK                     0x1000000u</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define DDR_CR29_RESYNC_SHIFT                    24</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="comment">/* CR30 Bit Fields */</span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define DDR_CR30_RSYNCRF_MASK                    0x1u</span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define DDR_CR30_RSYNCRF_SHIFT                   0</span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define DDR_CR30_INTSTAT_MASK                    0x1FF00u</span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define DDR_CR30_INTSTAT_SHIFT                   8</span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define DDR_CR30_INTSTAT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR30_INTSTAT_SHIFT))&amp;DDR_CR30_INTSTAT_MASK)</span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define DDR_CR30_INTACK_MASK                     0xFF000000u</span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define DDR_CR30_INTACK_SHIFT                    24</span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define DDR_CR30_INTACK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR30_INTACK_SHIFT))&amp;DDR_CR30_INTACK_MASK)</span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment">/* CR31 Bit Fields */</span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define DDR_CR31_INTMASK_MASK                    0x1FFu</span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor">#define DDR_CR31_INTMASK_SHIFT                   0</span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define DDR_CR31_INTMASK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR31_INTMASK_SHIFT))&amp;DDR_CR31_INTMASK_MASK)</span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="comment">/* CR32 Bit Fields */</span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define DDR_CR32_OORAD_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define DDR_CR32_OORAD_SHIFT                     0</span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define DDR_CR32_OORAD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR32_OORAD_SHIFT))&amp;DDR_CR32_OORAD_MASK)</span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment">/* CR33 Bit Fields */</span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define DDR_CR33_OORLEN_MASK                     0x3FFu</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define DDR_CR33_OORLEN_SHIFT                    0</span></div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define DDR_CR33_OORLEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR33_OORLEN_SHIFT))&amp;DDR_CR33_OORLEN_MASK)</span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define DDR_CR33_OORTYP_MASK                     0x3F0000u</span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define DDR_CR33_OORTYP_SHIFT                    16</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define DDR_CR33_OORTYP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR33_OORTYP_SHIFT))&amp;DDR_CR33_OORTYP_MASK)</span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define DDR_CR33_OORID_MASK                      0x3000000u</span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define DDR_CR33_OORID_SHIFT                     24</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#define DDR_CR33_OORID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR33_OORID_SHIFT))&amp;DDR_CR33_OORID_MASK)</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="comment">/* CR34 Bit Fields */</span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define DDR_CR34_ODTRDC_MASK                     0x1u</span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define DDR_CR34_ODTRDC_SHIFT                    0</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define DDR_CR34_ODTWRCS_MASK                    0x100u</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define DDR_CR34_ODTWRCS_SHIFT                   8</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="comment">/* CR35 Bit Fields */</span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define DDR_CR35_R2WSMCS_MASK                    0xFu</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define DDR_CR35_R2WSMCS_SHIFT                   0</span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define DDR_CR35_R2WSMCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR35_R2WSMCS_SHIFT))&amp;DDR_CR35_R2WSMCS_MASK)</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define DDR_CR35_W2RSMCS_MASK                    0xF00u</span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define DDR_CR35_W2RSMCS_SHIFT                   8</span></div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define DDR_CR35_W2RSMCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR35_W2RSMCS_SHIFT))&amp;DDR_CR35_W2RSMCS_MASK)</span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="comment">/* CR36 Bit Fields */</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define DDR_CR36_Not_Used_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define DDR_CR36_Not_Used_SHIFT                  0</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define DDR_CR36_Not_Used(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR36_Not_Used_SHIFT))&amp;DDR_CR36_Not_Used_MASK)</span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define DDR_CR36_NOT_USED_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define DDR_CR36_NOT_USED_SHIFT                  16</span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define DDR_CR36_NOT_USED(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR36_NOT_USED_SHIFT))&amp;DDR_CR36_NOT_USED_MASK)</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">/* CR37 Bit Fields */</span></div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define DDR_CR37_R2RSAME_MASK                    0x7u</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define DDR_CR37_R2RSAME_SHIFT                   0</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define DDR_CR37_R2RSAME(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR37_R2RSAME_SHIFT))&amp;DDR_CR37_R2RSAME_MASK)</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor">#define DDR_CR37_R2WSAME_MASK                    0x700u</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define DDR_CR37_R2WSAME_SHIFT                   8</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define DDR_CR37_R2WSAME(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR37_R2WSAME_SHIFT))&amp;DDR_CR37_R2WSAME_MASK)</span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define DDR_CR37_W2RSAME_MASK                    0x70000u</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define DDR_CR37_W2RSAME_SHIFT                   16</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define DDR_CR37_W2RSAME(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR37_W2RSAME_SHIFT))&amp;DDR_CR37_W2RSAME_MASK)</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define DDR_CR37_W2WSAME_MASK                    0x7000000u</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define DDR_CR37_W2WSAME_SHIFT                   24</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define DDR_CR37_W2WSAME(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR37_W2WSAME_SHIFT))&amp;DDR_CR37_W2WSAME_MASK)</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">/* CR38 Bit Fields */</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define DDR_CR38_PDNCS_MASK                      0x1Fu</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define DDR_CR38_PDNCS_SHIFT                     0</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define DDR_CR38_PDNCS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR38_PDNCS_SHIFT))&amp;DDR_CR38_PDNCS_MASK)</span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define DDR_CR38_PUPCS_MASK                      0x1F00u</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define DDR_CR38_PUPCS_SHIFT                     8</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define DDR_CR38_PUPCS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR38_PUPCS_SHIFT))&amp;DDR_CR38_PUPCS_MASK)</span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#define DDR_CR38_PWRCNT_MASK                     0x7FF0000u</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#define DDR_CR38_PWRCNT_SHIFT                    16</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define DDR_CR38_PWRCNT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR38_PWRCNT_SHIFT))&amp;DDR_CR38_PWRCNT_MASK)</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="comment">/* CR39 Bit Fields */</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define DDR_CR39_P0RDCNT_MASK                    0x7FFu</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define DDR_CR39_P0RDCNT_SHIFT                   0</span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define DDR_CR39_P0RDCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR39_P0RDCNT_SHIFT))&amp;DDR_CR39_P0RDCNT_MASK)</span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define DDR_CR39_RP0_MASK                        0x30000u</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define DDR_CR39_RP0_SHIFT                       16</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define DDR_CR39_RP0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR39_RP0_SHIFT))&amp;DDR_CR39_RP0_MASK)</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define DDR_CR39_WP0_MASK                        0x3000000u</span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define DDR_CR39_WP0_SHIFT                       24</span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define DDR_CR39_WP0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR39_WP0_SHIFT))&amp;DDR_CR39_WP0_MASK)</span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="comment">/* CR40 Bit Fields */</span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define DDR_CR40_P0TYP_MASK                      0x3u</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define DDR_CR40_P0TYP_SHIFT                     0</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define DDR_CR40_P0TYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR40_P0TYP_SHIFT))&amp;DDR_CR40_P0TYP_MASK)</span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define DDR_CR40_P1WRCNT_MASK                    0x7FF00u</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define DDR_CR40_P1WRCNT_SHIFT                   8</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define DDR_CR40_P1WRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR40_P1WRCNT_SHIFT))&amp;DDR_CR40_P1WRCNT_MASK)</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="comment">/* CR41 Bit Fields */</span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define DDR_CR41_P1RDCNT_MASK                    0x7FFu</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define DDR_CR41_P1RDCNT_SHIFT                   0</span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define DDR_CR41_P1RDCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR41_P1RDCNT_SHIFT))&amp;DDR_CR41_P1RDCNT_MASK)</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor">#define DDR_CR41_RP1_MASK                        0x30000u</span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor">#define DDR_CR41_RP1_SHIFT                       16</span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor">#define DDR_CR41_RP1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR41_RP1_SHIFT))&amp;DDR_CR41_RP1_MASK)</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#define DDR_CR41_WP1_MASK                        0x3000000u</span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define DDR_CR41_WP1_SHIFT                       24</span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define DDR_CR41_WP1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR41_WP1_SHIFT))&amp;DDR_CR41_WP1_MASK)</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="comment">/* CR42 Bit Fields */</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define DDR_CR42_P1TYP_MASK                      0x3u</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define DDR_CR42_P1TYP_SHIFT                     0</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define DDR_CR42_P1TYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR42_P1TYP_SHIFT))&amp;DDR_CR42_P1TYP_MASK)</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define DDR_CR42_P2WRCNT_MASK                    0x7FF00u</span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor">#define DDR_CR42_P2WRCNT_SHIFT                   8</span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define DDR_CR42_P2WRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR42_P2WRCNT_SHIFT))&amp;DDR_CR42_P2WRCNT_MASK)</span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">/* CR43 Bit Fields */</span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define DDR_CR43_P2RDCNT_MASK                    0x7FFu</span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define DDR_CR43_P2RDCNT_SHIFT                   0</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define DDR_CR43_P2RDCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR43_P2RDCNT_SHIFT))&amp;DDR_CR43_P2RDCNT_MASK)</span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define DDR_CR43_RP2_MASK                        0x30000u</span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define DDR_CR43_RP2_SHIFT                       16</span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define DDR_CR43_RP2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR43_RP2_SHIFT))&amp;DDR_CR43_RP2_MASK)</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define DDR_CR43_WP2_MASK                        0x3000000u</span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define DDR_CR43_WP2_SHIFT                       24</span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define DDR_CR43_WP2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR43_WP2_SHIFT))&amp;DDR_CR43_WP2_MASK)</span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment">/* CR44 Bit Fields */</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor">#define DDR_CR44_P2TYP_MASK                      0x3u</span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#define DDR_CR44_P2TYP_SHIFT                     0</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define DDR_CR44_P2TYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR44_P2TYP_SHIFT))&amp;DDR_CR44_P2TYP_MASK)</span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define DDR_CR44_WRRLAT_MASK                     0x100u</span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define DDR_CR44_WRRLAT_SHIFT                    8</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define DDR_CR44_WRRSHARE_MASK                   0x10000u</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor">#define DDR_CR44_WRRSHARE_SHIFT                  16</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define DDR_CR44_WRRERR_MASK                     0xF000000u</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define DDR_CR44_WRRERR_SHIFT                    24</span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define DDR_CR44_WRRERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR44_WRRERR_SHIFT))&amp;DDR_CR44_WRRERR_MASK)</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">/* CR45 Bit Fields */</span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI0_MASK                     0xFu</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI0_SHIFT                    0</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR45_P0PRI0_SHIFT))&amp;DDR_CR45_P0PRI0_MASK)</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI1_MASK                     0xF00u</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI1_SHIFT                    8</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR45_P0PRI1_SHIFT))&amp;DDR_CR45_P0PRI1_MASK)</span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI2_MASK                     0xF0000u</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI2_SHIFT                    16</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR45_P0PRI2_SHIFT))&amp;DDR_CR45_P0PRI2_MASK)</span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI3_MASK                     0xF000000u</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI3_SHIFT                    24</span></div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor">#define DDR_CR45_P0PRI3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR45_P0PRI3_SHIFT))&amp;DDR_CR45_P0PRI3_MASK)</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="comment">/* CR46 Bit Fields */</span></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor">#define DDR_CR46_P0ORD_MASK                      0x3u</span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define DDR_CR46_P0ORD_SHIFT                     0</span></div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define DDR_CR46_P0ORD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR46_P0ORD_SHIFT))&amp;DDR_CR46_P0ORD_MASK)</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#define DDR_CR46_P0PRIRLX_MASK                   0x3FF00u</span></div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="preprocessor">#define DDR_CR46_P0PRIRLX_SHIFT                  8</span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define DDR_CR46_P0PRIRLX(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR46_P0PRIRLX_SHIFT))&amp;DDR_CR46_P0PRIRLX_MASK)</span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define DDR_CR46_P1PRI0_MASK                     0xF000000u</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define DDR_CR46_P1PRI0_SHIFT                    24</span></div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define DDR_CR46_P1PRI0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR46_P1PRI0_SHIFT))&amp;DDR_CR46_P1PRI0_MASK)</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="comment">/* CR47 Bit Fields */</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#define DDR_CR47_P1PRI1_MASK                     0xFu</span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define DDR_CR47_P1PRI1_SHIFT                    0</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define DDR_CR47_P1PRI1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR47_P1PRI1_SHIFT))&amp;DDR_CR47_P1PRI1_MASK)</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define DDR_CR47_P1PRI2_MASK                     0xF00u</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define DDR_CR47_P1PRI2_SHIFT                    8</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define DDR_CR47_P1PRI2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR47_P1PRI2_SHIFT))&amp;DDR_CR47_P1PRI2_MASK)</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define DDR_CR47_P1PRI3_MASK                     0xF0000u</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define DDR_CR47_P1PRI3_SHIFT                    16</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define DDR_CR47_P1PRI3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR47_P1PRI3_SHIFT))&amp;DDR_CR47_P1PRI3_MASK)</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define DDR_CR47_P1ORD_MASK                      0x3000000u</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define DDR_CR47_P1ORD_SHIFT                     24</span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define DDR_CR47_P1ORD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR47_P1ORD_SHIFT))&amp;DDR_CR47_P1ORD_MASK)</span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment">/* CR48 Bit Fields */</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define DDR_CR48_P1PRIRLX_MASK                   0x3FFu</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define DDR_CR48_P1PRIRLX_SHIFT                  0</span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define DDR_CR48_P1PRIRLX(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR48_P1PRIRLX_SHIFT))&amp;DDR_CR48_P1PRIRLX_MASK)</span></div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define DDR_CR48_P2PRI0_MASK                     0xF0000u</span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define DDR_CR48_P2PRI0_SHIFT                    16</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define DDR_CR48_P2PRI0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR48_P2PRI0_SHIFT))&amp;DDR_CR48_P2PRI0_MASK)</span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define DDR_CR48_P2PRI1_MASK                     0xF000000u</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define DDR_CR48_P2PRI1_SHIFT                    24</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define DDR_CR48_P2PRI1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR48_P2PRI1_SHIFT))&amp;DDR_CR48_P2PRI1_MASK)</span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment">/* CR49 Bit Fields */</span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define DDR_CR49_P2PRI2_MASK                     0xFu</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define DDR_CR49_P2PRI2_SHIFT                    0</span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define DDR_CR49_P2PRI2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR49_P2PRI2_SHIFT))&amp;DDR_CR49_P2PRI2_MASK)</span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define DDR_CR49_P2PRI3_MASK                     0xF00u</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define DDR_CR49_P2PRI3_SHIFT                    8</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define DDR_CR49_P2PRI3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR49_P2PRI3_SHIFT))&amp;DDR_CR49_P2PRI3_MASK)</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define DDR_CR49_P2ORD_MASK                      0x30000u</span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define DDR_CR49_P2ORD_SHIFT                     16</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define DDR_CR49_P2ORD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR49_P2ORD_SHIFT))&amp;DDR_CR49_P2ORD_MASK)</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="comment">/* CR50 Bit Fields */</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define DDR_CR50_P2PRIRLX_MASK                   0x3FFu</span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define DDR_CR50_P2PRIRLX_SHIFT                  0</span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define DDR_CR50_P2PRIRLX(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR50_P2PRIRLX_SHIFT))&amp;DDR_CR50_P2PRIRLX_MASK)</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define DDR_CR50_CLKSTATUS_MASK                  0x10000u</span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define DDR_CR50_CLKSTATUS_SHIFT                 16</span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="comment">/* CR51 Bit Fields */</span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define DDR_CR51_DLLRSTDLY_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define DDR_CR51_DLLRSTDLY_SHIFT                 0</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define DDR_CR51_DLLRSTDLY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR51_DLLRSTDLY_SHIFT))&amp;DDR_CR51_DLLRSTDLY_MASK)</span></div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define DDR_CR51_DLLRADLY_MASK                   0xFF0000u</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define DDR_CR51_DLLRADLY_SHIFT                  16</span></div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define DDR_CR51_DLLRADLY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR51_DLLRADLY_SHIFT))&amp;DDR_CR51_DLLRADLY_MASK)</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define DDR_CR51_PHYWRLAT_MASK                   0xF000000u</span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define DDR_CR51_PHYWRLAT_SHIFT                  24</span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define DDR_CR51_PHYWRLAT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR51_PHYWRLAT_SHIFT))&amp;DDR_CR51_PHYWRLAT_MASK)</span></div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="comment">/* CR52 Bit Fields */</span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define DDR_CR52_PYWRLTBS_MASK                   0xFu</span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define DDR_CR52_PYWRLTBS_SHIFT                  0</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define DDR_CR52_PYWRLTBS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR52_PYWRLTBS_SHIFT))&amp;DDR_CR52_PYWRLTBS_MASK)</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define DDR_CR52_PHYRDLAT_MASK                   0xF00u</span></div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define DDR_CR52_PHYRDLAT_SHIFT                  8</span></div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">#define DDR_CR52_PHYRDLAT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR52_PHYRDLAT_SHIFT))&amp;DDR_CR52_PHYRDLAT_MASK)</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define DDR_CR52_RDDATAEN_MASK                   0xF0000u</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define DDR_CR52_RDDATAEN_SHIFT                  16</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define DDR_CR52_RDDATAEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR52_RDDATAEN_SHIFT))&amp;DDR_CR52_RDDATAEN_MASK)</span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define DDR_CR52_RDDTENBAS_MASK                  0xF000000u</span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define DDR_CR52_RDDTENBAS_SHIFT                 24</span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define DDR_CR52_RDDTENBAS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR52_RDDTENBAS_SHIFT))&amp;DDR_CR52_RDDTENBAS_MASK)</span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="comment">/* CR53 Bit Fields */</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">#define DDR_CR53_CLKDISCS_MASK                   0x1u</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">#define DDR_CR53_CLKDISCS_SHIFT                  0</span></div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define DDR_CR53_CRTLUPDMN_MASK                  0xF00u</span></div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define DDR_CR53_CRTLUPDMN_SHIFT                 8</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define DDR_CR53_CRTLUPDMN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR53_CRTLUPDMN_SHIFT))&amp;DDR_CR53_CRTLUPDMN_MASK)</span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define DDR_CR53_CTRLUPDMX_MASK                  0x3FFF0000u</span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define DDR_CR53_CTRLUPDMX_SHIFT                 16</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define DDR_CR53_CTRLUPDMX(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR53_CTRLUPDMX_SHIFT))&amp;DDR_CR53_CTRLUPDMX_MASK)</span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="comment">/* CR54 Bit Fields */</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define DDR_CR54_PHYUPDTY0_MASK                  0x3FFFu</span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define DDR_CR54_PHYUPDTY0_SHIFT                 0</span></div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define DDR_CR54_PHYUPDTY0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR54_PHYUPDTY0_SHIFT))&amp;DDR_CR54_PHYUPDTY0_MASK)</span></div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define DDR_CR54_PHYUPDTY1_MASK                  0x3FFF0000u</span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define DDR_CR54_PHYUPDTY1_SHIFT                 16</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define DDR_CR54_PHYUPDTY1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR54_PHYUPDTY1_SHIFT))&amp;DDR_CR54_PHYUPDTY1_MASK)</span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="comment">/* CR55 Bit Fields */</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define DDR_CR55_PHYUPDTY2_MASK                  0x3FFFu</span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define DDR_CR55_PHYUPDTY2_SHIFT                 0</span></div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define DDR_CR55_PHYUPDTY2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR55_PHYUPDTY2_SHIFT))&amp;DDR_CR55_PHYUPDTY2_MASK)</span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define DDR_CR55_PHYUPDTY3_MASK                  0x3FFF0000u</span></div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define DDR_CR55_PHYUPDTY3_SHIFT                 16</span></div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define DDR_CR55_PHYUPDTY3(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR55_PHYUPDTY3_SHIFT))&amp;DDR_CR55_PHYUPDTY3_MASK)</span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment">/* CR56 Bit Fields */</span></div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define DDR_CR56_PHYUPDRESP_MASK                 0x3FFFu</span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define DDR_CR56_PHYUPDRESP_SHIFT                0</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define DDR_CR56_PHYUPDRESP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR56_PHYUPDRESP_SHIFT))&amp;DDR_CR56_PHYUPDRESP_MASK)</span></div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define DDR_CR56_RDLATADJ_MASK                   0xF0000u</span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define DDR_CR56_RDLATADJ_SHIFT                  16</span></div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define DDR_CR56_RDLATADJ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR56_RDLATADJ_SHIFT))&amp;DDR_CR56_RDLATADJ_MASK)</span></div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define DDR_CR56_WRLATADJ_MASK                   0xF000000u</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define DDR_CR56_WRLATADJ_SHIFT                  24</span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define DDR_CR56_WRLATADJ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR56_WRLATADJ_SHIFT))&amp;DDR_CR56_WRLATADJ_MASK)</span></div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment">/* CR57 Bit Fields */</span></div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define DDR_CR57_CMDDLY_MASK                     0xFu</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define DDR_CR57_CMDDLY_SHIFT                    0</span></div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define DDR_CR57_CMDDLY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR57_CMDDLY_SHIFT))&amp;DDR_CR57_CMDDLY_MASK)</span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define DDR_CR57_CLKDISDLY_MASK                  0x700u</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define DDR_CR57_CLKDISDLY_SHIFT                 8</span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define DDR_CR57_CLKDISDLY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR57_CLKDISDLY_SHIFT))&amp;DDR_CR57_CLKDISDLY_MASK)</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define DDR_CR57_CLKENDLY_MASK                   0xF0000u</span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define DDR_CR57_CLKENDLY_SHIFT                  16</span></div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define DDR_CR57_CLKENDLY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR57_CLKENDLY_SHIFT))&amp;DDR_CR57_CLKENDLY_MASK)</span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define DDR_CR57_ODTALTEN_MASK                   0x1000000u</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define DDR_CR57_ODTALTEN_SHIFT                  24</span></div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment">/* CR58 Bit Fields */</span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define DDR_CR58_Not_Used_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define DDR_CR58_Not_Used_SHIFT                  0</span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#define DDR_CR58_Not_Used(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR58_Not_Used_SHIFT))&amp;DDR_CR58_Not_Used_MASK)</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define DDR_CR58_NOT_USED_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define DDR_CR58_NOT_USED_SHIFT                  16</span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define DDR_CR58_NOT_USED(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR58_NOT_USED_SHIFT))&amp;DDR_CR58_NOT_USED_MASK)</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="comment">/* CR59 Bit Fields */</span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define DDR_CR59_Not_Used_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define DDR_CR59_Not_Used_SHIFT                  0</span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define DDR_CR59_Not_Used(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR59_Not_Used_SHIFT))&amp;DDR_CR59_Not_Used_MASK)</span></div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define DDR_CR59_NOT_USED_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define DDR_CR59_NOT_USED_SHIFT                  16</span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define DDR_CR59_NOT_USED(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR59_NOT_USED_SHIFT))&amp;DDR_CR59_NOT_USED_MASK)</span></div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="comment">/* CR60 Bit Fields */</span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define DDR_CR60_Not_Used_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define DDR_CR60_Not_Used_SHIFT                  0</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define DDR_CR60_Not_Used(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR60_Not_Used_SHIFT))&amp;DDR_CR60_Not_Used_MASK)</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define DDR_CR60_NOT_USED_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define DDR_CR60_NOT_USED_SHIFT                  16</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define DDR_CR60_NOT_USED(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR60_NOT_USED_SHIFT))&amp;DDR_CR60_NOT_USED_MASK)</span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment">/* CR61 Bit Fields */</span></div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define DDR_CR61_Not_Used_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define DDR_CR61_Not_Used_SHIFT                  0</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define DDR_CR61_Not_Used(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR61_Not_Used_SHIFT))&amp;DDR_CR61_Not_Used_MASK)</span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define DDR_CR61_NOT_USED_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define DDR_CR61_NOT_USED_SHIFT                  16</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define DDR_CR61_NOT_USED(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR61_NOT_USED_SHIFT))&amp;DDR_CR61_NOT_USED_MASK)</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment">/* CR62 Bit Fields */</span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define DDR_CR62_Not_Used_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define DDR_CR62_Not_Used_SHIFT                  0</span></div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define DDR_CR62_Not_Used(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR62_Not_Used_SHIFT))&amp;DDR_CR62_Not_Used_MASK)</span></div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define DDR_CR62_NOT_USED_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define DDR_CR62_NOT_USED_SHIFT                  16</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define DDR_CR62_NOT_USED(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR62_NOT_USED_SHIFT))&amp;DDR_CR62_NOT_USED_MASK)</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="comment">/* CR63 Bit Fields */</span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define DDR_CR63_Not_Used_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define DDR_CR63_Not_Used_SHIFT                  0</span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define DDR_CR63_Not_Used(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR63_Not_Used_SHIFT))&amp;DDR_CR63_Not_Used_MASK)</span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define DDR_CR63_NOT_USED_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define DDR_CR63_NOT_USED_SHIFT                  16</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define DDR_CR63_NOT_USED(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR63_NOT_USED_SHIFT))&amp;DDR_CR63_NOT_USED_MASK)</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">/* RCR Bit Fields */</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define DDR_RCR_RST_MASK                         0x40000000u</span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define DDR_RCR_RST_SHIFT                        30</span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">/* PAD_CTRL Bit Fields */</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define DDR_PAD_CTRL_SPARE_DLY_CTRL_MASK         0xFu</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define DDR_PAD_CTRL_SPARE_DLY_CTRL_SHIFT        0</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define DDR_PAD_CTRL_SPARE_DLY_CTRL(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_PAD_CTRL_SPARE_DLY_CTRL_SHIFT))&amp;DDR_PAD_CTRL_SPARE_DLY_CTRL_MASK)</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define DDR_PAD_CTRL_PAD_ODT_CS0_MASK            0x3000000u</span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define DDR_PAD_CTRL_PAD_ODT_CS0_SHIFT           24</span></div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define DDR_PAD_CTRL_PAD_ODT_CS0(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_PAD_CTRL_PAD_ODT_CS0_SHIFT))&amp;DDR_PAD_CTRL_PAD_ODT_CS0_MASK)</span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160; <span class="comment">/* end of group DDR_Register_Masks */</span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;</div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;</div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="comment">/* DDR - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___d_d_r___peripheral.html#ga6be9f9ecee4c870709dbf1d87708b205"> 4745</a></span>&#160;<span class="preprocessor">#define DDR_BASE_PTR                             ((DDR_MemMapPtr)0x400AE000u)</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;</div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___d_d_r___peripheral.html#gad0f00467c6ba2adc2a6b7b8d501f7405"> 4747</a></span>&#160;<span class="preprocessor">#define DDR_BASE_PTRS                            { DDR_BASE_PTR }</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;</div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="comment">   -- DDR - Register accessor macros</span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;</div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment">/* DDR - Register instance definitions */</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment">/* DDR */</span></div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#define DDR_CR00                                 DDR_CR00_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define DDR_CR01                                 DDR_CR01_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define DDR_CR02                                 DDR_CR02_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define DDR_CR03                                 DDR_CR03_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor">#define DDR_CR04                                 DDR_CR04_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor">#define DDR_CR05                                 DDR_CR05_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor">#define DDR_CR06                                 DDR_CR06_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define DDR_CR07                                 DDR_CR07_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define DDR_CR08                                 DDR_CR08_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor">#define DDR_CR09                                 DDR_CR09_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define DDR_CR10                                 DDR_CR10_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define DDR_CR11                                 DDR_CR11_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define DDR_CR12                                 DDR_CR12_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define DDR_CR13                                 DDR_CR13_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor">#define DDR_CR14                                 DDR_CR14_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor">#define DDR_CR15                                 DDR_CR15_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define DDR_CR16                                 DDR_CR16_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define DDR_CR17                                 DDR_CR17_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor">#define DDR_CR18                                 DDR_CR18_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define DDR_CR19                                 DDR_CR19_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define DDR_CR20                                 DDR_CR20_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor">#define DDR_CR21                                 DDR_CR21_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define DDR_CR22                                 DDR_CR22_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define DDR_CR23                                 DDR_CR23_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define DDR_CR24                                 DDR_CR24_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define DDR_CR25                                 DDR_CR25_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define DDR_CR26                                 DDR_CR26_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define DDR_CR27                                 DDR_CR27_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define DDR_CR28                                 DDR_CR28_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor">#define DDR_CR29                                 DDR_CR29_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define DDR_CR30                                 DDR_CR30_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define DDR_CR31                                 DDR_CR31_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor">#define DDR_CR32                                 DDR_CR32_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define DDR_CR33                                 DDR_CR33_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor">#define DDR_CR34                                 DDR_CR34_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor">#define DDR_CR35                                 DDR_CR35_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor">#define DDR_CR36                                 DDR_CR36_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor">#define DDR_CR37                                 DDR_CR37_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor">#define DDR_CR38                                 DDR_CR38_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define DDR_CR39                                 DDR_CR39_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define DDR_CR40                                 DDR_CR40_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#define DDR_CR41                                 DDR_CR41_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define DDR_CR42                                 DDR_CR42_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define DDR_CR43                                 DDR_CR43_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define DDR_CR44                                 DDR_CR44_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define DDR_CR45                                 DDR_CR45_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#define DDR_CR46                                 DDR_CR46_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define DDR_CR47                                 DDR_CR47_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define DDR_CR48                                 DDR_CR48_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define DDR_CR49                                 DDR_CR49_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#define DDR_CR50                                 DDR_CR50_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define DDR_CR51                                 DDR_CR51_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define DDR_CR52                                 DDR_CR52_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define DDR_CR53                                 DDR_CR53_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define DDR_CR54                                 DDR_CR54_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define DDR_CR55                                 DDR_CR55_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="preprocessor">#define DDR_CR56                                 DDR_CR56_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="preprocessor">#define DDR_CR57                                 DDR_CR57_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define DDR_CR58                                 DDR_CR58_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor">#define DDR_CR59                                 DDR_CR59_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define DDR_CR60                                 DDR_CR60_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define DDR_CR61                                 DDR_CR61_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">#define DDR_CR62                                 DDR_CR62_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define DDR_CR63                                 DDR_CR63_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define DDR_RCR                                  DDR_RCR_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define DDR_PAD_CTRL                             DDR_PAD_CTRL_REG(DDR_BASE_PTR)</span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160; <span class="comment">/* end of group DDR_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;</div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160; <span class="comment">/* end of group DDR_Peripheral */</span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;</div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;</div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="comment">   -- DMA</span></div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;</div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html"> 4848</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a___mem_map.html">DMA_MemMap</a> {</div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ac2a6179596986e5c7b8794eaab4166e3"> 4849</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___mem_map.html#ac2a6179596986e5c7b8794eaab4166e3">CR</a>;                                     </div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a4c51938d27cc66f0d060c66ec7089ec7"> 4850</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a4c51938d27cc66f0d060c66ec7089ec7">ES</a>;                                     </div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a5dd80d7a64d93b113f306641b42d4365"> 4852</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a5dd80d7a64d93b113f306641b42d4365">ERQ</a>;                                    </div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;  uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af6d4e36800f891e548be42bb47e36aef"> 4854</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___mem_map.html#af6d4e36800f891e548be42bb47e36aef">EEI</a>;                                    </div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a02b835eb33ce21b8b3170304a72fccc2"> 4855</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a02b835eb33ce21b8b3170304a72fccc2">CEEI</a>;                                    </div>
<div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a576075e4d10859c84e48e7abc1e030aa"> 4856</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a576075e4d10859c84e48e7abc1e030aa">SEEI</a>;                                    </div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a1e78a98a5a2aca80d229f7c055dc9ff1"> 4857</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a1e78a98a5a2aca80d229f7c055dc9ff1">CERQ</a>;                                    </div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ac6934aad6952b966b2d0bed0e5d4d58c"> 4858</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#ac6934aad6952b966b2d0bed0e5d4d58c">SERQ</a>;                                    </div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ab41bdc9f4302f141db34641e6cf21e85"> 4859</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#ab41bdc9f4302f141db34641e6cf21e85">CDNE</a>;                                    </div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a39ea12b8e20431f54f8c6ba9f08bfc1b"> 4860</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a39ea12b8e20431f54f8c6ba9f08bfc1b">SSRT</a>;                                    </div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#acb163ebc8fa00a1bdc82b3e8324d4b23"> 4861</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#acb163ebc8fa00a1bdc82b3e8324d4b23">CERR</a>;                                    </div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a1a3708788fc9260a7392a51485629884"> 4862</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a1a3708788fc9260a7392a51485629884">CINT</a>;                                    </div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;  uint8_t RESERVED_2[4];</div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ab602231c6f6dc6b5a5ca439f69440251"> 4864</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___mem_map.html#ab602231c6f6dc6b5a5ca439f69440251">INT</a>;                                    </div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;  uint8_t RESERVED_3[4];</div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a760f1e1822f3943fa11d044d350d260f"> 4866</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a760f1e1822f3943fa11d044d350d260f">ERR</a>;                                    </div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;  uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af755455c2b137f7e78d5f53dc60e2049"> 4868</a></span>&#160;  uint32_t <a class="code" href="struct_d_m_a___mem_map.html#af755455c2b137f7e78d5f53dc60e2049">HRS</a>;                                    </div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;  uint8_t RESERVED_5[200];</div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ac11b0b7296f6e76f0d69fb0e87ced548"> 4870</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#ac11b0b7296f6e76f0d69fb0e87ced548">DCHPRI3</a>;                                 </div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#aaaf25927b861a848c8bf345ec33ecd01"> 4871</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#aaaf25927b861a848c8bf345ec33ecd01">DCHPRI2</a>;                                 </div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a48487302ccd8b48c11c7781bbc65ed2a"> 4872</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a48487302ccd8b48c11c7781bbc65ed2a">DCHPRI1</a>;                                 </div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a9ce85f6eadec6796348eea898eb0dff4"> 4873</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a9ce85f6eadec6796348eea898eb0dff4">DCHPRI0</a>;                                 </div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a8d4c0aeaadfcd877cbaf9ad7adc7828e"> 4874</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a8d4c0aeaadfcd877cbaf9ad7adc7828e">DCHPRI7</a>;                                 </div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#afae44bbca4dbe8fa13517fbc57aaf8c1"> 4875</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#afae44bbca4dbe8fa13517fbc57aaf8c1">DCHPRI6</a>;                                 </div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a4bfc2aa5a849643e32da3612393f5b2b"> 4876</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a4bfc2aa5a849643e32da3612393f5b2b">DCHPRI5</a>;                                 </div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a029c117ad9e471dc1a34bc9b2f6c66c6"> 4877</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a029c117ad9e471dc1a34bc9b2f6c66c6">DCHPRI4</a>;                                 </div>
<div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ac88e35951301365fcf3ca39e3f75e018"> 4878</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#ac88e35951301365fcf3ca39e3f75e018">DCHPRI11</a>;                                </div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af2d688b08eb6137ca530abf7b28ad8d3"> 4879</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#af2d688b08eb6137ca530abf7b28ad8d3">DCHPRI10</a>;                                </div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a364959f468d1568b369d5a398ad30551"> 4880</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a364959f468d1568b369d5a398ad30551">DCHPRI9</a>;                                 </div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#aaf35a15b1aeb54e1a1f6806283eef6c2"> 4881</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#aaf35a15b1aeb54e1a1f6806283eef6c2">DCHPRI8</a>;                                 </div>
<div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a7938c3c5e450351844c5c6630a5191b2"> 4882</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a7938c3c5e450351844c5c6630a5191b2">DCHPRI15</a>;                                </div>
<div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af288b352870f7e17dc689a85477818c4"> 4883</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#af288b352870f7e17dc689a85477818c4">DCHPRI14</a>;                                </div>
<div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#aa3206c803f93f959bf68730490eafeac"> 4884</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#aa3206c803f93f959bf68730490eafeac">DCHPRI13</a>;                                </div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a5dd1dc0a32b487c3c6aae50e585fa322"> 4885</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a5dd1dc0a32b487c3c6aae50e585fa322">DCHPRI12</a>;                                </div>
<div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ac298ce8f6e40742ef7731de2ec509717"> 4886</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#ac298ce8f6e40742ef7731de2ec509717">DCHPRI19</a>;                                </div>
<div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a2e20ccb575f500f10ffa207bf927aeaf"> 4887</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a2e20ccb575f500f10ffa207bf927aeaf">DCHPRI18</a>;                                </div>
<div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a4d83e1d73024969feb88d8f3fd56de2e"> 4888</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a4d83e1d73024969feb88d8f3fd56de2e">DCHPRI17</a>;                                </div>
<div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af60c241fd440397566335b20911e600e"> 4889</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#af60c241fd440397566335b20911e600e">DCHPRI16</a>;                                </div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af63f0406db2347f2e2df55ce783726b5"> 4890</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#af63f0406db2347f2e2df55ce783726b5">DCHPRI23</a>;                                </div>
<div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a4a5d6f9d53dc792e4cd280791bdda559"> 4891</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a4a5d6f9d53dc792e4cd280791bdda559">DCHPRI22</a>;                                </div>
<div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a0d6eeca1fee4d374b6e129415925227f"> 4892</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a0d6eeca1fee4d374b6e129415925227f">DCHPRI21</a>;                                </div>
<div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af65c1f3dfc3eb294a30201a49c496aa4"> 4893</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#af65c1f3dfc3eb294a30201a49c496aa4">DCHPRI20</a>;                                </div>
<div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a54750bb00df4679829c608f6ee23dadc"> 4894</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a54750bb00df4679829c608f6ee23dadc">DCHPRI27</a>;                                </div>
<div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af17011bb74643176e41ef82482747d0e"> 4895</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#af17011bb74643176e41ef82482747d0e">DCHPRI26</a>;                                </div>
<div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ad3fdbf296bf5056b5b5cbc525aa2941c"> 4896</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#ad3fdbf296bf5056b5b5cbc525aa2941c">DCHPRI25</a>;                                </div>
<div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#aa7a44ca4d68644b23788b2e8f857245b"> 4897</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#aa7a44ca4d68644b23788b2e8f857245b">DCHPRI24</a>;                                </div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a56a0eb82e4a9a4efbf99c59b6bb61e36"> 4898</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a56a0eb82e4a9a4efbf99c59b6bb61e36">DCHPRI31</a>;                                </div>
<div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#afe8b6945db421c7419c55322aa278565"> 4899</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#afe8b6945db421c7419c55322aa278565">DCHPRI30</a>;                                </div>
<div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a5a09a06fd8ca598627150607ae8c3679"> 4900</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#a5a09a06fd8ca598627150607ae8c3679">DCHPRI29</a>;                                </div>
<div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ae38469ea2957f2187c96c385ff66fa68"> 4901</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a___mem_map.html#ae38469ea2957f2187c96c385ff66fa68">DCHPRI28</a>;                                </div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;  uint8_t RESERVED_6[3808];</div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a2c0415fb23ffb715629c58275c606f4e"> 4904</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a2c0415fb23ffb715629c58275c606f4e">SADDR</a>;                                  </div>
<div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#abbbb3ec6364c286b7db38b8eefb64250"> 4905</a></span>&#160;    uint16_t <a class="code" href="struct_d_m_a___mem_map.html#abbbb3ec6364c286b7db38b8eefb64250">SOFF</a>;                                   </div>
<div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ad79f464644f5998377c1a7f63fdaaa6c"> 4906</a></span>&#160;    uint16_t <a class="code" href="struct_d_m_a___mem_map.html#ad79f464644f5998377c1a7f63fdaaa6c">ATTR</a>;                                   </div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div>
<div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#af959fbf83990ff94c7fa02b545b161c2"> 4908</a></span>&#160;      uint32_t <a class="code" href="struct_d_m_a___mem_map.html#af959fbf83990ff94c7fa02b545b161c2">NBYTES_MLNO</a>;                            </div>
<div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#acee1602a05a1ef894cf13144755ade08"> 4909</a></span>&#160;      uint32_t <a class="code" href="struct_d_m_a___mem_map.html#acee1602a05a1ef894cf13144755ade08">NBYTES_MLOFFNO</a>;                         </div>
<div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#aa99ffa54a462f1c42ea1feb2e5420c73"> 4910</a></span>&#160;      uint32_t <a class="code" href="struct_d_m_a___mem_map.html#aa99ffa54a462f1c42ea1feb2e5420c73">NBYTES_MLOFFYES</a>;                        </div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;    };</div>
<div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a2642aa56631c9a8c9b83ca244f8ce0dd"> 4912</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#a2642aa56631c9a8c9b83ca244f8ce0dd">SLAST</a>;                                  </div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ae2b0e842221342f28893b3399e17cf82"> 4913</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#ae2b0e842221342f28893b3399e17cf82">DADDR</a>;                                  </div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a237b710c96aa2c5455df7ae2fc20f1ec"> 4914</a></span>&#160;    uint16_t <a class="code" href="struct_d_m_a___mem_map.html#a237b710c96aa2c5455df7ae2fc20f1ec">DOFF</a>;                                   </div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a9bb0ed26839d915ea750b157a6f59f7a"> 4916</a></span>&#160;      uint16_t <a class="code" href="struct_d_m_a___mem_map.html#a9bb0ed26839d915ea750b157a6f59f7a">CITER_ELINKNO</a>;                          </div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ac7590f97646d696dcb5082f4060859f0"> 4917</a></span>&#160;      uint16_t <a class="code" href="struct_d_m_a___mem_map.html#ac7590f97646d696dcb5082f4060859f0">CITER_ELINKYES</a>;                         </div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;    };</div>
<div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ace5b1452402cb8cd1863c10b0b8dc8bc"> 4919</a></span>&#160;    uint32_t <a class="code" href="struct_d_m_a___mem_map.html#ace5b1452402cb8cd1863c10b0b8dc8bc">DLAST_SGA</a>;                              </div>
<div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a3acaffbe8a6ec6cf0ba28d9e77a52aca"> 4920</a></span>&#160;    uint16_t <a class="code" href="struct_d_m_a___mem_map.html#a3acaffbe8a6ec6cf0ba28d9e77a52aca">CSR</a>;                                    </div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div>
<div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#ab5a88bd570bf66e4186b2363c84bd015"> 4922</a></span>&#160;      uint16_t <a class="code" href="struct_d_m_a___mem_map.html#ab5a88bd570bf66e4186b2363c84bd015">BITER_ELINKNO</a>;                          </div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="struct_d_m_a___mem_map.html#a352e7d2300de3264c6a49f1ce813e149"> 4923</a></span>&#160;      uint16_t <a class="code" href="struct_d_m_a___mem_map.html#a352e7d2300de3264c6a49f1ce813e149">BITER_ELINKYES</a>;                         </div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;    };</div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;  } TCD[32];</div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_m_a___peripheral.html#ga160c27c95a39a9791079b32fe7e843a1">DMA_MemMapPtr</a>;</div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;</div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;</div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="comment">/* DMA - Register accessors */</span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define DMA_CR_REG(base)                         ((base)-&gt;CR)</span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor">#define DMA_ES_REG(base)                         ((base)-&gt;ES)</span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define DMA_ERQ_REG(base)                        ((base)-&gt;ERQ)</span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define DMA_EEI_REG(base)                        ((base)-&gt;EEI)</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define DMA_CEEI_REG(base)                       ((base)-&gt;CEEI)</span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define DMA_SEEI_REG(base)                       ((base)-&gt;SEEI)</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define DMA_CERQ_REG(base)                       ((base)-&gt;CERQ)</span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define DMA_SERQ_REG(base)                       ((base)-&gt;SERQ)</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define DMA_CDNE_REG(base)                       ((base)-&gt;CDNE)</span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define DMA_SSRT_REG(base)                       ((base)-&gt;SSRT)</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#define DMA_CERR_REG(base)                       ((base)-&gt;CERR)</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define DMA_CINT_REG(base)                       ((base)-&gt;CINT)</span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define DMA_INT_REG(base)                        ((base)-&gt;INT)</span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor">#define DMA_ERR_REG(base)                        ((base)-&gt;ERR)</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define DMA_HRS_REG(base)                        ((base)-&gt;HRS)</span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_REG(base)                    ((base)-&gt;DCHPRI3)</span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_REG(base)                    ((base)-&gt;DCHPRI2)</span></div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_REG(base)                    ((base)-&gt;DCHPRI1)</span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_REG(base)                    ((base)-&gt;DCHPRI0)</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_REG(base)                    ((base)-&gt;DCHPRI7)</span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_REG(base)                    ((base)-&gt;DCHPRI6)</span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_REG(base)                    ((base)-&gt;DCHPRI5)</span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_REG(base)                    ((base)-&gt;DCHPRI4)</span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_REG(base)                   ((base)-&gt;DCHPRI11)</span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_REG(base)                   ((base)-&gt;DCHPRI10)</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_REG(base)                    ((base)-&gt;DCHPRI9)</span></div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_REG(base)                    ((base)-&gt;DCHPRI8)</span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_REG(base)                   ((base)-&gt;DCHPRI15)</span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_REG(base)                   ((base)-&gt;DCHPRI14)</span></div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_REG(base)                   ((base)-&gt;DCHPRI13)</span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_REG(base)                   ((base)-&gt;DCHPRI12)</span></div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_REG(base)                   ((base)-&gt;DCHPRI19)</span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_REG(base)                   ((base)-&gt;DCHPRI18)</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_REG(base)                   ((base)-&gt;DCHPRI17)</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_REG(base)                   ((base)-&gt;DCHPRI16)</span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_REG(base)                   ((base)-&gt;DCHPRI23)</span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_REG(base)                   ((base)-&gt;DCHPRI22)</span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_REG(base)                   ((base)-&gt;DCHPRI21)</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_REG(base)                   ((base)-&gt;DCHPRI20)</span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_REG(base)                   ((base)-&gt;DCHPRI27)</span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_REG(base)                   ((base)-&gt;DCHPRI26)</span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_REG(base)                   ((base)-&gt;DCHPRI25)</span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_REG(base)                   ((base)-&gt;DCHPRI24)</span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_REG(base)                   ((base)-&gt;DCHPRI31)</span></div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_REG(base)                   ((base)-&gt;DCHPRI30)</span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_REG(base)                   ((base)-&gt;DCHPRI29)</span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_REG(base)                   ((base)-&gt;DCHPRI28)</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define DMA_SADDR_REG(base,index)                ((base)-&gt;TCD[index].SADDR)</span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define DMA_SOFF_REG(base,index)                 ((base)-&gt;TCD[index].SOFF)</span></div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define DMA_ATTR_REG(base,index)                 ((base)-&gt;TCD[index].ATTR)</span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_REG(base,index)          ((base)-&gt;TCD[index].NBYTES_MLNO)</span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_REG(base,index)       ((base)-&gt;TCD[index].NBYTES_MLOFFNO)</span></div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_REG(base,index)      ((base)-&gt;TCD[index].NBYTES_MLOFFYES)</span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define DMA_SLAST_REG(base,index)                ((base)-&gt;TCD[index].SLAST)</span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define DMA_DADDR_REG(base,index)                ((base)-&gt;TCD[index].DADDR)</span></div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">#define DMA_DOFF_REG(base,index)                 ((base)-&gt;TCD[index].DOFF)</span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].CITER_ELINKNO)</span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].CITER_ELINKYES)</span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_REG(base,index)            ((base)-&gt;TCD[index].DLAST_SGA)</span></div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">#define DMA_CSR_REG(base,index)                  ((base)-&gt;TCD[index].CSR)</span></div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].BITER_ELINKNO)</span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].BITER_ELINKYES)</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;</div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;</div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="comment">   -- DMA Register Masks</span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;</div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1</span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define DMA_CR_ERGA_MASK                         0x8u</span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define DMA_CR_ERGA_SHIFT                        3</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4</span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5</span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7</span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define DMA_CR_GRP0PRI_MASK                      0x300u</span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define DMA_CR_GRP0PRI_SHIFT                     8</span></div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define DMA_CR_GRP0PRI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_GRP0PRI_SHIFT))&amp;DMA_CR_GRP0PRI_MASK)</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define DMA_CR_GRP1PRI_MASK                      0xC00u</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">#define DMA_CR_GRP1PRI_SHIFT                     10</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define DMA_CR_GRP1PRI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_GRP1PRI_SHIFT))&amp;DMA_CR_GRP1PRI_MASK)</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17</span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="comment">/* ES Bit Fields */</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0</span></div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1</span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2</span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4</span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5</span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6</span></div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7</span></div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0x1F00u</span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8</span></div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#define DMA_ES_GPE_MASK                          0x8000u</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define DMA_ES_GPE_SHIFT                         15</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0</span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1</span></div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2</span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4</span></div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7</span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9</span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11</span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12</span></div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div>
<div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14</span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15</span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ16_MASK                       0x10000u</span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ16_SHIFT                      16</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ17_MASK                       0x20000u</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ17_SHIFT                      17</span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ18_MASK                       0x40000u</span></div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ18_SHIFT                      18</span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ19_MASK                       0x80000u</span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ19_SHIFT                      19</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ20_MASK                       0x100000u</span></div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ20_SHIFT                      20</span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ21_MASK                       0x200000u</span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ21_SHIFT                      21</span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ22_MASK                       0x400000u</span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ22_SHIFT                      22</span></div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ23_MASK                       0x800000u</span></div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ23_SHIFT                      23</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ24_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ24_SHIFT                      24</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ25_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ25_SHIFT                      25</span></div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ26_MASK                       0x4000000u</span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ26_SHIFT                      26</span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ27_MASK                       0x8000000u</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ27_SHIFT                      27</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ28_MASK                       0x10000000u</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ28_SHIFT                      28</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ29_MASK                       0x20000000u</span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ29_SHIFT                      29</span></div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ30_MASK                       0x40000000u</span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ30_SHIFT                      30</span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ31_MASK                       0x80000000u</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ31_SHIFT                      31</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0</span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1</span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3</span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4</span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5</span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6</span></div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7</span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9</span></div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10</span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11</span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12</span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13</span></div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14</span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15</span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI16_MASK                       0x10000u</span></div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI16_SHIFT                      16</span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI17_MASK                       0x20000u</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI17_SHIFT                      17</span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI18_MASK                       0x40000u</span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI18_SHIFT                      18</span></div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI19_MASK                       0x80000u</span></div>
<div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI19_SHIFT                      19</span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI20_MASK                       0x100000u</span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI20_SHIFT                      20</span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI21_MASK                       0x200000u</span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI21_SHIFT                      21</span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI22_MASK                       0x400000u</span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI22_SHIFT                      22</span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI23_MASK                       0x800000u</span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI23_SHIFT                      23</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI24_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI24_SHIFT                      24</span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI25_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI25_SHIFT                      25</span></div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI26_MASK                       0x4000000u</span></div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI26_SHIFT                      26</span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI27_MASK                       0x8000000u</span></div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI27_SHIFT                      27</span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI28_MASK                       0x10000000u</span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI28_SHIFT                      28</span></div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI29_MASK                       0x20000000u</span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI29_SHIFT                      29</span></div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI30_MASK                       0x40000000u</span></div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI30_SHIFT                      30</span></div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI31_MASK                       0x80000000u</span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI31_SHIFT                      31</span></div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0</span></div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6</span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0</span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6</span></div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0</span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6</span></div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0</span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6</span></div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0</span></div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6</span></div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0</span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6</span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0</span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6</span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0x1Fu</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0</span></div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6</span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7</span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="comment">/* INT Bit Fields */</span></div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0</span></div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1</span></div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2</span></div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3</span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4</span></div>
<div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5</span></div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7</span></div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8</span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11</span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define DMA_INT_INT16_MASK                       0x10000u</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define DMA_INT_INT16_SHIFT                      16</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define DMA_INT_INT17_MASK                       0x20000u</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define DMA_INT_INT17_SHIFT                      17</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define DMA_INT_INT18_MASK                       0x40000u</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define DMA_INT_INT18_SHIFT                      18</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define DMA_INT_INT19_MASK                       0x80000u</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define DMA_INT_INT19_SHIFT                      19</span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor">#define DMA_INT_INT20_MASK                       0x100000u</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define DMA_INT_INT20_SHIFT                      20</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define DMA_INT_INT21_MASK                       0x200000u</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor">#define DMA_INT_INT21_SHIFT                      21</span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define DMA_INT_INT22_MASK                       0x400000u</span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define DMA_INT_INT22_SHIFT                      22</span></div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define DMA_INT_INT23_MASK                       0x800000u</span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define DMA_INT_INT23_SHIFT                      23</span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define DMA_INT_INT24_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define DMA_INT_INT24_SHIFT                      24</span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define DMA_INT_INT25_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define DMA_INT_INT25_SHIFT                      25</span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor">#define DMA_INT_INT26_MASK                       0x4000000u</span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define DMA_INT_INT26_SHIFT                      26</span></div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#define DMA_INT_INT27_MASK                       0x8000000u</span></div>
<div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define DMA_INT_INT27_SHIFT                      27</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define DMA_INT_INT28_MASK                       0x10000000u</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define DMA_INT_INT28_SHIFT                      28</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define DMA_INT_INT29_MASK                       0x20000000u</span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define DMA_INT_INT29_SHIFT                      29</span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define DMA_INT_INT30_MASK                       0x40000000u</span></div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define DMA_INT_INT30_SHIFT                      30</span></div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define DMA_INT_INT31_MASK                       0x80000000u</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define DMA_INT_INT31_SHIFT                      31</span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0</span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3</span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4</span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6</span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7</span></div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8</span></div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10</span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11</span></div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14</span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15</span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR16_MASK                       0x10000u</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR16_SHIFT                      16</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR17_MASK                       0x20000u</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR17_SHIFT                      17</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR18_MASK                       0x40000u</span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR18_SHIFT                      18</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR19_MASK                       0x80000u</span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR19_SHIFT                      19</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR20_MASK                       0x100000u</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR20_SHIFT                      20</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR21_MASK                       0x200000u</span></div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR21_SHIFT                      21</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR22_MASK                       0x400000u</span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR22_SHIFT                      22</span></div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR23_MASK                       0x800000u</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR23_SHIFT                      23</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR24_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR24_SHIFT                      24</span></div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR25_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR25_SHIFT                      25</span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR26_MASK                       0x4000000u</span></div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR26_SHIFT                      26</span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR27_MASK                       0x8000000u</span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR27_SHIFT                      27</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR28_MASK                       0x10000000u</span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR28_SHIFT                      28</span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR29_MASK                       0x20000000u</span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR29_SHIFT                      29</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR30_MASK                       0x40000000u</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR30_SHIFT                      30</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR31_MASK                       0x80000000u</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR31_SHIFT                      31</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0</span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2</span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3</span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6</span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8</span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9</span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10</span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11</span></div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12</span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13</span></div>
<div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14</span></div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15</span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS16_MASK                       0x10000u</span></div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS16_SHIFT                      16</span></div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS17_MASK                       0x20000u</span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS17_SHIFT                      17</span></div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS18_MASK                       0x40000u</span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS18_SHIFT                      18</span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS19_MASK                       0x80000u</span></div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS19_SHIFT                      19</span></div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS20_MASK                       0x100000u</span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS20_SHIFT                      20</span></div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS21_MASK                       0x200000u</span></div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS21_SHIFT                      21</span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS22_MASK                       0x400000u</span></div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS22_SHIFT                      22</span></div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS23_MASK                       0x800000u</span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS23_SHIFT                      23</span></div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS24_MASK                       0x1000000u</span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS24_SHIFT                      24</span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS25_MASK                       0x2000000u</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS25_SHIFT                      25</span></div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS26_MASK                       0x4000000u</span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS26_SHIFT                      26</span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS27_MASK                       0x8000000u</span></div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS27_SHIFT                      27</span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS28_MASK                       0x10000000u</span></div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS28_SHIFT                      28</span></div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS29_MASK                       0x20000000u</span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS29_SHIFT                      29</span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS30_MASK                       0x40000000u</span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS30_SHIFT                      30</span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS31_MASK                       0x80000000u</span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS31_SHIFT                      31</span></div>
<div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="comment">/* DCHPRI3 Bit Fields */</span></div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI3_CHPRI_SHIFT))&amp;DMA_DCHPRI3_CHPRI_MASK)</span></div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI3_GRPPRI_SHIFT))&amp;DMA_DCHPRI3_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="comment">/* DCHPRI2 Bit Fields */</span></div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI2_CHPRI_SHIFT))&amp;DMA_DCHPRI2_CHPRI_MASK)</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI2_GRPPRI_SHIFT))&amp;DMA_DCHPRI2_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="comment">/* DCHPRI1 Bit Fields */</span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI1_CHPRI_SHIFT))&amp;DMA_DCHPRI1_CHPRI_MASK)</span></div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI1_GRPPRI_SHIFT))&amp;DMA_DCHPRI1_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="comment">/* DCHPRI0 Bit Fields */</span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI0_CHPRI_SHIFT))&amp;DMA_DCHPRI0_CHPRI_MASK)</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI0_GRPPRI_SHIFT))&amp;DMA_DCHPRI0_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="comment">/* DCHPRI7 Bit Fields */</span></div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI7_CHPRI_SHIFT))&amp;DMA_DCHPRI7_CHPRI_MASK)</span></div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI7_GRPPRI_SHIFT))&amp;DMA_DCHPRI7_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="comment">/* DCHPRI6 Bit Fields */</span></div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI6_CHPRI_SHIFT))&amp;DMA_DCHPRI6_CHPRI_MASK)</span></div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI6_GRPPRI_SHIFT))&amp;DMA_DCHPRI6_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="comment">/* DCHPRI5 Bit Fields */</span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI5_CHPRI_SHIFT))&amp;DMA_DCHPRI5_CHPRI_MASK)</span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI5_GRPPRI_SHIFT))&amp;DMA_DCHPRI5_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="comment">/* DCHPRI4 Bit Fields */</span></div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI4_CHPRI_SHIFT))&amp;DMA_DCHPRI4_CHPRI_MASK)</span></div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI4_GRPPRI_SHIFT))&amp;DMA_DCHPRI4_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="comment">/* DCHPRI11 Bit Fields */</span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI11_CHPRI_SHIFT))&amp;DMA_DCHPRI11_CHPRI_MASK)</span></div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI11_GRPPRI_SHIFT))&amp;DMA_DCHPRI11_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="comment">/* DCHPRI10 Bit Fields */</span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI10_CHPRI_SHIFT))&amp;DMA_DCHPRI10_CHPRI_MASK)</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI10_GRPPRI_SHIFT))&amp;DMA_DCHPRI10_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="comment">/* DCHPRI9 Bit Fields */</span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI9_CHPRI_SHIFT))&amp;DMA_DCHPRI9_CHPRI_MASK)</span></div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI9_GRPPRI_SHIFT))&amp;DMA_DCHPRI9_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="comment">/* DCHPRI8 Bit Fields */</span></div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_MASK                   0xFu</span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_SHIFT                  0</span></div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI8_CHPRI_SHIFT))&amp;DMA_DCHPRI8_CHPRI_MASK)</span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_GRPPRI_MASK                  0x30u</span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_GRPPRI_SHIFT                 4</span></div>
<div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_GRPPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI8_GRPPRI_SHIFT))&amp;DMA_DCHPRI8_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_MASK                     0x40u</span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_SHIFT                    6</span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_MASK                     0x80u</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_SHIFT                    7</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="comment">/* DCHPRI15 Bit Fields */</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI15_CHPRI_SHIFT))&amp;DMA_DCHPRI15_CHPRI_MASK)</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI15_GRPPRI_SHIFT))&amp;DMA_DCHPRI15_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="comment">/* DCHPRI14 Bit Fields */</span></div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI14_CHPRI_SHIFT))&amp;DMA_DCHPRI14_CHPRI_MASK)</span></div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI14_GRPPRI_SHIFT))&amp;DMA_DCHPRI14_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="comment">/* DCHPRI13 Bit Fields */</span></div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI13_CHPRI_SHIFT))&amp;DMA_DCHPRI13_CHPRI_MASK)</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI13_GRPPRI_SHIFT))&amp;DMA_DCHPRI13_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="comment">/* DCHPRI12 Bit Fields */</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI12_CHPRI_SHIFT))&amp;DMA_DCHPRI12_CHPRI_MASK)</span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI12_GRPPRI_SHIFT))&amp;DMA_DCHPRI12_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="comment">/* DCHPRI19 Bit Fields */</span></div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI19_CHPRI_SHIFT))&amp;DMA_DCHPRI19_CHPRI_MASK)</span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI19_GRPPRI_SHIFT))&amp;DMA_DCHPRI19_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="comment">/* DCHPRI18 Bit Fields */</span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI18_CHPRI_SHIFT))&amp;DMA_DCHPRI18_CHPRI_MASK)</span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI18_GRPPRI_SHIFT))&amp;DMA_DCHPRI18_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="comment">/* DCHPRI17 Bit Fields */</span></div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI17_CHPRI_SHIFT))&amp;DMA_DCHPRI17_CHPRI_MASK)</span></div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI17_GRPPRI_SHIFT))&amp;DMA_DCHPRI17_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="comment">/* DCHPRI16 Bit Fields */</span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI16_CHPRI_SHIFT))&amp;DMA_DCHPRI16_CHPRI_MASK)</span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI16_GRPPRI_SHIFT))&amp;DMA_DCHPRI16_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment">/* DCHPRI23 Bit Fields */</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI23_CHPRI_SHIFT))&amp;DMA_DCHPRI23_CHPRI_MASK)</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI23_GRPPRI_SHIFT))&amp;DMA_DCHPRI23_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="comment">/* DCHPRI22 Bit Fields */</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI22_CHPRI_SHIFT))&amp;DMA_DCHPRI22_CHPRI_MASK)</span></div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI22_GRPPRI_SHIFT))&amp;DMA_DCHPRI22_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="comment">/* DCHPRI21 Bit Fields */</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI21_CHPRI_SHIFT))&amp;DMA_DCHPRI21_CHPRI_MASK)</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI21_GRPPRI_SHIFT))&amp;DMA_DCHPRI21_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">/* DCHPRI20 Bit Fields */</span></div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI20_CHPRI_SHIFT))&amp;DMA_DCHPRI20_CHPRI_MASK)</span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI20_GRPPRI_SHIFT))&amp;DMA_DCHPRI20_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="comment">/* DCHPRI27 Bit Fields */</span></div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI27_CHPRI_SHIFT))&amp;DMA_DCHPRI27_CHPRI_MASK)</span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI27_GRPPRI_SHIFT))&amp;DMA_DCHPRI27_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="comment">/* DCHPRI26 Bit Fields */</span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI26_CHPRI_SHIFT))&amp;DMA_DCHPRI26_CHPRI_MASK)</span></div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI26_GRPPRI_SHIFT))&amp;DMA_DCHPRI26_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="comment">/* DCHPRI25 Bit Fields */</span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI25_CHPRI_SHIFT))&amp;DMA_DCHPRI25_CHPRI_MASK)</span></div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI25_GRPPRI_SHIFT))&amp;DMA_DCHPRI25_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="comment">/* DCHPRI24 Bit Fields */</span></div>
<div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI24_CHPRI_SHIFT))&amp;DMA_DCHPRI24_CHPRI_MASK)</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI24_GRPPRI_SHIFT))&amp;DMA_DCHPRI24_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="comment">/* DCHPRI31 Bit Fields */</span></div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI31_CHPRI_SHIFT))&amp;DMA_DCHPRI31_CHPRI_MASK)</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI31_GRPPRI_SHIFT))&amp;DMA_DCHPRI31_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="comment">/* DCHPRI30 Bit Fields */</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI30_CHPRI_SHIFT))&amp;DMA_DCHPRI30_CHPRI_MASK)</span></div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI30_GRPPRI_SHIFT))&amp;DMA_DCHPRI30_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="comment">/* DCHPRI29 Bit Fields */</span></div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI29_CHPRI_SHIFT))&amp;DMA_DCHPRI29_CHPRI_MASK)</span></div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI29_GRPPRI_SHIFT))&amp;DMA_DCHPRI29_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="comment">/* DCHPRI28 Bit Fields */</span></div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_CHPRI_MASK                  0xFu</span></div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_CHPRI_SHIFT                 0</span></div>
<div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI28_CHPRI_SHIFT))&amp;DMA_DCHPRI28_CHPRI_MASK)</span></div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_GRPPRI_MASK                 0x30u</span></div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_GRPPRI_SHIFT                4</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_GRPPRI(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI28_GRPPRI_SHIFT))&amp;DMA_DCHPRI28_GRPPRI_MASK)</span></div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_DPA_MASK                    0x40u</span></div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_DPA_SHIFT                   6</span></div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_ECP_MASK                    0x80u</span></div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28_ECP_SHIFT                   7</span></div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="comment">/* SADDR Bit Fields */</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    0</span></div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SADDR_SADDR_SHIFT))&amp;DMA_SADDR_SADDR_MASK)</span></div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="comment">/* SOFF Bit Fields */</span></div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      0</span></div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_SOFF_SOFF_SHIFT))&amp;DMA_SOFF_SOFF_MASK)</span></div>
<div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="comment">/* ATTR Bit Fields */</span></div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      0x7u</span></div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     0</span></div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DSIZE_SHIFT))&amp;DMA_ATTR_DSIZE_MASK)</span></div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       0xF8u</span></div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      3</span></div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DMOD_SHIFT))&amp;DMA_ATTR_DMOD_MASK)</span></div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      0x700u</span></div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     8</span></div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SSIZE_SHIFT))&amp;DMA_ATTR_SSIZE_MASK)</span></div>
<div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       0xF800u</span></div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      11</span></div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SMOD_SHIFT))&amp;DMA_ATTR_SMOD_MASK)</span></div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment">/* NBYTES_MLNO Bit Fields */</span></div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             0</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="comment">/* NBYTES_MLOFFNO Bit Fields */</span></div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           0x3FFFFFFFu</span></div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          0</span></div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFNO_NBYTES_MASK)</span></div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            0x40000000u</span></div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           30</span></div>
<div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            0x80000000u</span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           31</span></div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment">/* NBYTES_MLOFFYES Bit Fields */</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          0x3FFu</span></div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         0</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFYES_NBYTES_MASK)</span></div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           0x3FFFFC00u</span></div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          10</span></div>
<div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_NBYTES_MLOFFYES_MLOFF_MASK)</span></div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           0x40000000u</span></div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          30</span></div>
<div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           0x80000000u</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          31</span></div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="comment">/* SLAST Bit Fields */</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    0</span></div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SLAST_SLAST_SHIFT))&amp;DMA_SLAST_SLAST_MASK)</span></div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="comment">/* DADDR Bit Fields */</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    0</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DADDR_DADDR_SHIFT))&amp;DMA_DADDR_DADDR_MASK)</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="comment">/* DOFF Bit Fields */</span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      0</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_DOFF_DOFF_SHIFT))&amp;DMA_DOFF_DOFF_MASK)</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="comment">/* CITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             0x7FFFu</span></div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            0</span></div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_CITER_ELINKNO_CITER_MASK)</span></div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             0x8000u</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            15</span></div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="comment">/* CITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            0x1FFu</span></div>
<div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           0</span></div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_CITER_SHIFT))&amp;DMA_CITER_ELINKYES_CITER_MASK)</span></div>
<div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           0x3E00u</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          9</span></div>
<div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_CITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            0x8000u</span></div>
<div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           15</span></div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="comment">/* DLAST_SGA Bit Fields */</span></div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_MASK              0xFFFFFFFFu</span></div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_SHIFT             0</span></div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DLAST_SGA_DLASTSGA_SHIFT))&amp;DMA_DLAST_SGA_DLASTSGA_MASK)</span></div>
<div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define DMA_CSR_START_MASK                       0x1u</span></div>
<div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define DMA_CSR_START_SHIFT                      0</span></div>
<div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    0x2u</span></div>
<div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   1</span></div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     0x4u</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    2</span></div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_MASK                        0x8u</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       3</span></div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_MASK                         0x10u</span></div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        4</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  0x20u</span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 5</span></div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      0x40u</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     6</span></div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_MASK                        0x80u</span></div>
<div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       7</span></div>
<div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 0x1F00u</span></div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                8</span></div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_MAJORLINKCH_SHIFT))&amp;DMA_CSR_MAJORLINKCH_MASK)</span></div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_MASK                         0xC000u</span></div>
<div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        14</span></div>
<div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_BWC_SHIFT))&amp;DMA_CSR_BWC_MASK)</span></div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="comment">/* BITER_ELINKNO Bit Fields */</span></div>
<div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             0x7FFFu</span></div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            0</span></div>
<div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_BITER_ELINKNO_BITER_MASK)</span></div>
<div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             0x8000u</span></div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            15</span></div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="comment">/* BITER_ELINKYES Bit Fields */</span></div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            0x1FFu</span></div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           0</span></div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_BITER_ELINKYES_BITER_MASK)</span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           0x3E00u</span></div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          9</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_BITER_ELINKYES_LINKCH_MASK)</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            0x8000u</span></div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           15</span></div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;</div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;</div>
<div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral.html#ga6997fbc1b1973e9f27170217a3bd6f22"> 5931</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTR                             ((DMA_MemMapPtr)0x40008000u)</span></div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;</div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral.html#gada914e90165e25ae4eeddf5175920e77"> 5933</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA_BASE_PTR }</span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;</div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;</div>
<div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="comment">/* DMA - Register instance definitions */</span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="comment">/* DMA */</span></div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define DMA_CR                                   DMA_CR_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor">#define DMA_ES                                   DMA_ES_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#define DMA_ERQ                                  DMA_ERQ_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor">#define DMA_EEI                                  DMA_EEI_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor">#define DMA_CEEI                                 DMA_CEEI_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="preprocessor">#define DMA_SEEI                                 DMA_SEEI_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#define DMA_CERQ                                 DMA_CERQ_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor">#define DMA_SERQ                                 DMA_SERQ_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define DMA_CDNE                                 DMA_CDNE_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define DMA_SSRT                                 DMA_SSRT_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define DMA_CERR                                 DMA_CERR_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define DMA_CINT                                 DMA_CINT_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define DMA_INT                                  DMA_INT_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#define DMA_ERR                                  DMA_ERR_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define DMA_HRS                                  DMA_HRS_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor">#define DMA_DCHPRI3                              DMA_DCHPRI3_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define DMA_DCHPRI2                              DMA_DCHPRI2_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define DMA_DCHPRI1                              DMA_DCHPRI1_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor">#define DMA_DCHPRI0                              DMA_DCHPRI0_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor">#define DMA_DCHPRI7                              DMA_DCHPRI7_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define DMA_DCHPRI6                              DMA_DCHPRI6_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="preprocessor">#define DMA_DCHPRI5                              DMA_DCHPRI5_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define DMA_DCHPRI4                              DMA_DCHPRI4_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define DMA_DCHPRI11                             DMA_DCHPRI11_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define DMA_DCHPRI10                             DMA_DCHPRI10_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define DMA_DCHPRI9                              DMA_DCHPRI9_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define DMA_DCHPRI8                              DMA_DCHPRI8_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define DMA_DCHPRI15                             DMA_DCHPRI15_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define DMA_DCHPRI14                             DMA_DCHPRI14_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">#define DMA_DCHPRI13                             DMA_DCHPRI13_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define DMA_DCHPRI12                             DMA_DCHPRI12_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define DMA_DCHPRI19                             DMA_DCHPRI19_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define DMA_DCHPRI18                             DMA_DCHPRI18_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define DMA_DCHPRI17                             DMA_DCHPRI17_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define DMA_DCHPRI16                             DMA_DCHPRI16_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define DMA_DCHPRI23                             DMA_DCHPRI23_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="preprocessor">#define DMA_DCHPRI22                             DMA_DCHPRI22_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define DMA_DCHPRI21                             DMA_DCHPRI21_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define DMA_DCHPRI20                             DMA_DCHPRI20_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define DMA_DCHPRI27                             DMA_DCHPRI27_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define DMA_DCHPRI26                             DMA_DCHPRI26_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define DMA_DCHPRI25                             DMA_DCHPRI25_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define DMA_DCHPRI24                             DMA_DCHPRI24_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define DMA_DCHPRI31                             DMA_DCHPRI31_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define DMA_DCHPRI30                             DMA_DCHPRI30_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define DMA_DCHPRI29                             DMA_DCHPRI29_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define DMA_DCHPRI28                             DMA_DCHPRI28_REG(DMA_BASE_PTR)</span></div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define DMA_TCD0_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor">#define DMA_TCD0_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor">#define DMA_TCD0_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define DMA_TCD0_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define DMA_TCD0_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define DMA_TCD0_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define DMA_TCD0_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define DMA_TCD0_CSR                             DMA_CSR_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,0)</span></div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define DMA_TCD1_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define DMA_TCD1_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define DMA_TCD1_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define DMA_TCD1_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#define DMA_TCD1_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">#define DMA_TCD1_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define DMA_TCD1_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define DMA_TCD1_CSR                             DMA_CSR_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,1)</span></div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define DMA_TCD2_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define DMA_TCD2_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define DMA_TCD2_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define DMA_TCD2_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define DMA_TCD2_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">#define DMA_TCD2_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#define DMA_TCD2_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define DMA_TCD2_CSR                             DMA_CSR_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,2)</span></div>
<div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="preprocessor">#define DMA_TCD3_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define DMA_TCD3_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define DMA_TCD3_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor">#define DMA_TCD3_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define DMA_TCD3_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor">#define DMA_TCD3_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define DMA_TCD3_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="preprocessor">#define DMA_TCD3_CSR                             DMA_CSR_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,3)</span></div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#define DMA_TCD4_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define DMA_TCD4_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define DMA_TCD4_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">#define DMA_TCD4_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define DMA_TCD4_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define DMA_TCD4_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define DMA_TCD4_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define DMA_TCD4_CSR                             DMA_CSR_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,4)</span></div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define DMA_TCD5_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define DMA_TCD5_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="preprocessor">#define DMA_TCD5_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define DMA_TCD5_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define DMA_TCD5_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define DMA_TCD5_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define DMA_TCD5_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor">#define DMA_TCD5_CSR                             DMA_CSR_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,5)</span></div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define DMA_TCD6_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define DMA_TCD6_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define DMA_TCD6_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define DMA_TCD6_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define DMA_TCD6_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor">#define DMA_TCD6_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor">#define DMA_TCD6_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define DMA_TCD6_CSR                             DMA_CSR_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,6)</span></div>
<div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define DMA_TCD7_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor">#define DMA_TCD7_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define DMA_TCD7_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor">#define DMA_TCD7_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define DMA_TCD7_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor">#define DMA_TCD7_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define DMA_TCD7_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define DMA_TCD7_CSR                             DMA_CSR_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,7)</span></div>
<div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define DMA_TCD8_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define DMA_TCD8_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define DMA_TCD8_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="preprocessor">#define DMA_TCD8_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor">#define DMA_TCD8_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor">#define DMA_TCD8_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define DMA_TCD8_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#define DMA_TCD8_CSR                             DMA_CSR_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,8)</span></div>
<div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor">#define DMA_TCD9_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#define DMA_TCD9_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#define DMA_TCD9_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#define DMA_TCD9_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define DMA_TCD9_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define DMA_TCD9_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define DMA_TCD9_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#define DMA_TCD9_CSR                             DMA_CSR_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,9)</span></div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="preprocessor">#define DMA_TCD10_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define DMA_TCD10_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define DMA_TCD10_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define DMA_TCD10_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="preprocessor">#define DMA_TCD10_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor">#define DMA_TCD10_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define DMA_TCD10_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define DMA_TCD10_CSR                            DMA_CSR_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,10)</span></div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define DMA_TCD11_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define DMA_TCD11_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define DMA_TCD11_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define DMA_TCD11_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define DMA_TCD11_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define DMA_TCD11_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define DMA_TCD11_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define DMA_TCD11_CSR                            DMA_CSR_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,11)</span></div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define DMA_TCD12_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define DMA_TCD12_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define DMA_TCD12_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define DMA_TCD12_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define DMA_TCD12_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">#define DMA_TCD12_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define DMA_TCD12_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define DMA_TCD12_CSR                            DMA_CSR_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,12)</span></div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define DMA_TCD13_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define DMA_TCD13_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define DMA_TCD13_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define DMA_TCD13_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define DMA_TCD13_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define DMA_TCD13_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define DMA_TCD13_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define DMA_TCD13_CSR                            DMA_CSR_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,13)</span></div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define DMA_TCD14_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define DMA_TCD14_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define DMA_TCD14_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define DMA_TCD14_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define DMA_TCD14_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define DMA_TCD14_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define DMA_TCD14_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define DMA_TCD14_CSR                            DMA_CSR_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,14)</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define DMA_TCD15_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor">#define DMA_TCD15_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define DMA_TCD15_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define DMA_TCD15_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define DMA_TCD15_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">#define DMA_TCD15_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define DMA_TCD15_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#define DMA_TCD15_CSR                            DMA_CSR_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,15)</span></div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor">#define DMA_TCD16_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define DMA_TCD16_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define DMA_TCD16_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define DMA_TCD16_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define DMA_TCD16_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define DMA_TCD16_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define DMA_TCD16_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define DMA_TCD16_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define DMA_TCD16_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define DMA_TCD16_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define DMA_TCD16_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define DMA_TCD16_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define DMA_TCD16_CSR                            DMA_CSR_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define DMA_TCD16_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define DMA_TCD16_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,16)</span></div>
<div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">#define DMA_TCD17_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define DMA_TCD17_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define DMA_TCD17_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define DMA_TCD17_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define DMA_TCD17_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define DMA_TCD17_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define DMA_TCD17_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define DMA_TCD17_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define DMA_TCD17_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define DMA_TCD17_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define DMA_TCD17_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">#define DMA_TCD17_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define DMA_TCD17_CSR                            DMA_CSR_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">#define DMA_TCD17_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define DMA_TCD17_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,17)</span></div>
<div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor">#define DMA_TCD18_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor">#define DMA_TCD18_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">#define DMA_TCD18_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define DMA_TCD18_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="preprocessor">#define DMA_TCD18_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor">#define DMA_TCD18_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define DMA_TCD18_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="preprocessor">#define DMA_TCD18_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define DMA_TCD18_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define DMA_TCD18_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define DMA_TCD18_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define DMA_TCD18_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define DMA_TCD18_CSR                            DMA_CSR_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define DMA_TCD18_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define DMA_TCD18_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,18)</span></div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define DMA_TCD19_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">#define DMA_TCD19_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define DMA_TCD19_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define DMA_TCD19_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define DMA_TCD19_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define DMA_TCD19_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define DMA_TCD19_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define DMA_TCD19_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define DMA_TCD19_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define DMA_TCD19_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor">#define DMA_TCD19_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define DMA_TCD19_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define DMA_TCD19_CSR                            DMA_CSR_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define DMA_TCD19_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor">#define DMA_TCD19_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,19)</span></div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor">#define DMA_TCD20_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define DMA_TCD20_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define DMA_TCD20_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor">#define DMA_TCD20_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">#define DMA_TCD20_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define DMA_TCD20_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">#define DMA_TCD20_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor">#define DMA_TCD20_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor">#define DMA_TCD20_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define DMA_TCD20_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="preprocessor">#define DMA_TCD20_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">#define DMA_TCD20_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define DMA_TCD20_CSR                            DMA_CSR_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define DMA_TCD20_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define DMA_TCD20_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,20)</span></div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define DMA_TCD21_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">#define DMA_TCD21_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define DMA_TCD21_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor">#define DMA_TCD21_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define DMA_TCD21_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor">#define DMA_TCD21_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor">#define DMA_TCD21_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#define DMA_TCD21_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define DMA_TCD21_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define DMA_TCD21_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define DMA_TCD21_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">#define DMA_TCD21_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define DMA_TCD21_CSR                            DMA_CSR_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define DMA_TCD21_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define DMA_TCD21_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,21)</span></div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">#define DMA_TCD22_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define DMA_TCD22_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">#define DMA_TCD22_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define DMA_TCD22_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define DMA_TCD22_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">#define DMA_TCD22_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor">#define DMA_TCD22_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define DMA_TCD22_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">#define DMA_TCD22_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor">#define DMA_TCD22_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define DMA_TCD22_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define DMA_TCD22_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">#define DMA_TCD22_CSR                            DMA_CSR_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">#define DMA_TCD22_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="preprocessor">#define DMA_TCD22_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,22)</span></div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">#define DMA_TCD23_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define DMA_TCD23_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define DMA_TCD23_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define DMA_TCD23_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define DMA_TCD23_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define DMA_TCD23_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define DMA_TCD23_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#define DMA_TCD23_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor">#define DMA_TCD23_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define DMA_TCD23_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define DMA_TCD23_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor">#define DMA_TCD23_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define DMA_TCD23_CSR                            DMA_CSR_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define DMA_TCD23_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor">#define DMA_TCD23_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,23)</span></div>
<div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define DMA_TCD24_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define DMA_TCD24_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define DMA_TCD24_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor">#define DMA_TCD24_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor">#define DMA_TCD24_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor">#define DMA_TCD24_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define DMA_TCD24_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define DMA_TCD24_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">#define DMA_TCD24_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define DMA_TCD24_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define DMA_TCD24_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">#define DMA_TCD24_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor">#define DMA_TCD24_CSR                            DMA_CSR_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor">#define DMA_TCD24_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor">#define DMA_TCD24_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,24)</span></div>
<div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor">#define DMA_TCD25_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define DMA_TCD25_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="preprocessor">#define DMA_TCD25_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define DMA_TCD25_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define DMA_TCD25_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">#define DMA_TCD25_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor">#define DMA_TCD25_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define DMA_TCD25_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define DMA_TCD25_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">#define DMA_TCD25_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define DMA_TCD25_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">#define DMA_TCD25_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor">#define DMA_TCD25_CSR                            DMA_CSR_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">#define DMA_TCD25_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor">#define DMA_TCD25_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,25)</span></div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define DMA_TCD26_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define DMA_TCD26_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor">#define DMA_TCD26_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor">#define DMA_TCD26_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define DMA_TCD26_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor">#define DMA_TCD26_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor">#define DMA_TCD26_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define DMA_TCD26_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor">#define DMA_TCD26_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="preprocessor">#define DMA_TCD26_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define DMA_TCD26_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="preprocessor">#define DMA_TCD26_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor">#define DMA_TCD26_CSR                            DMA_CSR_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define DMA_TCD26_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">#define DMA_TCD26_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,26)</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#define DMA_TCD27_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define DMA_TCD27_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="preprocessor">#define DMA_TCD27_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="preprocessor">#define DMA_TCD27_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor">#define DMA_TCD27_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define DMA_TCD27_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">#define DMA_TCD27_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define DMA_TCD27_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define DMA_TCD27_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define DMA_TCD27_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define DMA_TCD27_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#define DMA_TCD27_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">#define DMA_TCD27_CSR                            DMA_CSR_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">#define DMA_TCD27_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="preprocessor">#define DMA_TCD27_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,27)</span></div>
<div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="preprocessor">#define DMA_TCD28_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="preprocessor">#define DMA_TCD28_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor">#define DMA_TCD28_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define DMA_TCD28_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">#define DMA_TCD28_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define DMA_TCD28_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor">#define DMA_TCD28_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="preprocessor">#define DMA_TCD28_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor">#define DMA_TCD28_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">#define DMA_TCD28_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor">#define DMA_TCD28_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define DMA_TCD28_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define DMA_TCD28_CSR                            DMA_CSR_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define DMA_TCD28_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define DMA_TCD28_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,28)</span></div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define DMA_TCD29_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define DMA_TCD29_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define DMA_TCD29_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define DMA_TCD29_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">#define DMA_TCD29_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">#define DMA_TCD29_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">#define DMA_TCD29_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">#define DMA_TCD29_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">#define DMA_TCD29_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="preprocessor">#define DMA_TCD29_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define DMA_TCD29_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor">#define DMA_TCD29_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="preprocessor">#define DMA_TCD29_CSR                            DMA_CSR_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">#define DMA_TCD29_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor">#define DMA_TCD29_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,29)</span></div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define DMA_TCD30_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="preprocessor">#define DMA_TCD30_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor">#define DMA_TCD30_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">#define DMA_TCD30_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">#define DMA_TCD30_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define DMA_TCD30_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define DMA_TCD30_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define DMA_TCD30_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define DMA_TCD30_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define DMA_TCD30_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define DMA_TCD30_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define DMA_TCD30_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define DMA_TCD30_CSR                            DMA_CSR_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define DMA_TCD30_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define DMA_TCD30_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,30)</span></div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define DMA_TCD31_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define DMA_TCD31_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define DMA_TCD31_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor">#define DMA_TCD31_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define DMA_TCD31_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define DMA_TCD31_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define DMA_TCD31_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define DMA_TCD31_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define DMA_TCD31_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define DMA_TCD31_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor">#define DMA_TCD31_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define DMA_TCD31_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define DMA_TCD31_CSR                            DMA_CSR_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#define DMA_TCD31_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define DMA_TCD31_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,31)</span></div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;</div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="comment">/* DMA - Register array accessors */</span></div>
<div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define DMA_SADDR(index)                         DMA_SADDR_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define DMA_SOFF(index)                          DMA_SOFF_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define DMA_ATTR(index)                          DMA_ATTR_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO(index)                   DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO(index)                DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES(index)               DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define DMA_SLAST(index)                         DMA_SLAST_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#define DMA_DADDR(index)                         DMA_DADDR_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define DMA_DOFF(index)                          DMA_DOFF_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO(index)                 DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES(index)                DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA(index)                     DMA_DLAST_SGA_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define DMA_CSR(index)                           DMA_CSR_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO(index)                 DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES(index)                DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,index)</span></div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;</div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160; <span class="comment">/* end of group DMA_Peripheral */</span></div>
<div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;</div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;</div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="comment">   -- DMAMUX</span></div>
<div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;</div>
<div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___mem_map.html"> 6512</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a_m_u_x___mem_map.html">DMAMUX_MemMap</a> {</div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___mem_map.html#a7ba04adde18230ace5b01e6b01725638"> 6513</a></span>&#160;  uint8_t <a class="code" href="struct_d_m_a_m_u_x___mem_map.html#a7ba04adde18230ace5b01e6b01725638">CHCFG</a>[16];                               </div>
<div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_m_a_m_u_x___peripheral.html#ga736ab5b1ed284b3b4fdb63010a576777">DMAMUX_MemMapPtr</a>;</div>
<div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;</div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;</div>
<div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="comment">/* DMAMUX - Register accessors */</span></div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_REG(base,index)             ((base)-&gt;CHCFG[index])</span></div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;</div>
<div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;</div>
<div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div>
<div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;</div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div>
<div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div>
<div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div>
<div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div>
<div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div>
<div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div>
<div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div>
<div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;</div>
<div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;</div>
<div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral.html#ga403b61d306820e4e1113c636300004a3"> 6559</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE_PTR                         ((DMAMUX_MemMapPtr)0x40021000u)</span></div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;</div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral.html#gad6b43366c6448bd157f17be565d8e1f3"> 6561</a></span>&#160;<span class="preprocessor">#define DMAMUX1_BASE_PTR                         ((DMAMUX_MemMapPtr)0x40022000u)</span></div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;</div>
<div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral.html#gaad218c12978071501dc2899f0624de4b"> 6563</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX0_BASE_PTR, DMAMUX1_BASE_PTR }</span></div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;</div>
<div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div>
<div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;</div>
<div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="comment">/* DMAMUX - Register instance definitions */</span></div>
<div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="comment">/* DMAMUX0 */</span></div>
<div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG0                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,0)</span></div>
<div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG1                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,1)</span></div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG2                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,2)</span></div>
<div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG3                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,3)</span></div>
<div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG4                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,4)</span></div>
<div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG5                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,5)</span></div>
<div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG6                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,6)</span></div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG7                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,7)</span></div>
<div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG8                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,8)</span></div>
<div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG9                           DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,9)</span></div>
<div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG10                          DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,10)</span></div>
<div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG11                          DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,11)</span></div>
<div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG12                          DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,12)</span></div>
<div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG13                          DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,13)</span></div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG14                          DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,14)</span></div>
<div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG15                          DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,15)</span></div>
<div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="comment">/* DMAMUX1 */</span></div>
<div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG0                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,0)</span></div>
<div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG1                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,1)</span></div>
<div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG2                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,2)</span></div>
<div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG3                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,3)</span></div>
<div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG4                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,4)</span></div>
<div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG5                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,5)</span></div>
<div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG6                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,6)</span></div>
<div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG7                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,7)</span></div>
<div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG8                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,8)</span></div>
<div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG9                           DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,9)</span></div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG10                          DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,10)</span></div>
<div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG11                          DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,11)</span></div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG12                          DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,12)</span></div>
<div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG13                          DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,13)</span></div>
<div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG14                          DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,14)</span></div>
<div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG15                          DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,15)</span></div>
<div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;</div>
<div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="comment">/* DMAMUX - Register array accessors */</span></div>
<div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG(index)                     DMAMUX_CHCFG_REG(DMAMUX0_BASE_PTR,index)</span></div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define DMAMUX1_CHCFG(index)                     DMAMUX_CHCFG_REG(DMAMUX1_BASE_PTR,index)</span></div>
<div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;</div>
<div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral */</span></div>
<div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;</div>
<div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;</div>
<div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="comment">   -- DWT</span></div>
<div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;</div>
<div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html"> 6635</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_w_t___mem_map.html">DWT_MemMap</a> {</div>
<div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#ab3581abb33e428126e7ec339e66514e4"> 6636</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#ab3581abb33e428126e7ec339e66514e4">CTRL</a>;                                   </div>
<div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#adf38ec6a1c7381ff5e894b4f2fc2af1e"> 6637</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#adf38ec6a1c7381ff5e894b4f2fc2af1e">CYCCNT</a>;                                 </div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#ad09ed41fc08aebfa2c29e217afcf9a93"> 6638</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#ad09ed41fc08aebfa2c29e217afcf9a93">CPICNT</a>;                                 </div>
<div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#ae76c95a5c70db8790d92dbf9e404e3aa"> 6639</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#ae76c95a5c70db8790d92dbf9e404e3aa">EXCCNT</a>;                                 </div>
<div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a0c31354b6fe3f3dd79bc5b768bea4f46"> 6640</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a0c31354b6fe3f3dd79bc5b768bea4f46">SLEEPCNT</a>;                               </div>
<div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a748bc2765a5d7f9813e099dcfdf55980"> 6641</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a748bc2765a5d7f9813e099dcfdf55980">LSUCNT</a>;                                 </div>
<div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a74e31352303671690d8a8e173fae836e"> 6642</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a74e31352303671690d8a8e173fae836e">FOLDCNT</a>;                                </div>
<div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a58d461cd26674ff3bce87778c4b54164"> 6643</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a58d461cd26674ff3bce87778c4b54164">PCSR</a>;                                   </div>
<div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div>
<div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#ae10b19c1d610d27a71a1dc34a84a0e60"> 6645</a></span>&#160;    uint32_t <a class="code" href="struct_d_w_t___mem_map.html#ae10b19c1d610d27a71a1dc34a84a0e60">COMP</a>;                                   </div>
<div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a34e5e25a9ec81fc61eca09c6d6adadfa"> 6646</a></span>&#160;    uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a34e5e25a9ec81fc61eca09c6d6adadfa">MASK</a>;                                   </div>
<div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#ad60c09cefe311e7809d9a57fad402f5c"> 6647</a></span>&#160;    uint32_t <a class="code" href="struct_d_w_t___mem_map.html#ad60c09cefe311e7809d9a57fad402f5c">FUNCTION</a>;                               </div>
<div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;    uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;  } COMPARATOR[4];</div>
<div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;  uint8_t RESERVED_0[3952];</div>
<div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a6479f3227be2bba4bd2784301f522723"> 6651</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a6479f3227be2bba4bd2784301f522723">PID4</a>;                                   </div>
<div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a8b21a1c5290151d5474deb51c391b85b"> 6652</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a8b21a1c5290151d5474deb51c391b85b">PID5</a>;                                   </div>
<div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a7c3faa2d806e506a32d9d3283e3717c2"> 6653</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a7c3faa2d806e506a32d9d3283e3717c2">PID6</a>;                                   </div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#af0158099ec07706eef6138a50643e1c8"> 6654</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#af0158099ec07706eef6138a50643e1c8">PID7</a>;                                   </div>
<div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a822de5f73ae889eaedbe7ae65428b786"> 6655</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a822de5f73ae889eaedbe7ae65428b786">PID0</a>;                                   </div>
<div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a3f93dbcfbf07c35986c4d989c0bde40e"> 6656</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a3f93dbcfbf07c35986c4d989c0bde40e">PID1</a>;                                   </div>
<div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a3feefc504238282fa83875bb6c754fd0"> 6657</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a3feefc504238282fa83875bb6c754fd0">PID2</a>;                                   </div>
<div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a121e1947f3f7b40e9dd704fe35cd39d2"> 6658</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a121e1947f3f7b40e9dd704fe35cd39d2">PID3</a>;                                   </div>
<div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#aff62932c622d7a014e1a9be6c1ead135"> 6659</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#aff62932c622d7a014e1a9be6c1ead135">CID0</a>;                                   </div>
<div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a023bb3d410c13c5bd75ed9aedb0aed98"> 6660</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a023bb3d410c13c5bd75ed9aedb0aed98">CID1</a>;                                   </div>
<div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#a79b7746489031d3b49004e1b2c400501"> 6661</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#a79b7746489031d3b49004e1b2c400501">CID2</a>;                                   </div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="struct_d_w_t___mem_map.html#af719ff30fb65a86a545f97f5b556e0b9"> 6662</a></span>&#160;  uint32_t <a class="code" href="struct_d_w_t___mem_map.html#af719ff30fb65a86a545f97f5b556e0b9">CID3</a>;                                   </div>
<div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_w_t___peripheral.html#ga8a09a1b28d871c18ae8c69f67af6d573">DWT_MemMapPtr</a>;</div>
<div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;</div>
<div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="comment">   -- DWT - Register accessor macros</span></div>
<div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;</div>
<div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="comment">/* DWT - Register accessors */</span></div>
<div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#define DWT_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div>
<div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#define DWT_CYCCNT_REG(base)                     ((base)-&gt;CYCCNT)</span></div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define DWT_CPICNT_REG(base)                     ((base)-&gt;CPICNT)</span></div>
<div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#define DWT_EXCCNT_REG(base)                     ((base)-&gt;EXCCNT)</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_REG(base)                   ((base)-&gt;SLEEPCNT)</span></div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define DWT_LSUCNT_REG(base)                     ((base)-&gt;LSUCNT)</span></div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_REG(base)                    ((base)-&gt;FOLDCNT)</span></div>
<div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor">#define DWT_PCSR_REG(base)                       ((base)-&gt;PCSR)</span></div>
<div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define DWT_COMP_REG(base,index)                 ((base)-&gt;COMPARATOR[index].COMP)</span></div>
<div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define DWT_MASK_REG(base,index)                 ((base)-&gt;COMPARATOR[index].MASK)</span></div>
<div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_REG(base,index)             ((base)-&gt;COMPARATOR[index].FUNCTION)</span></div>
<div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define DWT_PID4_REG(base)                       ((base)-&gt;PID4)</span></div>
<div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor">#define DWT_PID5_REG(base)                       ((base)-&gt;PID5)</span></div>
<div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="preprocessor">#define DWT_PID6_REG(base)                       ((base)-&gt;PID6)</span></div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define DWT_PID7_REG(base)                       ((base)-&gt;PID7)</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define DWT_PID0_REG(base)                       ((base)-&gt;PID0)</span></div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor">#define DWT_PID1_REG(base)                       ((base)-&gt;PID1)</span></div>
<div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define DWT_PID2_REG(base)                       ((base)-&gt;PID2)</span></div>
<div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define DWT_PID3_REG(base)                       ((base)-&gt;PID3)</span></div>
<div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define DWT_CID0_REG(base)                       ((base)-&gt;CID0)</span></div>
<div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define DWT_CID1_REG(base)                       ((base)-&gt;CID1)</span></div>
<div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="preprocessor">#define DWT_CID2_REG(base)                       ((base)-&gt;CID2)</span></div>
<div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define DWT_CID3_REG(base)                       ((base)-&gt;CID3)</span></div>
<div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160; <span class="comment">/* end of group DWT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;</div>
<div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;</div>
<div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="comment">   -- DWT Register Masks</span></div>
<div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160; <span class="comment">/* end of group DWT_Register_Masks */</span></div>
<div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;</div>
<div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;</div>
<div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="comment">/* DWT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___d_w_t___peripheral.html#ga3b46dfb2ea7946c6938028d879c82cb1"> 6722</a></span>&#160;<span class="preprocessor">#define DWT_BASE_PTR                             ((DWT_MemMapPtr)0xE0001000u)</span></div>
<div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;</div>
<div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___d_w_t___peripheral.html#ga606d55285f2df3c4bb43272ec842b475"> 6724</a></span>&#160;<span class="preprocessor">#define DWT_BASE_PTRS                            { DWT_BASE_PTR }</span></div>
<div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;</div>
<div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="comment">   -- DWT - Register accessor macros</span></div>
<div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;</div>
<div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="comment">/* DWT - Register instance definitions */</span></div>
<div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="comment">/* DWT */</span></div>
<div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define DWT_CTRL                                 DWT_CTRL_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="preprocessor">#define DWT_CYCCNT                               DWT_CYCCNT_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define DWT_CPICNT                               DWT_CPICNT_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define DWT_EXCCNT                               DWT_EXCCNT_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT                             DWT_SLEEPCNT_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define DWT_LSUCNT                               DWT_LSUCNT_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define DWT_FOLDCNT                              DWT_FOLDCNT_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="preprocessor">#define DWT_PCSR                                 DWT_PCSR_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define DWT_COMP0                                DWT_COMP_REG(DWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="preprocessor">#define DWT_MASK0                                DWT_MASK_REG(DWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="preprocessor">#define DWT_FUNCTION0                            DWT_FUNCTION_REG(DWT_BASE_PTR,0)</span></div>
<div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">#define DWT_COMP1                                DWT_COMP_REG(DWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="preprocessor">#define DWT_MASK1                                DWT_MASK_REG(DWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="preprocessor">#define DWT_FUNCTION1                            DWT_FUNCTION_REG(DWT_BASE_PTR,1)</span></div>
<div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="preprocessor">#define DWT_COMP2                                DWT_COMP_REG(DWT_BASE_PTR,2)</span></div>
<div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="preprocessor">#define DWT_MASK2                                DWT_MASK_REG(DWT_BASE_PTR,2)</span></div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define DWT_FUNCTION2                            DWT_FUNCTION_REG(DWT_BASE_PTR,2)</span></div>
<div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor">#define DWT_COMP3                                DWT_COMP_REG(DWT_BASE_PTR,3)</span></div>
<div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor">#define DWT_MASK3                                DWT_MASK_REG(DWT_BASE_PTR,3)</span></div>
<div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="preprocessor">#define DWT_FUNCTION3                            DWT_FUNCTION_REG(DWT_BASE_PTR,3)</span></div>
<div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor">#define DWT_PID4                                 DWT_PID4_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor">#define DWT_PID5                                 DWT_PID5_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="preprocessor">#define DWT_PID6                                 DWT_PID6_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="preprocessor">#define DWT_PID7                                 DWT_PID7_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="preprocessor">#define DWT_PID0                                 DWT_PID0_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="preprocessor">#define DWT_PID1                                 DWT_PID1_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor">#define DWT_PID2                                 DWT_PID2_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor">#define DWT_PID3                                 DWT_PID3_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">#define DWT_CID0                                 DWT_CID0_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor">#define DWT_CID1                                 DWT_CID1_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define DWT_CID2                                 DWT_CID2_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define DWT_CID3                                 DWT_CID3_REG(DWT_BASE_PTR)</span></div>
<div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;</div>
<div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="comment">/* DWT - Register array accessors */</span></div>
<div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define DWT_COMP(index)                          DWT_COMP_REG(DWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor">#define DWT_MASK(index)                          DWT_MASK_REG(DWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define DWT_FUNCTION(index)                      DWT_FUNCTION_REG(DWT_BASE_PTR,index)</span></div>
<div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160; <span class="comment">/* end of group DWT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;</div>
<div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160; <span class="comment">/* end of group DWT_Peripheral */</span></div>
<div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;</div>
<div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;</div>
<div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="comment">   -- ENET</span></div>
<div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;</div>
<div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html"> 6796</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_n_e_t___mem_map.html">ENET_MemMap</a> {</div>
<div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a29d8a8af55bce6f1482fc85b39ead867"> 6798</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a29d8a8af55bce6f1482fc85b39ead867">EIR</a>;                                    </div>
<div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#afc82bb113d2a15c34b9704d14d52bde7"> 6799</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#afc82bb113d2a15c34b9704d14d52bde7">EIMR</a>;                                   </div>
<div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;  uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ac81db3c26b1cda460f57d07a6ec530e8"> 6801</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ac81db3c26b1cda460f57d07a6ec530e8">RDAR</a>;                                   </div>
<div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#abc933198128768f22ed4f8acec589c2f"> 6802</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#abc933198128768f22ed4f8acec589c2f">TDAR</a>;                                   </div>
<div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;  uint8_t RESERVED_2[12];</div>
<div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#acecfb77364c642e2f4c404101154b84e"> 6804</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#acecfb77364c642e2f4c404101154b84e">ECR</a>;                                    </div>
<div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;  uint8_t RESERVED_3[24];</div>
<div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a588920cf00b8cf33e91b9a1fe5ce04ef"> 6806</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a588920cf00b8cf33e91b9a1fe5ce04ef">MMFR</a>;                                   </div>
<div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a635a1d1269e342c592757d49b5073507"> 6807</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a635a1d1269e342c592757d49b5073507">MSCR</a>;                                   </div>
<div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;  uint8_t RESERVED_4[28];</div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ab857a4b0f285d775c06ab7cf96d96f26"> 6809</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ab857a4b0f285d775c06ab7cf96d96f26">MIBC</a>;                                   </div>
<div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;  uint8_t RESERVED_5[28];</div>
<div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a407f506f97473861cf0d5ef5a4649c02"> 6811</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a407f506f97473861cf0d5ef5a4649c02">RCR</a>;                                    </div>
<div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;  uint8_t RESERVED_6[60];</div>
<div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ab9bb7ecf57ffae10f969d3771994d87e"> 6813</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ab9bb7ecf57ffae10f969d3771994d87e">TCR</a>;                                    </div>
<div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;  uint8_t RESERVED_7[28];</div>
<div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aeb3539c7a6972f6d038cf191a2aa6c5b"> 6815</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aeb3539c7a6972f6d038cf191a2aa6c5b">PALR</a>;                                   </div>
<div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ab22b035762a3a6af6b1ac7f64803f771"> 6816</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ab22b035762a3a6af6b1ac7f64803f771">PAUR</a>;                                   </div>
<div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a36b7b64453feb7e43806d56ae666f152"> 6817</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a36b7b64453feb7e43806d56ae666f152">OPD</a>;                                    </div>
<div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;  uint8_t RESERVED_8[40];</div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a78ae9799517092522b6fc5da4c66370a"> 6819</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a78ae9799517092522b6fc5da4c66370a">IAUR</a>;                                   </div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a335c5db5d82d1fa32d63ab09d1e81a9f"> 6820</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a335c5db5d82d1fa32d63ab09d1e81a9f">IALR</a>;                                   </div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a3806bd6a5c25e5430abb853b48598b4e"> 6821</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a3806bd6a5c25e5430abb853b48598b4e">GAUR</a>;                                   </div>
<div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a66dd66dae8c45fd2658eec6ea05dd7dd"> 6822</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a66dd66dae8c45fd2658eec6ea05dd7dd">GALR</a>;                                   </div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;  uint8_t RESERVED_9[28];</div>
<div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aef8b194a94a2a24c0f705e65af5bee24"> 6824</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aef8b194a94a2a24c0f705e65af5bee24">TFWR</a>;                                   </div>
<div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;  uint8_t RESERVED_10[56];</div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a67a90891a4f2cf259db5e9b95b100d60"> 6826</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a67a90891a4f2cf259db5e9b95b100d60">RDSR</a>;                                   </div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a47f7c6593b849324f2b1eeca43fda4c7"> 6827</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a47f7c6593b849324f2b1eeca43fda4c7">TDSR</a>;                                   </div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ac439e5c3a7baf9471d1eb0b1722f4000"> 6828</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ac439e5c3a7baf9471d1eb0b1722f4000">MRBR</a>;                                   </div>
<div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;  uint8_t RESERVED_11[4];</div>
<div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aec8499ed3e3703b3b6582cb99ccdf01b"> 6830</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aec8499ed3e3703b3b6582cb99ccdf01b">RSFL</a>;                                   </div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a7b29420fd912f2263789017ce0b60b26"> 6831</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a7b29420fd912f2263789017ce0b60b26">RSEM</a>;                                   </div>
<div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a0cb46a60ee6f66278066bd85b782756c"> 6832</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a0cb46a60ee6f66278066bd85b782756c">RAEM</a>;                                   </div>
<div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a52027d938a843a1f4c58808e15ad7a39"> 6833</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a52027d938a843a1f4c58808e15ad7a39">RAFL</a>;                                   </div>
<div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a8cb50de4da08a100de4f82ddc5f4eb9e"> 6834</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a8cb50de4da08a100de4f82ddc5f4eb9e">TSEM</a>;                                   </div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ae633a0daa87c4d55ec4f4b07a6a336cc"> 6835</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ae633a0daa87c4d55ec4f4b07a6a336cc">TAEM</a>;                                   </div>
<div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a4229a0d53dc34b8f964fb5889860293d"> 6836</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a4229a0d53dc34b8f964fb5889860293d">TAFL</a>;                                   </div>
<div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a33c2b64aa493e8e381cd207ac9c6e8ec"> 6837</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a33c2b64aa493e8e381cd207ac9c6e8ec">TIPG</a>;                                   </div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a810941b10afea757173e9807b8ee28f6"> 6838</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a810941b10afea757173e9807b8ee28f6">FTRL</a>;                                   </div>
<div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;  uint8_t RESERVED_12[12];</div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a7215c1d9494a9cdba3959c6b7626e9c6"> 6840</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a7215c1d9494a9cdba3959c6b7626e9c6">TACC</a>;                                   </div>
<div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a6d7268a1bc80a6556ec3169866616a5a"> 6841</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a6d7268a1bc80a6556ec3169866616a5a">RACC</a>;                                   </div>
<div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;  uint8_t RESERVED_13[56];</div>
<div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ad0d6e8aa41799a8c53de16163b293e44"> 6843</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ad0d6e8aa41799a8c53de16163b293e44">RMON_T_DROP</a>;                            </div>
<div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a50d2a3b07b1bc8cffcb140f1f1830aeb"> 6844</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a50d2a3b07b1bc8cffcb140f1f1830aeb">RMON_T_PACKETS</a>;                         </div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ae71447acacfe736236413a9872954541"> 6845</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ae71447acacfe736236413a9872954541">RMON_T_BC_PKT</a>;                          </div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ac8d2c6366107a9a30857cb24e064b07a"> 6846</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ac8d2c6366107a9a30857cb24e064b07a">RMON_T_MC_PKT</a>;                          </div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a91748ae65113321a609bfe426b10dcaf"> 6847</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a91748ae65113321a609bfe426b10dcaf">RMON_T_CRC_ALIGN</a>;                       </div>
<div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aae80607f8598aca7702cb202de169cf2"> 6848</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aae80607f8598aca7702cb202de169cf2">RMON_T_UNDERSIZE</a>;                       </div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a56484cacaa1e824b8e8c9844d12402fc"> 6849</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a56484cacaa1e824b8e8c9844d12402fc">RMON_T_OVERSIZE</a>;                        </div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ae3e453e00c8d5a0bb1438633491306b4"> 6850</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ae3e453e00c8d5a0bb1438633491306b4">RMON_T_FRAG</a>;                            </div>
<div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a97f01390522ef9819ad5c2512fc78052"> 6851</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a97f01390522ef9819ad5c2512fc78052">RMON_T_JAB</a>;                             </div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a7d783546e1ce7f9a661f7e0167f4ebcb"> 6852</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a7d783546e1ce7f9a661f7e0167f4ebcb">RMON_T_COL</a>;                             </div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aabb287e28a91a136a3ff790db65f9041"> 6853</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aabb287e28a91a136a3ff790db65f9041">RMON_T_P64</a>;                             </div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aab63a112810f076ec47359785a8e5690"> 6854</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aab63a112810f076ec47359785a8e5690">RMON_T_P65TO127</a>;                        </div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a36a70fb4e317b97da61411890ee4718b"> 6855</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a36a70fb4e317b97da61411890ee4718b">RMON_T_P128TO255</a>;                       </div>
<div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ada2b5719d5ae06d1d27108d7f2482ac5"> 6856</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ada2b5719d5ae06d1d27108d7f2482ac5">RMON_T_P256TO511</a>;                       </div>
<div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a1fdb9e53b8cfaec93d305731ae79bead"> 6857</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a1fdb9e53b8cfaec93d305731ae79bead">RMON_T_P512TO1023</a>;                      </div>
<div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aa4046ccb0e21ae5ab27ece1c01b0f3e1"> 6858</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aa4046ccb0e21ae5ab27ece1c01b0f3e1">RMON_T_P1024TO2047</a>;                     </div>
<div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a58649a32f1b6d79962d779a968712d49"> 6859</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a58649a32f1b6d79962d779a968712d49">RMON_T_P_GTE2048</a>;                       </div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a23fd2c8d772061dea7e2c5e3a647b2e4"> 6860</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a23fd2c8d772061dea7e2c5e3a647b2e4">RMON_T_OCTETS</a>;                          </div>
<div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#abf2a729b70202f56ef30cdfd6488e6c0"> 6861</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#abf2a729b70202f56ef30cdfd6488e6c0">IEEE_T_DROP</a>;                            </div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a85f449e14f1acc146e9a1a50424dce48"> 6862</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a85f449e14f1acc146e9a1a50424dce48">IEEE_T_FRAME_OK</a>;                        </div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a03ac6e803f105df7d966e0e147715072"> 6863</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a03ac6e803f105df7d966e0e147715072">IEEE_T_1COL</a>;                            </div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aadeed23e91824e1684a1df65ae3092a0"> 6864</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aadeed23e91824e1684a1df65ae3092a0">IEEE_T_MCOL</a>;                            </div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aafb1b9be07fdb0ed86bec13c6d12079d"> 6865</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aafb1b9be07fdb0ed86bec13c6d12079d">IEEE_T_DEF</a>;                             </div>
<div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a9a277cea738e72cc0c0295ee68ec1726"> 6866</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a9a277cea738e72cc0c0295ee68ec1726">IEEE_T_LCOL</a>;                            </div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#af146cbbe1695e4bdd737944140402505"> 6867</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#af146cbbe1695e4bdd737944140402505">IEEE_T_EXCOL</a>;                           </div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ad63449bac67967063a21e655cccb1d9e"> 6868</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ad63449bac67967063a21e655cccb1d9e">IEEE_T_MACERR</a>;                          </div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ab48cdc7505cabb90165d8e20ff2643e2"> 6869</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ab48cdc7505cabb90165d8e20ff2643e2">IEEE_T_CSERR</a>;                           </div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a13fe42ca63a29e999abba2172d85f399"> 6870</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a13fe42ca63a29e999abba2172d85f399">IEEE_T_SQE</a>;                             </div>
<div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#adb62449a19466691f4143cb70d0f4ead"> 6871</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#adb62449a19466691f4143cb70d0f4ead">IEEE_T_FDXFC</a>;                           </div>
<div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a0041ed999cf52d11eabf879c2167c353"> 6872</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a0041ed999cf52d11eabf879c2167c353">IEEE_T_OCTETS_OK</a>;                       </div>
<div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;  uint8_t RESERVED_14[12];</div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a64a6061bd900bcc9f6893b12220f8ed5"> 6874</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a64a6061bd900bcc9f6893b12220f8ed5">RMON_R_PACKETS</a>;                         </div>
<div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a3b1e0279007d57c1cfed8081face0169"> 6875</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a3b1e0279007d57c1cfed8081face0169">RMON_R_BC_PKT</a>;                          </div>
<div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#af9ca1409d5ed35a1c48d9a254762b438"> 6876</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#af9ca1409d5ed35a1c48d9a254762b438">RMON_R_MC_PKT</a>;                          </div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a5ccf7fdc501a4680af746af378cf6ea8"> 6877</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a5ccf7fdc501a4680af746af378cf6ea8">RMON_R_CRC_ALIGN</a>;                       </div>
<div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#acf83d964c8f7e3a50038bd1a5b488378"> 6878</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#acf83d964c8f7e3a50038bd1a5b488378">RMON_R_UNDERSIZE</a>;                       </div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a0519d6cb1049fe7cb867b1ede8957240"> 6879</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a0519d6cb1049fe7cb867b1ede8957240">RMON_R_OVERSIZE</a>;                        </div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ad993f3d9dafb62d47cd013e91b2c5205"> 6880</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ad993f3d9dafb62d47cd013e91b2c5205">RMON_R_FRAG</a>;                            </div>
<div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#afee0196ea0df5462fc302a66a2978703"> 6881</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#afee0196ea0df5462fc302a66a2978703">RMON_R_JAB</a>;                             </div>
<div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a2b2e76382397765dc17649102ba96c3f"> 6882</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a2b2e76382397765dc17649102ba96c3f">RMON_R_RESVD_0</a>;                         </div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a3bd678a87a37ddd0a65afd0fcc4cc6d1"> 6883</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a3bd678a87a37ddd0a65afd0fcc4cc6d1">RMON_R_P64</a>;                             </div>
<div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#af28ed1d2b882b6c0335d4c04a0c1ac2c"> 6884</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#af28ed1d2b882b6c0335d4c04a0c1ac2c">RMON_R_P65TO127</a>;                        </div>
<div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aedabd39592fecde58ed77f69468a34a0"> 6885</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aedabd39592fecde58ed77f69468a34a0">RMON_R_P128TO255</a>;                       </div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a2f120e220238a9e7ffea616be9277d07"> 6886</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a2f120e220238a9e7ffea616be9277d07">RMON_R_P256TO511</a>;                       </div>
<div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a63eddfbc250571ccb66870db72338ff3"> 6887</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a63eddfbc250571ccb66870db72338ff3">RMON_R_P512TO1023</a>;                      </div>
<div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aaaa7843777b1e6655435adc36b7b8f35"> 6888</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aaaa7843777b1e6655435adc36b7b8f35">RMON_R_P1024TO2047</a>;                     </div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#aa4563dd2afa7ab3ebe43fedd2d27fb23"> 6889</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#aa4563dd2afa7ab3ebe43fedd2d27fb23">RMON_R_P_GTE2048</a>;                       </div>
<div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ade43f1c7d06cb604d1f24ba45bf1ec10"> 6890</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ade43f1c7d06cb604d1f24ba45bf1ec10">RMON_R_OCTETS</a>;                          </div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ab6094b200bfd511ba0565eb3998d84a7"> 6891</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ab6094b200bfd511ba0565eb3998d84a7">IEEE_R_DROP</a>;                            </div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a396a5dcad9d98a3ce3da0bcef50b48a8"> 6892</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a396a5dcad9d98a3ce3da0bcef50b48a8">IEEE_R_FRAME_OK</a>;                        </div>
<div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a2255a62e6e3613228e51e17de6fa7857"> 6893</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a2255a62e6e3613228e51e17de6fa7857">IEEE_R_CRC</a>;                             </div>
<div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a039b0879213c4f8df06320fd59ec98b5"> 6894</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a039b0879213c4f8df06320fd59ec98b5">IEEE_R_ALIGN</a>;                           </div>
<div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a32fe60418cc1e6ca03e3fbede8ae3fd0"> 6895</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a32fe60418cc1e6ca03e3fbede8ae3fd0">IEEE_R_MACERR</a>;                          </div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ae17f87f4ba066274bc113b3dfac5a635"> 6896</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ae17f87f4ba066274bc113b3dfac5a635">IEEE_R_FDXFC</a>;                           </div>
<div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ad80de3963e00bd1d815615de321b1ee4"> 6897</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ad80de3963e00bd1d815615de321b1ee4">IEEE_R_OCTETS_OK</a>;                       </div>
<div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;  uint8_t RESERVED_15[284];</div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#ae40c9947b7abaac3841ec7e9ec218ba1"> 6899</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#ae40c9947b7abaac3841ec7e9ec218ba1">ATCR</a>;                                   </div>
<div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a28e2d519809c574a0b4c3161bfe16545"> 6900</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a28e2d519809c574a0b4c3161bfe16545">ATVR</a>;                                   </div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a34292bff9f9d70253953a1814ce46991"> 6901</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a34292bff9f9d70253953a1814ce46991">ATOFF</a>;                                  </div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a37be83627f6f5f7fb967292d2f53e294"> 6902</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a37be83627f6f5f7fb967292d2f53e294">ATPER</a>;                                  </div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a2f114451bf05d53f6076180683097164"> 6903</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a2f114451bf05d53f6076180683097164">ATCOR</a>;                                  </div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a9456f8f8040c7789e37035dc19caee16"> 6904</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a9456f8f8040c7789e37035dc19caee16">ATINC</a>;                                  </div>
<div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#afc576420775d6124f0ed3ced438ba89e"> 6905</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#afc576420775d6124f0ed3ced438ba89e">ATSTMP</a>;                                 </div>
<div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;  uint8_t RESERVED_16[488];</div>
<div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#af759f85ad62d7a7d8937391b0eb9f4d4"> 6907</a></span>&#160;  uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#af759f85ad62d7a7d8937391b0eb9f4d4">TGSR</a>;                                   </div>
<div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x608, array step: 0x8 */</span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#acc214c47096aabf0332175c3ff1ad529"> 6909</a></span>&#160;    uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#acc214c47096aabf0332175c3ff1ad529">TCSR</a>;                                   </div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___mem_map.html#a241fa51692e64ff3b02e6e953676fd95"> 6910</a></span>&#160;    uint32_t <a class="code" href="struct_e_n_e_t___mem_map.html#a241fa51692e64ff3b02e6e953676fd95">TCCR</a>;                                   </div>
<div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;  } CHANNEL[4];</div>
<div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___e_n_e_t___peripheral.html#gad26854f6c554b38dabbfc21ef7040890">ENET_MemMapPtr</a>;</div>
<div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;</div>
<div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="comment">   -- ENET - Register accessor macros</span></div>
<div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;</div>
<div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="comment">/* ENET - Register accessors */</span></div>
<div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="preprocessor">#define ENET_EIR_REG(base)                       ((base)-&gt;EIR)</span></div>
<div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define ENET_EIMR_REG(base)                      ((base)-&gt;EIMR)</span></div>
<div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define ENET_RDAR_REG(base)                      ((base)-&gt;RDAR)</span></div>
<div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define ENET_TDAR_REG(base)                      ((base)-&gt;TDAR)</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define ENET_ECR_REG(base)                       ((base)-&gt;ECR)</span></div>
<div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define ENET_MMFR_REG(base)                      ((base)-&gt;MMFR)</span></div>
<div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define ENET_MSCR_REG(base)                      ((base)-&gt;MSCR)</span></div>
<div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define ENET_MIBC_REG(base)                      ((base)-&gt;MIBC)</span></div>
<div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="preprocessor">#define ENET_RCR_REG(base)                       ((base)-&gt;RCR)</span></div>
<div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define ENET_TCR_REG(base)                       ((base)-&gt;TCR)</span></div>
<div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define ENET_PALR_REG(base)                      ((base)-&gt;PALR)</span></div>
<div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">#define ENET_PAUR_REG(base)                      ((base)-&gt;PAUR)</span></div>
<div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">#define ENET_OPD_REG(base)                       ((base)-&gt;OPD)</span></div>
<div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define ENET_IAUR_REG(base)                      ((base)-&gt;IAUR)</span></div>
<div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define ENET_IALR_REG(base)                      ((base)-&gt;IALR)</span></div>
<div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor">#define ENET_GAUR_REG(base)                      ((base)-&gt;GAUR)</span></div>
<div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define ENET_GALR_REG(base)                      ((base)-&gt;GALR)</span></div>
<div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#define ENET_TFWR_REG(base)                      ((base)-&gt;TFWR)</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="preprocessor">#define ENET_RDSR_REG(base)                      ((base)-&gt;RDSR)</span></div>
<div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor">#define ENET_TDSR_REG(base)                      ((base)-&gt;TDSR)</span></div>
<div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define ENET_MRBR_REG(base)                      ((base)-&gt;MRBR)</span></div>
<div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor">#define ENET_RSFL_REG(base)                      ((base)-&gt;RSFL)</span></div>
<div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define ENET_RSEM_REG(base)                      ((base)-&gt;RSEM)</span></div>
<div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor">#define ENET_RAEM_REG(base)                      ((base)-&gt;RAEM)</span></div>
<div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">#define ENET_RAFL_REG(base)                      ((base)-&gt;RAFL)</span></div>
<div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">#define ENET_TSEM_REG(base)                      ((base)-&gt;TSEM)</span></div>
<div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define ENET_TAEM_REG(base)                      ((base)-&gt;TAEM)</span></div>
<div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define ENET_TAFL_REG(base)                      ((base)-&gt;TAFL)</span></div>
<div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor">#define ENET_TIPG_REG(base)                      ((base)-&gt;TIPG)</span></div>
<div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define ENET_FTRL_REG(base)                      ((base)-&gt;FTRL)</span></div>
<div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define ENET_TACC_REG(base)                      ((base)-&gt;TACC)</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">#define ENET_RACC_REG(base)                      ((base)-&gt;RACC)</span></div>
<div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP_REG(base)               ((base)-&gt;RMON_T_DROP)</span></div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_REG(base)            ((base)-&gt;RMON_T_PACKETS)</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_REG(base)             ((base)-&gt;RMON_T_BC_PKT)</span></div>
<div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_REG(base)             ((base)-&gt;RMON_T_MC_PKT)</span></div>
<div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_REG(base)          ((base)-&gt;RMON_T_CRC_ALIGN)</span></div>
<div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_REG(base)          ((base)-&gt;RMON_T_UNDERSIZE)</span></div>
<div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_REG(base)           ((base)-&gt;RMON_T_OVERSIZE)</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_REG(base)               ((base)-&gt;RMON_T_FRAG)</span></div>
<div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_REG(base)                ((base)-&gt;RMON_T_JAB)</span></div>
<div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_REG(base)                ((base)-&gt;RMON_T_COL)</span></div>
<div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_REG(base)                ((base)-&gt;RMON_T_P64)</span></div>
<div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_REG(base)           ((base)-&gt;RMON_T_P65TO127)</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_REG(base)          ((base)-&gt;RMON_T_P128TO255)</span></div>
<div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_REG(base)          ((base)-&gt;RMON_T_P256TO511)</span></div>
<div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_REG(base)         ((base)-&gt;RMON_T_P512TO1023)</span></div>
<div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_REG(base)        ((base)-&gt;RMON_T_P1024TO2047)</span></div>
<div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_REG(base)          ((base)-&gt;RMON_T_P_GTE2048)</span></div>
<div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_REG(base)             ((base)-&gt;RMON_T_OCTETS)</span></div>
<div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP_REG(base)               ((base)-&gt;IEEE_T_DROP)</span></div>
<div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_REG(base)           ((base)-&gt;IEEE_T_FRAME_OK)</span></div>
<div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_REG(base)               ((base)-&gt;IEEE_T_1COL)</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_REG(base)               ((base)-&gt;IEEE_T_MCOL)</span></div>
<div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_REG(base)                ((base)-&gt;IEEE_T_DEF)</span></div>
<div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_REG(base)               ((base)-&gt;IEEE_T_LCOL)</span></div>
<div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_REG(base)              ((base)-&gt;IEEE_T_EXCOL)</span></div>
<div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_REG(base)             ((base)-&gt;IEEE_T_MACERR)</span></div>
<div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_REG(base)              ((base)-&gt;IEEE_T_CSERR)</span></div>
<div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_REG(base)                ((base)-&gt;IEEE_T_SQE)</span></div>
<div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_REG(base)              ((base)-&gt;IEEE_T_FDXFC)</span></div>
<div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_REG(base)          ((base)-&gt;IEEE_T_OCTETS_OK)</span></div>
<div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_REG(base)            ((base)-&gt;RMON_R_PACKETS)</span></div>
<div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_REG(base)             ((base)-&gt;RMON_R_BC_PKT)</span></div>
<div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_REG(base)             ((base)-&gt;RMON_R_MC_PKT)</span></div>
<div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_REG(base)          ((base)-&gt;RMON_R_CRC_ALIGN)</span></div>
<div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_REG(base)          ((base)-&gt;RMON_R_UNDERSIZE)</span></div>
<div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_REG(base)           ((base)-&gt;RMON_R_OVERSIZE)</span></div>
<div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_REG(base)               ((base)-&gt;RMON_R_FRAG)</span></div>
<div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_REG(base)                ((base)-&gt;RMON_R_JAB)</span></div>
<div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0_REG(base)            ((base)-&gt;RMON_R_RESVD_0)</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_REG(base)                ((base)-&gt;RMON_R_P64)</span></div>
<div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_REG(base)           ((base)-&gt;RMON_R_P65TO127)</span></div>
<div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_REG(base)          ((base)-&gt;RMON_R_P128TO255)</span></div>
<div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_REG(base)          ((base)-&gt;RMON_R_P256TO511)</span></div>
<div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_REG(base)         ((base)-&gt;RMON_R_P512TO1023)</span></div>
<div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_REG(base)        ((base)-&gt;RMON_R_P1024TO2047)</span></div>
<div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_REG(base)          ((base)-&gt;RMON_R_P_GTE2048)</span></div>
<div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_REG(base)             ((base)-&gt;RMON_R_OCTETS)</span></div>
<div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_REG(base)               ((base)-&gt;IEEE_R_DROP)</span></div>
<div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_REG(base)           ((base)-&gt;IEEE_R_FRAME_OK)</span></div>
<div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_REG(base)                ((base)-&gt;IEEE_R_CRC)</span></div>
<div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_REG(base)              ((base)-&gt;IEEE_R_ALIGN)</span></div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_REG(base)             ((base)-&gt;IEEE_R_MACERR)</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_REG(base)              ((base)-&gt;IEEE_R_FDXFC)</span></div>
<div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_REG(base)          ((base)-&gt;IEEE_R_OCTETS_OK)</span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define ENET_ATCR_REG(base)                      ((base)-&gt;ATCR)</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">#define ENET_ATVR_REG(base)                      ((base)-&gt;ATVR)</span></div>
<div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#define ENET_ATOFF_REG(base)                     ((base)-&gt;ATOFF)</span></div>
<div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define ENET_ATPER_REG(base)                     ((base)-&gt;ATPER)</span></div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define ENET_ATCOR_REG(base)                     ((base)-&gt;ATCOR)</span></div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define ENET_ATINC_REG(base)                     ((base)-&gt;ATINC)</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_REG(base)                    ((base)-&gt;ATSTMP)</span></div>
<div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define ENET_TGSR_REG(base)                      ((base)-&gt;TGSR)</span></div>
<div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define ENET_TCSR_REG(base,index)                ((base)-&gt;CHANNEL[index].TCSR)</span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor">#define ENET_TCCR_REG(base,index)                ((base)-&gt;CHANNEL[index].TCCR)</span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160; <span class="comment">/* end of group ENET_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;</div>
<div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;</div>
<div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="comment">   -- ENET Register Masks</span></div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;</div>
<div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="comment">/* EIR Bit Fields */</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_MASK                   0x8000u</span></div>
<div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_SHIFT                  15</span></div>
<div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_MASK                   0x10000u</span></div>
<div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_SHIFT                  16</span></div>
<div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_MASK                     0x20000u</span></div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_SHIFT                    17</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_MASK                        0x40000u</span></div>
<div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_SHIFT                       18</span></div>
<div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#define ENET_EIR_UN_MASK                         0x80000u</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="preprocessor">#define ENET_EIR_UN_SHIFT                        19</span></div>
<div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define ENET_EIR_RL_MASK                         0x100000u</span></div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define ENET_EIR_RL_SHIFT                        20</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define ENET_EIR_LC_MASK                         0x200000u</span></div>
<div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define ENET_EIR_LC_SHIFT                        21</span></div>
<div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_MASK                      0x400000u</span></div>
<div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_SHIFT                     22</span></div>
<div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define ENET_EIR_MII_MASK                        0x800000u</span></div>
<div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define ENET_EIR_MII_SHIFT                       23</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_MASK                        0x1000000u</span></div>
<div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_SHIFT                       24</span></div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_MASK                        0x2000000u</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_SHIFT                       25</span></div>
<div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_MASK                        0x4000000u</span></div>
<div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_SHIFT                       26</span></div>
<div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_MASK                        0x8000000u</span></div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_SHIFT                       27</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_MASK                        0x10000000u</span></div>
<div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_SHIFT                       28</span></div>
<div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_MASK                       0x20000000u</span></div>
<div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_SHIFT                      29</span></div>
<div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_MASK                       0x40000000u</span></div>
<div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_SHIFT                      30</span></div>
<div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="comment">/* EIMR Bit Fields */</span></div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_MASK                  0x8000u</span></div>
<div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_SHIFT                 15</span></div>
<div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_MASK                  0x10000u</span></div>
<div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_SHIFT                 16</span></div>
<div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_MASK                    0x20000u</span></div>
<div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_SHIFT                   17</span></div>
<div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_MASK                       0x40000u</span></div>
<div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_SHIFT                      18</span></div>
<div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_MASK                        0x80000u</span></div>
<div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_SHIFT                       19</span></div>
<div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_MASK                        0x100000u</span></div>
<div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_SHIFT                       20</span></div>
<div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_MASK                        0x200000u</span></div>
<div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_SHIFT                       21</span></div>
<div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_MASK                     0x400000u</span></div>
<div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_SHIFT                    22</span></div>
<div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_MASK                       0x800000u</span></div>
<div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_SHIFT                      23</span></div>
<div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_MASK                       0x1000000u</span></div>
<div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_SHIFT                      24</span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_MASK                       0x2000000u</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_SHIFT                      25</span></div>
<div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_MASK                       0x4000000u</span></div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_SHIFT                      26</span></div>
<div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_MASK                       0x8000000u</span></div>
<div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_SHIFT                      27</span></div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_MASK                       0x10000000u</span></div>
<div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_SHIFT                      28</span></div>
<div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_MASK                      0x20000000u</span></div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_SHIFT                     29</span></div>
<div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_MASK                      0x40000000u</span></div>
<div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_SHIFT                     30</span></div>
<div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="comment">/* RDAR Bit Fields */</span></div>
<div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_MASK                      0x1000000u</span></div>
<div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_SHIFT                     24</span></div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="comment">/* TDAR Bit Fields */</span></div>
<div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_MASK                      0x1000000u</span></div>
<div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_SHIFT                     24</span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div>
<div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_MASK                      0x1u</span></div>
<div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_SHIFT                     0</span></div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_MASK                    0x2u</span></div>
<div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_SHIFT                   1</span></div>
<div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_MASK                    0x4u</span></div>
<div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_SHIFT                   2</span></div>
<div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_MASK                      0x8u</span></div>
<div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_SHIFT                     3</span></div>
<div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_MASK                     0x10u</span></div>
<div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_SHIFT                    4</span></div>
<div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_MASK                      0x40u</span></div>
<div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_SHIFT                     6</span></div>
<div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor">#define ENET_ECR_STOPEN_MASK                     0x80u</span></div>
<div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define ENET_ECR_STOPEN_SHIFT                    7</span></div>
<div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_MASK                      0x100u</span></div>
<div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_SHIFT                     8</span></div>
<div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="comment">/* MMFR Bit Fields */</span></div>
<div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_SHIFT                     0</span></div>
<div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_DATA_SHIFT))&amp;ENET_MMFR_DATA_MASK)</span></div>
<div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_MASK                        0x30000u</span></div>
<div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_SHIFT                       16</span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_TA_SHIFT))&amp;ENET_MMFR_TA_MASK)</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_MASK                        0x7C0000u</span></div>
<div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_SHIFT                       18</span></div>
<div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_RA_SHIFT))&amp;ENET_MMFR_RA_MASK)</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_MASK                        0xF800000u</span></div>
<div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_SHIFT                       23</span></div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_PA_SHIFT))&amp;ENET_MMFR_PA_MASK)</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_MASK                        0x30000000u</span></div>
<div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_SHIFT                       28</span></div>
<div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_OP_SHIFT))&amp;ENET_MMFR_OP_MASK)</span></div>
<div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_MASK                        0xC0000000u</span></div>
<div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_SHIFT                       30</span></div>
<div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_ST_SHIFT))&amp;ENET_MMFR_ST_MASK)</span></div>
<div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="comment">/* MSCR Bit Fields */</span></div>
<div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_MASK                 0x7Eu</span></div>
<div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_SHIFT                1</span></div>
<div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_MII_SPEED_SHIFT))&amp;ENET_MSCR_MII_SPEED_MASK)</span></div>
<div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_MASK                   0x80u</span></div>
<div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_SHIFT                  7</span></div>
<div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_MASK                  0x700u</span></div>
<div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_SHIFT                 8</span></div>
<div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_HOLDTIME_SHIFT))&amp;ENET_MSCR_HOLDTIME_MASK)</span></div>
<div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="comment">/* MIBC Bit Fields */</span></div>
<div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_MASK                 0x20000000u</span></div>
<div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_SHIFT                29</span></div>
<div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_MASK                  0x40000000u</span></div>
<div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_SHIFT                 30</span></div>
<div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_MASK                   0x80000000u</span></div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_SHIFT                  31</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="comment">/* RCR Bit Fields */</span></div>
<div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_MASK                       0x1u</span></div>
<div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_SHIFT                      0</span></div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_MASK                        0x2u</span></div>
<div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_SHIFT                       1</span></div>
<div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_MASK                   0x4u</span></div>
<div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_SHIFT                  2</span></div>
<div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_MASK                       0x8u</span></div>
<div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_SHIFT                      3</span></div>
<div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_MASK                     0x10u</span></div>
<div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_SHIFT                    4</span></div>
<div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_MASK                        0x20u</span></div>
<div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_SHIFT                       5</span></div>
<div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_MASK                  0x100u</span></div>
<div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_SHIFT                 8</span></div>
<div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_MASK                   0x200u</span></div>
<div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_SHIFT                  9</span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_MASK                      0x1000u</span></div>
<div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_SHIFT                     12</span></div>
<div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_MASK                     0x2000u</span></div>
<div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_SHIFT                    13</span></div>
<div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_MASK                     0x4000u</span></div>
<div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_SHIFT                    14</span></div>
<div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_MASK                       0x8000u</span></div>
<div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_SHIFT                      15</span></div>
<div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_MASK                     0x3FFF0000u</span></div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_SHIFT                    16</span></div>
<div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_MAX_FL_SHIFT))&amp;ENET_RCR_MAX_FL_MASK)</span></div>
<div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_MASK                        0x40000000u</span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_SHIFT                       30</span></div>
<div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_MASK                        0x80000000u</span></div>
<div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_SHIFT                       31</span></div>
<div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_MASK                        0x1u</span></div>
<div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_SHIFT                       0</span></div>
<div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_MASK                       0x4u</span></div>
<div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_SHIFT                      2</span></div>
<div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_MASK                  0x8u</span></div>
<div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_SHIFT                 3</span></div>
<div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_MASK                  0x10u</span></div>
<div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_SHIFT                 4</span></div>
<div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_MASK                     0xE0u</span></div>
<div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_SHIFT                    5</span></div>
<div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_ADDSEL_SHIFT))&amp;ENET_TCR_ADDSEL_MASK)</span></div>
<div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_MASK                     0x100u</span></div>
<div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_SHIFT                    8</span></div>
<div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_MASK                     0x200u</span></div>
<div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_SHIFT                    9</span></div>
<div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="comment">/* PALR Bit Fields */</span></div>
<div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_SHIFT                   0</span></div>
<div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PALR_PADDR1_SHIFT))&amp;ENET_PALR_PADDR1_MASK)</span></div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="comment">/* PAUR Bit Fields */</span></div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_SHIFT                     0</span></div>
<div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_TYPE_SHIFT))&amp;ENET_PAUR_TYPE_MASK)</span></div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_MASK                    0xFFFF0000u</span></div>
<div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_SHIFT                   16</span></div>
<div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_PADDR2_SHIFT))&amp;ENET_PAUR_PADDR2_MASK)</span></div>
<div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="comment">/* OPD Bit Fields */</span></div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_SHIFT                 0</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_PAUSE_DUR_SHIFT))&amp;ENET_OPD_PAUSE_DUR_MASK)</span></div>
<div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_SHIFT                    16</span></div>
<div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_OPCODE_SHIFT))&amp;ENET_OPD_OPCODE_MASK)</span></div>
<div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="comment">/* IAUR Bit Fields */</span></div>
<div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_SHIFT                   0</span></div>
<div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IAUR_IADDR1_SHIFT))&amp;ENET_IAUR_IADDR1_MASK)</span></div>
<div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="comment">/* IALR Bit Fields */</span></div>
<div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_SHIFT                   0</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IALR_IADDR2_SHIFT))&amp;ENET_IALR_IADDR2_MASK)</span></div>
<div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="comment">/* GAUR Bit Fields */</span></div>
<div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_SHIFT                   0</span></div>
<div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GAUR_GADDR1_SHIFT))&amp;ENET_GAUR_GADDR1_MASK)</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="comment">/* GALR Bit Fields */</span></div>
<div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_SHIFT                   0</span></div>
<div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GALR_GADDR2_SHIFT))&amp;ENET_GALR_GADDR2_MASK)</span></div>
<div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="comment">/* TFWR Bit Fields */</span></div>
<div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_MASK                      0x3Fu</span></div>
<div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_SHIFT                     0</span></div>
<div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TFWR_TFWR_SHIFT))&amp;ENET_TFWR_TFWR_MASK)</span></div>
<div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_MASK                    0x100u</span></div>
<div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_SHIFT                   8</span></div>
<div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="comment">/* RDSR Bit Fields */</span></div>
<div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_MASK               0xFFFFFFF8u</span></div>
<div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_SHIFT              3</span></div>
<div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RDSR_R_DES_START_SHIFT))&amp;ENET_RDSR_R_DES_START_MASK)</span></div>
<div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="comment">/* TDSR Bit Fields */</span></div>
<div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_MASK               0xFFFFFFF8u</span></div>
<div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_SHIFT              3</span></div>
<div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TDSR_X_DES_START_SHIFT))&amp;ENET_TDSR_X_DES_START_MASK)</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="comment">/* MRBR Bit Fields */</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_MASK                0x3FF0u</span></div>
<div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_SHIFT               4</span></div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MRBR_R_BUF_SIZE_SHIFT))&amp;ENET_MRBR_R_BUF_SIZE_MASK)</span></div>
<div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="comment">/* RSFL Bit Fields */</span></div>
<div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_MASK           0xFFu</span></div>
<div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_SHIFT          0</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSFL_RX_SECTION_FULL_SHIFT))&amp;ENET_RSFL_RX_SECTION_FULL_MASK)</span></div>
<div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="comment">/* RSEM Bit Fields */</span></div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_MASK          0xFFu</span></div>
<div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_SHIFT         0</span></div>
<div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_RX_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_RX_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="comment">/* RAEM Bit Fields */</span></div>
<div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_MASK           0xFFu</span></div>
<div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT          0</span></div>
<div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAEM_RX_ALMOST_EMPTY_SHIFT))&amp;ENET_RAEM_RX_ALMOST_EMPTY_MASK)</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="comment">/* RAFL Bit Fields */</span></div>
<div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_MASK            0xFFu</span></div>
<div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_SHIFT           0</span></div>
<div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAFL_RX_ALMOST_FULL_SHIFT))&amp;ENET_RAFL_RX_ALMOST_FULL_MASK)</span></div>
<div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="comment">/* TSEM Bit Fields */</span></div>
<div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_MASK          0xFFu</span></div>
<div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_SHIFT         0</span></div>
<div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TSEM_TX_SECTION_EMPTY_SHIFT))&amp;ENET_TSEM_TX_SECTION_EMPTY_MASK)</span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="comment">/* TAEM Bit Fields */</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_MASK           0xFFu</span></div>
<div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT          0</span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAEM_TX_ALMOST_EMPTY_SHIFT))&amp;ENET_TAEM_TX_ALMOST_EMPTY_MASK)</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="comment">/* TAFL Bit Fields */</span></div>
<div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_MASK            0xFFu</span></div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_SHIFT           0</span></div>
<div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAFL_TX_ALMOST_FULL_SHIFT))&amp;ENET_TAFL_TX_ALMOST_FULL_MASK)</span></div>
<div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="comment">/* TIPG Bit Fields */</span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_MASK                       0x1Fu</span></div>
<div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_SHIFT                      0</span></div>
<div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TIPG_IPG_SHIFT))&amp;ENET_TIPG_IPG_MASK)</span></div>
<div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="comment">/* FTRL Bit Fields */</span></div>
<div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_MASK                  0x3FFFu</span></div>
<div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_SHIFT                 0</span></div>
<div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_FTRL_TRUNC_FL_SHIFT))&amp;ENET_FTRL_TRUNC_FL_MASK)</span></div>
<div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="comment">/* TACC Bit Fields */</span></div>
<div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_MASK                   0x1u</span></div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_SHIFT                  0</span></div>
<div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_MASK                     0x8u</span></div>
<div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_SHIFT                    3</span></div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_MASK                    0x10u</span></div>
<div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_SHIFT                   4</span></div>
<div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="comment">/* RACC Bit Fields */</span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_MASK                    0x1u</span></div>
<div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_SHIFT                   0</span></div>
<div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_MASK                     0x2u</span></div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_SHIFT                    1</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_MASK                    0x4u</span></div>
<div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_SHIFT                   2</span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_MASK                   0x40u</span></div>
<div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_SHIFT                  6</span></div>
<div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_MASK                   0x80u</span></div>
<div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_SHIFT                  7</span></div>
<div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="comment">/* RMON_T_PACKETS Bit Fields */</span></div>
<div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_MASK          0xFFFFu</span></div>
<div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_SHIFT         0</span></div>
<div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_PACKETS_TXPKTS_SHIFT))&amp;ENET_RMON_T_PACKETS_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">/* RMON_T_BC_PKT Bit Fields */</span></div>
<div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_MASK           0xFFFFu</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT          0</span></div>
<div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_BC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_BC_PKT_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">/* RMON_T_MC_PKT Bit Fields */</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_MASK           0xFFFFu</span></div>
<div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT          0</span></div>
<div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_MC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_MC_PKT_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="comment">/* RMON_T_CRC_ALIGN Bit Fields */</span></div>
<div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT       0</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT))&amp;ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="comment">/* RMON_T_UNDERSIZE Bit Fields */</span></div>
<div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT       0</span></div>
<div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="comment">/* RMON_T_OVERSIZE Bit Fields */</span></div>
<div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_MASK         0xFFFFu</span></div>
<div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT        0</span></div>
<div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_OVERSIZE_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="comment">/* RMON_T_FRAG Bit Fields */</span></div>
<div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_MASK             0xFFFFu</span></div>
<div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_SHIFT            0</span></div>
<div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_FRAG_TXPKTS_SHIFT))&amp;ENET_RMON_T_FRAG_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="comment">/* RMON_T_JAB Bit Fields */</span></div>
<div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_MASK              0xFFFFu</span></div>
<div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_SHIFT             0</span></div>
<div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_JAB_TXPKTS_SHIFT))&amp;ENET_RMON_T_JAB_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="comment">/* RMON_T_COL Bit Fields */</span></div>
<div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_MASK              0xFFFFu</span></div>
<div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_SHIFT             0</span></div>
<div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_COL_TXPKTS_SHIFT))&amp;ENET_RMON_T_COL_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="comment">/* RMON_T_P64 Bit Fields */</span></div>
<div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_MASK              0xFFFFu</span></div>
<div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_SHIFT             0</span></div>
<div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P64_TXPKTS_SHIFT))&amp;ENET_RMON_T_P64_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="comment">/* RMON_T_P65TO127 Bit Fields */</span></div>
<div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_MASK         0xFFFFu</span></div>
<div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_SHIFT        0</span></div>
<div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P65TO127_TXPKTS_SHIFT))&amp;ENET_RMON_T_P65TO127_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="comment">/* RMON_T_P128TO255 Bit Fields */</span></div>
<div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_SHIFT       0</span></div>
<div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P128TO255_TXPKTS_SHIFT))&amp;ENET_RMON_T_P128TO255_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="comment">/* RMON_T_P256TO511 Bit Fields */</span></div>
<div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_SHIFT       0</span></div>
<div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P256TO511_TXPKTS_SHIFT))&amp;ENET_RMON_T_P256TO511_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="comment">/* RMON_T_P512TO1023 Bit Fields */</span></div>
<div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_MASK       0xFFFFu</span></div>
<div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT      0</span></div>
<div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P512TO1023_TXPKTS_SHIFT))&amp;ENET_RMON_T_P512TO1023_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="comment">/* RMON_T_P1024TO2047 Bit Fields */</span></div>
<div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_MASK      0xFFFFu</span></div>
<div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT     0</span></div>
<div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT))&amp;ENET_RMON_T_P1024TO2047_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="comment">/* RMON_T_P_GTE2048 Bit Fields */</span></div>
<div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_MASK        0xFFFFu</span></div>
<div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT       0</span></div>
<div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT))&amp;ENET_RMON_T_P_GTE2048_TXPKTS_MASK)</span></div>
<div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="comment">/* RMON_T_OCTETS Bit Fields */</span></div>
<div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_MASK           0xFFFFFFFFu</span></div>
<div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_SHIFT          0</span></div>
<div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OCTETS_TXOCTS_SHIFT))&amp;ENET_RMON_T_OCTETS_TXOCTS_MASK)</span></div>
<div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="comment">/* IEEE_T_FRAME_OK Bit Fields */</span></div>
<div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_MASK          0xFFFFu</span></div>
<div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT         0</span></div>
<div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_FRAME_OK_COUNT_MASK)</span></div>
<div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="comment">/* IEEE_T_1COL Bit Fields */</span></div>
<div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_SHIFT             0</span></div>
<div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_1COL_COUNT_SHIFT))&amp;ENET_IEEE_T_1COL_COUNT_MASK)</span></div>
<div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="comment">/* IEEE_T_MCOL Bit Fields */</span></div>
<div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_SHIFT             0</span></div>
<div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_MCOL_COUNT_MASK)</span></div>
<div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="comment">/* IEEE_T_DEF Bit Fields */</span></div>
<div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_MASK               0xFFFFu</span></div>
<div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_SHIFT              0</span></div>
<div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_DEF_COUNT_SHIFT))&amp;ENET_IEEE_T_DEF_COUNT_MASK)</span></div>
<div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment">/* IEEE_T_LCOL Bit Fields */</span></div>
<div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_SHIFT             0</span></div>
<div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_LCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_LCOL_COUNT_MASK)</span></div>
<div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="comment">/* IEEE_T_EXCOL Bit Fields */</span></div>
<div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_SHIFT            0</span></div>
<div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_EXCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_EXCOL_COUNT_MASK)</span></div>
<div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="comment">/* IEEE_T_MACERR Bit Fields */</span></div>
<div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_MASK            0xFFFFu</span></div>
<div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_SHIFT           0</span></div>
<div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_T_MACERR_COUNT_MASK)</span></div>
<div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="comment">/* IEEE_T_CSERR Bit Fields */</span></div>
<div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_SHIFT            0</span></div>
<div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_CSERR_COUNT_SHIFT))&amp;ENET_IEEE_T_CSERR_COUNT_MASK)</span></div>
<div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="comment">/* IEEE_T_FDXFC Bit Fields */</span></div>
<div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_SHIFT            0</span></div>
<div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_T_FDXFC_COUNT_MASK)</span></div>
<div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="comment">/* IEEE_T_OCTETS_OK Bit Fields */</span></div>
<div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div>
<div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT        0</span></div>
<div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_OCTETS_OK_COUNT_MASK)</span></div>
<div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="comment">/* RMON_R_PACKETS Bit Fields */</span></div>
<div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_MASK           0xFFFFu</span></div>
<div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_SHIFT          0</span></div>
<div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_PACKETS_COUNT_SHIFT))&amp;ENET_RMON_R_PACKETS_COUNT_MASK)</span></div>
<div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="comment">/* RMON_R_BC_PKT Bit Fields */</span></div>
<div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_MASK            0xFFFFu</span></div>
<div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_SHIFT           0</span></div>
<div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_BC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_BC_PKT_COUNT_MASK)</span></div>
<div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="comment">/* RMON_R_MC_PKT Bit Fields */</span></div>
<div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_MASK            0xFFFFu</span></div>
<div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_SHIFT           0</span></div>
<div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_MC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_MC_PKT_COUNT_MASK)</span></div>
<div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="comment">/* RMON_R_CRC_ALIGN Bit Fields */</span></div>
<div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT        0</span></div>
<div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT))&amp;ENET_RMON_R_CRC_ALIGN_COUNT_MASK)</span></div>
<div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;<span class="comment">/* RMON_R_UNDERSIZE Bit Fields */</span></div>
<div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT        0</span></div>
<div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_UNDERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_UNDERSIZE_COUNT_MASK)</span></div>
<div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="comment">/* RMON_R_OVERSIZE Bit Fields */</span></div>
<div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_MASK          0xFFFFu</span></div>
<div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_SHIFT         0</span></div>
<div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OVERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_OVERSIZE_COUNT_MASK)</span></div>
<div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="comment">/* RMON_R_FRAG Bit Fields */</span></div>
<div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_SHIFT             0</span></div>
<div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_FRAG_COUNT_SHIFT))&amp;ENET_RMON_R_FRAG_COUNT_MASK)</span></div>
<div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="comment">/* RMON_R_JAB Bit Fields */</span></div>
<div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_MASK               0xFFFFu</span></div>
<div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_SHIFT              0</span></div>
<div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_JAB_COUNT_SHIFT))&amp;ENET_RMON_R_JAB_COUNT_MASK)</span></div>
<div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="comment">/* RMON_R_P64 Bit Fields */</span></div>
<div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_MASK               0xFFFFu</span></div>
<div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_SHIFT              0</span></div>
<div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P64_COUNT_SHIFT))&amp;ENET_RMON_R_P64_COUNT_MASK)</span></div>
<div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="comment">/* RMON_R_P65TO127 Bit Fields */</span></div>
<div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_MASK          0xFFFFu</span></div>
<div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_SHIFT         0</span></div>
<div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P65TO127_COUNT_SHIFT))&amp;ENET_RMON_R_P65TO127_COUNT_MASK)</span></div>
<div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="comment">/* RMON_R_P128TO255 Bit Fields */</span></div>
<div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_SHIFT        0</span></div>
<div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P128TO255_COUNT_SHIFT))&amp;ENET_RMON_R_P128TO255_COUNT_MASK)</span></div>
<div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="comment">/* RMON_R_P256TO511 Bit Fields */</span></div>
<div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_SHIFT        0</span></div>
<div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P256TO511_COUNT_SHIFT))&amp;ENET_RMON_R_P256TO511_COUNT_MASK)</span></div>
<div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="comment">/* RMON_R_P512TO1023 Bit Fields */</span></div>
<div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_MASK        0xFFFFu</span></div>
<div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_SHIFT       0</span></div>
<div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P512TO1023_COUNT_SHIFT))&amp;ENET_RMON_R_P512TO1023_COUNT_MASK)</span></div>
<div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="comment">/* RMON_R_P1024TO2047 Bit Fields */</span></div>
<div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_MASK       0xFFFFu</span></div>
<div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_SHIFT      0</span></div>
<div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P1024TO2047_COUNT_SHIFT))&amp;ENET_RMON_R_P1024TO2047_COUNT_MASK)</span></div>
<div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="comment">/* RMON_R_P_GTE2048 Bit Fields */</span></div>
<div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_MASK         0xFFFFu</span></div>
<div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_SHIFT        0</span></div>
<div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P_GTE2048_COUNT_SHIFT))&amp;ENET_RMON_R_P_GTE2048_COUNT_MASK)</span></div>
<div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="comment">/* RMON_R_OCTETS Bit Fields */</span></div>
<div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_MASK            0xFFFFFFFFu</span></div>
<div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_SHIFT           0</span></div>
<div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OCTETS_COUNT_SHIFT))&amp;ENET_RMON_R_OCTETS_COUNT_MASK)</span></div>
<div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="comment">/* IEEE_R_DROP Bit Fields */</span></div>
<div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_MASK              0xFFFFu</span></div>
<div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_SHIFT             0</span></div>
<div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_DROP_COUNT_SHIFT))&amp;ENET_IEEE_R_DROP_COUNT_MASK)</span></div>
<div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="comment">/* IEEE_R_FRAME_OK Bit Fields */</span></div>
<div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_MASK          0xFFFFu</span></div>
<div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT         0</span></div>
<div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_FRAME_OK_COUNT_MASK)</span></div>
<div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="comment">/* IEEE_R_CRC Bit Fields */</span></div>
<div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_MASK               0xFFFFu</span></div>
<div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_SHIFT              0</span></div>
<div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_CRC_COUNT_SHIFT))&amp;ENET_IEEE_R_CRC_COUNT_MASK)</span></div>
<div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="comment">/* IEEE_R_ALIGN Bit Fields */</span></div>
<div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_SHIFT            0</span></div>
<div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_ALIGN_COUNT_SHIFT))&amp;ENET_IEEE_R_ALIGN_COUNT_MASK)</span></div>
<div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="comment">/* IEEE_R_MACERR Bit Fields */</span></div>
<div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_MASK            0xFFFFu</span></div>
<div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_SHIFT           0</span></div>
<div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_R_MACERR_COUNT_MASK)</span></div>
<div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;<span class="comment">/* IEEE_R_FDXFC Bit Fields */</span></div>
<div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_MASK             0xFFFFu</span></div>
<div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_SHIFT            0</span></div>
<div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_R_FDXFC_COUNT_MASK)</span></div>
<div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="comment">/* IEEE_R_OCTETS_OK Bit Fields */</span></div>
<div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div>
<div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT        0</span></div>
<div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_OCTETS_OK_COUNT_MASK)</span></div>
<div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="comment">/* ATCR Bit Fields */</span></div>
<div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_MASK                        0x1u</span></div>
<div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_SHIFT                       0</span></div>
<div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_MASK                     0x4u</span></div>
<div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_SHIFT                    2</span></div>
<div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_MASK                    0x8u</span></div>
<div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_SHIFT                   3</span></div>
<div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_MASK                     0x10u</span></div>
<div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_SHIFT                    4</span></div>
<div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_MASK                    0x80u</span></div>
<div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_SHIFT                   7</span></div>
<div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_MASK                   0x200u</span></div>
<div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_SHIFT                  9</span></div>
<div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_MASK                   0x800u</span></div>
<div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_SHIFT                  11</span></div>
<div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_MASK                     0x2000u</span></div>
<div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_SHIFT                    13</span></div>
<div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="comment">/* ATVR Bit Fields */</span></div>
<div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_SHIFT                    0</span></div>
<div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATVR_ATIME_SHIFT))&amp;ENET_ATVR_ATIME_MASK)</span></div>
<div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="comment">/* ATOFF Bit Fields */</span></div>
<div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_SHIFT                  0</span></div>
<div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATOFF_OFFSET_SHIFT))&amp;ENET_ATOFF_OFFSET_MASK)</span></div>
<div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="comment">/* ATPER Bit Fields */</span></div>
<div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_SHIFT                  0</span></div>
<div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATPER_PERIOD_SHIFT))&amp;ENET_ATPER_PERIOD_MASK)</span></div>
<div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="comment">/* ATCOR Bit Fields */</span></div>
<div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_MASK                      0x7FFFFFFFu</span></div>
<div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_SHIFT                     0</span></div>
<div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCOR_COR_SHIFT))&amp;ENET_ATCOR_COR_MASK)</span></div>
<div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="comment">/* ATINC Bit Fields */</span></div>
<div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_MASK                      0x7Fu</span></div>
<div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_SHIFT                     0</span></div>
<div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_SHIFT))&amp;ENET_ATINC_INC_MASK)</span></div>
<div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_MASK                 0x7F00u</span></div>
<div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_SHIFT                8</span></div>
<div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_CORR_SHIFT))&amp;ENET_ATINC_INC_CORR_MASK)</span></div>
<div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="comment">/* ATSTMP Bit Fields */</span></div>
<div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_MASK               0xFFFFFFFFu</span></div>
<div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_SHIFT              0</span></div>
<div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATSTMP_TIMESTAMP_SHIFT))&amp;ENET_ATSTMP_TIMESTAMP_MASK)</span></div>
<div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="comment">/* TGSR Bit Fields */</span></div>
<div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_MASK                       0x1u</span></div>
<div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_SHIFT                      0</span></div>
<div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_MASK                       0x2u</span></div>
<div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_SHIFT                      1</span></div>
<div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_MASK                       0x4u</span></div>
<div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_SHIFT                      2</span></div>
<div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_MASK                       0x8u</span></div>
<div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_SHIFT                      3</span></div>
<div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div>
<div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_MASK                      0x1u</span></div>
<div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_SHIFT                     0</span></div>
<div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_MASK                     0x3Cu</span></div>
<div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_SHIFT                    2</span></div>
<div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TMODE_SHIFT))&amp;ENET_TCSR_TMODE_MASK)</span></div>
<div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_MASK                       0x40u</span></div>
<div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_SHIFT                      6</span></div>
<div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_MASK                        0x80u</span></div>
<div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_SHIFT                       7</span></div>
<div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;<span class="comment">/* TCCR Bit Fields */</span></div>
<div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_SHIFT                      0</span></div>
<div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCCR_TCC_SHIFT))&amp;ENET_TCCR_TCC_MASK)</span></div>
<div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160; <span class="comment">/* end of group ENET_Register_Masks */</span></div>
<div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;</div>
<div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;</div>
<div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;<span class="comment">/* ENET - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral.html#gab64a2d991cc2bd76dd55ee25a52dcb5c"> 7589</a></span>&#160;<span class="preprocessor">#define ENET_BASE_PTR                            ((ENET_MemMapPtr)0x400C0000u)</span></div>
<div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;</div>
<div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral.html#gaa42b0a3bb4d738c4d78a36663b481ff8"> 7591</a></span>&#160;<span class="preprocessor">#define ENET_BASE_PTRS                           { ENET_BASE_PTR }</span></div>
<div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;</div>
<div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="comment">   -- ENET - Register accessor macros</span></div>
<div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;</div>
<div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="comment">/* ENET - Register instance definitions */</span></div>
<div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="comment">/* ENET */</span></div>
<div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="preprocessor">#define ENET_EIR                                 ENET_EIR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor">#define ENET_EIMR                                ENET_EIMR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="preprocessor">#define ENET_RDAR                                ENET_RDAR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="preprocessor">#define ENET_TDAR                                ENET_TDAR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor">#define ENET_ECR                                 ENET_ECR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define ENET_MMFR                                ENET_MMFR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor">#define ENET_MSCR                                ENET_MSCR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="preprocessor">#define ENET_MIBC                                ENET_MIBC_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor">#define ENET_RCR                                 ENET_RCR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="preprocessor">#define ENET_TCR                                 ENET_TCR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="preprocessor">#define ENET_PALR                                ENET_PALR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="preprocessor">#define ENET_PAUR                                ENET_PAUR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="preprocessor">#define ENET_OPD                                 ENET_OPD_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="preprocessor">#define ENET_IAUR                                ENET_IAUR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="preprocessor">#define ENET_IALR                                ENET_IALR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor">#define ENET_GAUR                                ENET_GAUR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor">#define ENET_GALR                                ENET_GALR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="preprocessor">#define ENET_TFWR                                ENET_TFWR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="preprocessor">#define ENET_RDSR                                ENET_RDSR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor">#define ENET_TDSR                                ENET_TDSR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;<span class="preprocessor">#define ENET_MRBR                                ENET_MRBR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="preprocessor">#define ENET_RSFL                                ENET_RSFL_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="preprocessor">#define ENET_RSEM                                ENET_RSEM_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor">#define ENET_RAEM                                ENET_RAEM_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="preprocessor">#define ENET_RAFL                                ENET_RAFL_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="preprocessor">#define ENET_TSEM                                ENET_TSEM_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor">#define ENET_TAEM                                ENET_TAEM_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor">#define ENET_TAFL                                ENET_TAFL_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="preprocessor">#define ENET_TIPG                                ENET_TIPG_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">#define ENET_FTRL                                ENET_FTRL_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor">#define ENET_TACC                                ENET_TACC_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="preprocessor">#define ENET_RACC                                ENET_RACC_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define ENET_RMON_T_DROP                         ENET_RMON_T_DROP_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS                      ENET_RMON_T_PACKETS_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT                       ENET_RMON_T_BC_PKT_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT                       ENET_RMON_T_MC_PKT_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN                    ENET_RMON_T_CRC_ALIGN_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE                    ENET_RMON_T_UNDERSIZE_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE                     ENET_RMON_T_OVERSIZE_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG                         ENET_RMON_T_FRAG_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB                          ENET_RMON_T_JAB_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL                          ENET_RMON_T_COL_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64                          ENET_RMON_T_P64_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127                     ENET_RMON_T_P65TO127_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255                    ENET_RMON_T_P128TO255_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511                    ENET_RMON_T_P256TO511_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023                   ENET_RMON_T_P512TO1023_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047                  ENET_RMON_T_P1024TO2047_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048                    ENET_RMON_T_P_GTE2048_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS                       ENET_RMON_T_OCTETS_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DROP                         ENET_IEEE_T_DROP_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK                     ENET_IEEE_T_FRAME_OK_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL                         ENET_IEEE_T_1COL_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL                         ENET_IEEE_T_MCOL_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF                          ENET_IEEE_T_DEF_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL                         ENET_IEEE_T_LCOL_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL                        ENET_IEEE_T_EXCOL_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR                       ENET_IEEE_T_MACERR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR                        ENET_IEEE_T_CSERR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE                          ENET_IEEE_T_SQE_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC                        ENET_IEEE_T_FDXFC_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK                    ENET_IEEE_T_OCTETS_OK_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS                      ENET_RMON_R_PACKETS_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT                       ENET_RMON_R_BC_PKT_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT                       ENET_RMON_R_MC_PKT_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN                    ENET_RMON_R_CRC_ALIGN_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE                    ENET_RMON_R_UNDERSIZE_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE                     ENET_RMON_R_OVERSIZE_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG                         ENET_RMON_R_FRAG_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB                          ENET_RMON_R_JAB_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="preprocessor">#define ENET_RMON_R_RESVD_0                      ENET_RMON_R_RESVD_0_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64                          ENET_RMON_R_P64_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127                     ENET_RMON_R_P65TO127_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255                    ENET_RMON_R_P128TO255_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511                    ENET_RMON_R_P256TO511_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023                   ENET_RMON_R_P512TO1023_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047                  ENET_RMON_R_P1024TO2047_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048                    ENET_RMON_R_P_GTE2048_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS                       ENET_RMON_R_OCTETS_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP                         ENET_IEEE_R_DROP_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK                     ENET_IEEE_R_FRAME_OK_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC                          ENET_IEEE_R_CRC_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN                        ENET_IEEE_R_ALIGN_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR                       ENET_IEEE_R_MACERR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC                        ENET_IEEE_R_FDXFC_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK                    ENET_IEEE_R_OCTETS_OK_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="preprocessor">#define ENET_ATCR                                ENET_ATCR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="preprocessor">#define ENET_ATVR                                ENET_ATVR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="preprocessor">#define ENET_ATOFF                               ENET_ATOFF_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor">#define ENET_ATPER                               ENET_ATPER_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="preprocessor">#define ENET_ATCOR                               ENET_ATCOR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor">#define ENET_ATINC                               ENET_ATINC_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="preprocessor">#define ENET_ATSTMP                              ENET_ATSTMP_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="preprocessor">#define ENET_TGSR                                ENET_TGSR_REG(ENET_BASE_PTR)</span></div>
<div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor">#define ENET_TCSR0                               ENET_TCSR_REG(ENET_BASE_PTR,0)</span></div>
<div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor">#define ENET_TCCR0                               ENET_TCCR_REG(ENET_BASE_PTR,0)</span></div>
<div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor">#define ENET_TCSR1                               ENET_TCSR_REG(ENET_BASE_PTR,1)</span></div>
<div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">#define ENET_TCCR1                               ENET_TCCR_REG(ENET_BASE_PTR,1)</span></div>
<div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="preprocessor">#define ENET_TCSR2                               ENET_TCSR_REG(ENET_BASE_PTR,2)</span></div>
<div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor">#define ENET_TCCR2                               ENET_TCCR_REG(ENET_BASE_PTR,2)</span></div>
<div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor">#define ENET_TCSR3                               ENET_TCSR_REG(ENET_BASE_PTR,3)</span></div>
<div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor">#define ENET_TCCR3                               ENET_TCCR_REG(ENET_BASE_PTR,3)</span></div>
<div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;</div>
<div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="comment">/* ENET - Register array accessors */</span></div>
<div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="preprocessor">#define ENET_TCSR(index)                         ENET_TCSR_REG(ENET_BASE_PTR,index)</span></div>
<div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="preprocessor">#define ENET_TCCR(index)                         ENET_TCCR_REG(ENET_BASE_PTR,index)</span></div>
<div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160; <span class="comment">/* end of group ENET_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;</div>
<div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160; <span class="comment">/* end of group ENET_Peripheral */</span></div>
<div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;</div>
<div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;</div>
<div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="comment">   -- ETB</span></div>
<div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;</div>
<div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html"> 7732</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_t_b___mem_map.html">ETB_MemMap</a> {</div>
<div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a1c10bbda4ba1bbe562b76e90bcb1bc61"> 7734</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a1c10bbda4ba1bbe562b76e90bcb1bc61">RDP</a>;                                    </div>
<div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;  uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a5a471e968aca953fb748c16b10d56939"> 7736</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a5a471e968aca953fb748c16b10d56939">STS</a>;                                    </div>
<div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a270d960dd4107f020db1f9bf7ef845df"> 7737</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a270d960dd4107f020db1f9bf7ef845df">RRD</a>;                                    </div>
<div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a891b26a3c18779f393b9f699f42c9916"> 7738</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a891b26a3c18779f393b9f699f42c9916">RRP</a>;                                    </div>
<div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a32780b4c79a1f22e2616d845f306f264"> 7739</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a32780b4c79a1f22e2616d845f306f264">RWP</a>;                                    </div>
<div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a96dc184cb9f6ea6ba7b299b05c58d4ed"> 7740</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a96dc184cb9f6ea6ba7b299b05c58d4ed">TRG</a>;                                    </div>
<div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a12988dd241cd1b4936f513afcd6fa803"> 7741</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a12988dd241cd1b4936f513afcd6fa803">CTL</a>;                                    </div>
<div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a44fa135beae1216f33813266c1cdd08b"> 7742</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a44fa135beae1216f33813266c1cdd08b">RWD</a>;                                    </div>
<div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;  uint8_t RESERVED_2[728];</div>
<div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a329d4e3cc86aa6064657bb9a37096e31"> 7744</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a329d4e3cc86aa6064657bb9a37096e31">FFSR</a>;                                   </div>
<div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a80b6d342085b83ee0a5ede7f9651bd59"> 7745</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a80b6d342085b83ee0a5ede7f9651bd59">FFCR</a>;                                   </div>
<div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;  uint8_t RESERVED_3[3032];</div>
<div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#acdc0e8395d63098ffbbaa63cc05ceb7e"> 7747</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#acdc0e8395d63098ffbbaa63cc05ceb7e">ITMISCOP0</a>;                              </div>
<div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a136987669379af39a12062922fee39b1"> 7748</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a136987669379af39a12062922fee39b1">ITTRFLINACK</a>;                            </div>
<div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a15ffb02eb23af7c4ee5a13922f3f5d37"> 7749</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a15ffb02eb23af7c4ee5a13922f3f5d37">ITTRFLIN</a>;                               </div>
<div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a7dfaed9b0dca763ce269813543c7bf83"> 7750</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a7dfaed9b0dca763ce269813543c7bf83">ITATBDATA0</a>;                             </div>
<div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a1c0bbc031154c0fb2c335b4cffadb9e5"> 7751</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a1c0bbc031154c0fb2c335b4cffadb9e5">ITATBCTR2</a>;                              </div>
<div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#af2f4b9c2591e22c26c35cf21bf023f32"> 7752</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#af2f4b9c2591e22c26c35cf21bf023f32">ITATBCTR1</a>;                              </div>
<div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a9da4a06848bfc47161b31c234eaaeb81"> 7753</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a9da4a06848bfc47161b31c234eaaeb81">ITATBCTR0</a>;                              </div>
<div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;  uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#acf9a92d3db15cc318551da316524d21b"> 7755</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#acf9a92d3db15cc318551da316524d21b">ITCTRL</a>;                                 </div>
<div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;  uint8_t RESERVED_5[156];</div>
<div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a86f547f97e9ad1895c1fb03ae9c25931"> 7757</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a86f547f97e9ad1895c1fb03ae9c25931">CLAIMSET</a>;                               </div>
<div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a0cb75f3c7b540c1f7745a67001822749"> 7758</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a0cb75f3c7b540c1f7745a67001822749">CLAIMCLR</a>;                               </div>
<div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;  uint8_t RESERVED_6[8];</div>
<div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#ae5221e565fed13a5f544c207c5f18843"> 7760</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#ae5221e565fed13a5f544c207c5f18843">LAR</a>;                                    </div>
<div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a92be1954eec6c20cefd3f7a2ea2fc2b7"> 7761</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a92be1954eec6c20cefd3f7a2ea2fc2b7">LSR</a>;                                    </div>
<div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a446ff3dd57fdb7ef19dcb892d05455a7"> 7762</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a446ff3dd57fdb7ef19dcb892d05455a7">AUTHSTATUS</a>;                             </div>
<div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;  uint8_t RESERVED_7[12];</div>
<div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a135d6824f41332aa21abb897832a19a4"> 7764</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a135d6824f41332aa21abb897832a19a4">DEVID</a>;                                  </div>
<div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a7c8b85bd88e8e639a4a75216ab918c88"> 7765</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a7c8b85bd88e8e639a4a75216ab918c88">DEVTYPE</a>;                                </div>
<div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#aab4e4aba29d9ec426e0f2e218903a4f0"> 7766</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#aab4e4aba29d9ec426e0f2e218903a4f0">PIDR4</a>;                                  </div>
<div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a29dbd40dd92aaf2fc1674f9f38ef1a5e"> 7767</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a29dbd40dd92aaf2fc1674f9f38ef1a5e">PIDR5</a>;                                  </div>
<div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#aa7b42abfbe48ecbae7727e614304f2e5"> 7768</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#aa7b42abfbe48ecbae7727e614304f2e5">PIDR6</a>;                                  </div>
<div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#afe2e7e50c2713a52cce9a89e6dcb0e1c"> 7769</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#afe2e7e50c2713a52cce9a89e6dcb0e1c">PIDR7</a>;                                  </div>
<div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a7cca8cc873dc51b739a8f2a26b01cd22"> 7770</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a7cca8cc873dc51b739a8f2a26b01cd22">PIDR0</a>;                                  </div>
<div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a608af25e75d3f8e98b484e53c286aaed"> 7771</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a608af25e75d3f8e98b484e53c286aaed">PIDR1</a>;                                  </div>
<div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a29cf14afb49d11bc1c1ab4df4b9b23f5"> 7772</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a29cf14afb49d11bc1c1ab4df4b9b23f5">PIDR2</a>;                                  </div>
<div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#aca8df6dc059f2ca8eb432f2f74a09149"> 7773</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#aca8df6dc059f2ca8eb432f2f74a09149">PIDR3</a>;                                  </div>
<div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a084d9f4d6b483f57a07d844cf1bf18d7"> 7774</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a084d9f4d6b483f57a07d844cf1bf18d7">CIDR0</a>;                                  </div>
<div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#afc0480cceefc94fc8b2e730bb04cfd4f"> 7775</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#afc0480cceefc94fc8b2e730bb04cfd4f">CIDR1</a>;                                  </div>
<div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a21c4d78f89b6495cdcd781c34f483f42"> 7776</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a21c4d78f89b6495cdcd781c34f483f42">CIDR2</a>;                                  </div>
<div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a54c5d31e149764075338797e0705a826"> 7777</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_b___mem_map.html#a54c5d31e149764075338797e0705a826">CIDR3</a>;                                  </div>
<div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___e_t_b___peripheral.html#ga8b44c770780865d622e8799d88981d9e">ETB_MemMapPtr</a>;</div>
<div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;</div>
<div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="comment">   -- ETB - Register accessor macros</span></div>
<div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;</div>
<div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="comment">/* ETB - Register accessors */</span></div>
<div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="preprocessor">#define ETB_RDP_REG(base)                        ((base)-&gt;RDP)</span></div>
<div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="preprocessor">#define ETB_STS_REG(base)                        ((base)-&gt;STS)</span></div>
<div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="preprocessor">#define ETB_RRD_REG(base)                        ((base)-&gt;RRD)</span></div>
<div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="preprocessor">#define ETB_RRP_REG(base)                        ((base)-&gt;RRP)</span></div>
<div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="preprocessor">#define ETB_RWP_REG(base)                        ((base)-&gt;RWP)</span></div>
<div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="preprocessor">#define ETB_TRG_REG(base)                        ((base)-&gt;TRG)</span></div>
<div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="preprocessor">#define ETB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div>
<div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor">#define ETB_RWD_REG(base)                        ((base)-&gt;RWD)</span></div>
<div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="preprocessor">#define ETB_FFSR_REG(base)                       ((base)-&gt;FFSR)</span></div>
<div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="preprocessor">#define ETB_FFCR_REG(base)                       ((base)-&gt;FFCR)</span></div>
<div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="preprocessor">#define ETB_ITMISCOP0_REG(base)                  ((base)-&gt;ITMISCOP0)</span></div>
<div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="preprocessor">#define ETB_ITTRFLINACK_REG(base)                ((base)-&gt;ITTRFLINACK)</span></div>
<div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="preprocessor">#define ETB_ITTRFLIN_REG(base)                   ((base)-&gt;ITTRFLIN)</span></div>
<div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="preprocessor">#define ETB_ITATBDATA0_REG(base)                 ((base)-&gt;ITATBDATA0)</span></div>
<div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor">#define ETB_ITATBCTR2_REG(base)                  ((base)-&gt;ITATBCTR2)</span></div>
<div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="preprocessor">#define ETB_ITATBCTR1_REG(base)                  ((base)-&gt;ITATBCTR1)</span></div>
<div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="preprocessor">#define ETB_ITATBCTR0_REG(base)                  ((base)-&gt;ITATBCTR0)</span></div>
<div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="preprocessor">#define ETB_ITCTRL_REG(base)                     ((base)-&gt;ITCTRL)</span></div>
<div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="preprocessor">#define ETB_CLAIMSET_REG(base)                   ((base)-&gt;CLAIMSET)</span></div>
<div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="preprocessor">#define ETB_CLAIMCLR_REG(base)                   ((base)-&gt;CLAIMCLR)</span></div>
<div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="preprocessor">#define ETB_LAR_REG(base)                        ((base)-&gt;LAR)</span></div>
<div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="preprocessor">#define ETB_LSR_REG(base)                        ((base)-&gt;LSR)</span></div>
<div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor">#define ETB_AUTHSTATUS_REG(base)                 ((base)-&gt;AUTHSTATUS)</span></div>
<div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor">#define ETB_DEVID_REG(base)                      ((base)-&gt;DEVID)</span></div>
<div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor">#define ETB_DEVTYPE_REG(base)                    ((base)-&gt;DEVTYPE)</span></div>
<div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="preprocessor">#define ETB_PIDR4_REG(base)                      ((base)-&gt;PIDR4)</span></div>
<div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="preprocessor">#define ETB_PIDR5_REG(base)                      ((base)-&gt;PIDR5)</span></div>
<div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor">#define ETB_PIDR6_REG(base)                      ((base)-&gt;PIDR6)</span></div>
<div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="preprocessor">#define ETB_PIDR7_REG(base)                      ((base)-&gt;PIDR7)</span></div>
<div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="preprocessor">#define ETB_PIDR0_REG(base)                      ((base)-&gt;PIDR0)</span></div>
<div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define ETB_PIDR1_REG(base)                      ((base)-&gt;PIDR1)</span></div>
<div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor">#define ETB_PIDR2_REG(base)                      ((base)-&gt;PIDR2)</span></div>
<div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define ETB_PIDR3_REG(base)                      ((base)-&gt;PIDR3)</span></div>
<div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define ETB_CIDR0_REG(base)                      ((base)-&gt;CIDR0)</span></div>
<div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor">#define ETB_CIDR1_REG(base)                      ((base)-&gt;CIDR1)</span></div>
<div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor">#define ETB_CIDR2_REG(base)                      ((base)-&gt;CIDR2)</span></div>
<div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor">#define ETB_CIDR3_REG(base)                      ((base)-&gt;CIDR3)</span></div>
<div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160; <span class="comment">/* end of group ETB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;</div>
<div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;</div>
<div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="comment">   -- ETB Register Masks</span></div>
<div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160; <span class="comment">/* end of group ETB_Register_Masks */</span></div>
<div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;</div>
<div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;</div>
<div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="comment">/* ETB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="group___e_t_b___peripheral.html#gaaefe9b614cb5542a69cb7461307f1267"> 7851</a></span>&#160;<span class="preprocessor">#define ETB_BASE_PTR                             ((ETB_MemMapPtr)0xE0042000u)</span></div>
<div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;</div>
<div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___e_t_b___peripheral.html#gac711afdddacdf91115488b20e07ded2f"> 7853</a></span>&#160;<span class="preprocessor">#define ETB_BASE_PTRS                            { ETB_BASE_PTR }</span></div>
<div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;</div>
<div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="comment">   -- ETB - Register accessor macros</span></div>
<div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;</div>
<div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="comment">/* ETB - Register instance definitions */</span></div>
<div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="comment">/* ETB */</span></div>
<div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="preprocessor">#define ETB_RDP                                  ETB_RDP_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="preprocessor">#define ETB_STS                                  ETB_STS_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="preprocessor">#define ETB_RRD                                  ETB_RRD_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="preprocessor">#define ETB_RRP                                  ETB_RRP_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor">#define ETB_RWP                                  ETB_RWP_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="preprocessor">#define ETB_TRG                                  ETB_TRG_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor">#define ETB_CTL                                  ETB_CTL_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">#define ETB_RWD                                  ETB_RWD_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="preprocessor">#define ETB_FFSR                                 ETB_FFSR_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor">#define ETB_FFCR                                 ETB_FFCR_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define ETB_ITMISCOP0                            ETB_ITMISCOP0_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="preprocessor">#define ETB_ITTRFLINACK                          ETB_ITTRFLINACK_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor">#define ETB_ITTRFLIN                             ETB_ITTRFLIN_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor">#define ETB_ITATBDATA0                           ETB_ITATBDATA0_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="preprocessor">#define ETB_ITATBCTR2                            ETB_ITATBCTR2_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="preprocessor">#define ETB_ITATBCTR1                            ETB_ITATBCTR1_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor">#define ETB_ITATBCTR0                            ETB_ITATBCTR0_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="preprocessor">#define ETB_ITCTRL                               ETB_ITCTRL_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="preprocessor">#define ETB_CLAIMSET                             ETB_CLAIMSET_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define ETB_CLAIMCLR                             ETB_CLAIMCLR_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor">#define ETB_LAR                                  ETB_LAR_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="preprocessor">#define ETB_LSR                                  ETB_LSR_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define ETB_AUTHSTATUS                           ETB_AUTHSTATUS_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor">#define ETB_DEVID                                ETB_DEVID_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor">#define ETB_DEVTYPE                              ETB_DEVTYPE_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor">#define ETB_PIDR4                                ETB_PIDR4_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor">#define ETB_PIDR5                                ETB_PIDR5_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="preprocessor">#define ETB_PIDR6                                ETB_PIDR6_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define ETB_PIDR7                                ETB_PIDR7_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor">#define ETB_PIDR0                                ETB_PIDR0_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor">#define ETB_PIDR1                                ETB_PIDR1_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define ETB_PIDR2                                ETB_PIDR2_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define ETB_PIDR3                                ETB_PIDR3_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor">#define ETB_CIDR0                                ETB_CIDR0_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define ETB_CIDR1                                ETB_CIDR1_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor">#define ETB_CIDR2                                ETB_CIDR2_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor">#define ETB_CIDR3                                ETB_CIDR3_REG(ETB_BASE_PTR)</span></div>
<div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160; <span class="comment">/* end of group ETB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;</div>
<div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160; <span class="comment">/* end of group ETB_Peripheral */</span></div>
<div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;</div>
<div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;</div>
<div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="comment">   -- ETF</span></div>
<div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;</div>
<div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html"> 7925</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_t_f___mem_map.html">ETF_MemMap</a> {</div>
<div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#ad893993c7fca4a17b0e50d48283dc8a4"> 7926</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#ad893993c7fca4a17b0e50d48283dc8a4">FCR</a>;                                    </div>
<div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#aa50938e7ba3b91d0bc8417397ef82267"> 7927</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#aa50938e7ba3b91d0bc8417397ef82267">PCR</a>;                                    </div>
<div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;  uint8_t RESERVED_0[3812];</div>
<div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#ab9991b5782efe3ff465d49f40ed0bbfa"> 7929</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#ab9991b5782efe3ff465d49f40ed0bbfa">ITATBDATA0</a>;                             </div>
<div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#ab6920fa131f508ff5a9b6817be95bed5"> 7930</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#ab6920fa131f508ff5a9b6817be95bed5">ITATBCTR2</a>;                              </div>
<div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a43cd2057b8fcb847375a18e4638f923e"> 7931</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a43cd2057b8fcb847375a18e4638f923e">ITATBCTR1</a>;                              </div>
<div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a25f602259e8235c0a7d5a95d27a0ad8d"> 7932</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a25f602259e8235c0a7d5a95d27a0ad8d">ITATBCTR0</a>;                              </div>
<div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;  uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a287d5070161434a42360e126bd310a1a"> 7934</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a287d5070161434a42360e126bd310a1a">ITCTRL</a>;                                 </div>
<div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;  uint8_t RESERVED_2[156];</div>
<div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a044d760d7129c74de25a8f82ea1b4624"> 7936</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a044d760d7129c74de25a8f82ea1b4624">CLAIMSET</a>;                               </div>
<div class="line"><a name="l07937"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a91788605a9f984b8e1a998b4f9b0b606"> 7937</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a91788605a9f984b8e1a998b4f9b0b606">CLAIMCLR</a>;                               </div>
<div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;  uint8_t RESERVED_3[8];</div>
<div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#ac5caea67f9fed40ab8f183954f6401a8"> 7939</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#ac5caea67f9fed40ab8f183954f6401a8">LAR</a>;                                    </div>
<div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a404d7b7ce01537cb61bbb7c2d2ec1de5"> 7940</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a404d7b7ce01537cb61bbb7c2d2ec1de5">LSR</a>;                                    </div>
<div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#ae403364ae54b1eb918a559349465a7a8"> 7941</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#ae403364ae54b1eb918a559349465a7a8">AUTHSTATUS</a>;                             </div>
<div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;  uint8_t RESERVED_4[12];</div>
<div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#aee80b184feed55cdc9d611672417d6e6"> 7943</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#aee80b184feed55cdc9d611672417d6e6">DEVID</a>;                                  </div>
<div class="line"><a name="l07944"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a6bc4c22708e71bde72f0c04236c471c5"> 7944</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a6bc4c22708e71bde72f0c04236c471c5">DEVTYPE</a>;                                </div>
<div class="line"><a name="l07945"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a955a81d9c5e73e129ca965fa226bfde8"> 7945</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a955a81d9c5e73e129ca965fa226bfde8">PIDR4</a>;                                  </div>
<div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a3054ae260a217f950e2c7793ff27855d"> 7946</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a3054ae260a217f950e2c7793ff27855d">PIDR5</a>;                                  </div>
<div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a3448111767c72273ead546c08f49047b"> 7947</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a3448111767c72273ead546c08f49047b">PIDR6</a>;                                  </div>
<div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a53393d8ce48a43bed1d5568561776a5c"> 7948</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a53393d8ce48a43bed1d5568561776a5c">PIDR7</a>;                                  </div>
<div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a0ed9ad5240882ee853a4f4e8871c145f"> 7949</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a0ed9ad5240882ee853a4f4e8871c145f">PIDR0</a>;                                  </div>
<div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a70c724eb6523bbe1eedd98c71922cf65"> 7950</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a70c724eb6523bbe1eedd98c71922cf65">PIDR1</a>;                                  </div>
<div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a4b3e618b1219f136bfd2e2846b1c1b1c"> 7951</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a4b3e618b1219f136bfd2e2846b1c1b1c">PIDR2</a>;                                  </div>
<div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a1132bf279f207a39e89f2fab3d384308"> 7952</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a1132bf279f207a39e89f2fab3d384308">PIDR3</a>;                                  </div>
<div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#aa11e0d070ab0917209b9dbd000f0dd3f"> 7953</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#aa11e0d070ab0917209b9dbd000f0dd3f">CIDR0</a>;                                  </div>
<div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#af7c4231d402d34bc78649e996d0595a5"> 7954</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#af7c4231d402d34bc78649e996d0595a5">CIDR1</a>;                                  </div>
<div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#aa4497a28e03196ee5a3d4c6cf8a7892f"> 7955</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#aa4497a28e03196ee5a3d4c6cf8a7892f">CIDR2</a>;                                  </div>
<div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="struct_e_t_f___mem_map.html#a8ff6c84678887a89964218abe295b05f"> 7956</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_f___mem_map.html#a8ff6c84678887a89964218abe295b05f">CIDR3</a>;                                  </div>
<div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___e_t_f___peripheral.html#ga3b20bc884bec4b23870d47a4e2f9a118">ETF_MemMapPtr</a>;</div>
<div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;</div>
<div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="comment">   -- ETF - Register accessor macros</span></div>
<div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;</div>
<div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="comment">/* ETF - Register accessors */</span></div>
<div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="preprocessor">#define ETF_FCR_REG(base)                        ((base)-&gt;FCR)</span></div>
<div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define ETF_PCR_REG(base)                        ((base)-&gt;PCR)</span></div>
<div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_REG(base)                 ((base)-&gt;ITATBDATA0)</span></div>
<div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2_REG(base)                  ((base)-&gt;ITATBCTR2)</span></div>
<div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define ETF_ITATBCTR1_REG(base)                  ((base)-&gt;ITATBCTR1)</span></div>
<div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_REG(base)                  ((base)-&gt;ITATBCTR0)</span></div>
<div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="preprocessor">#define ETF_ITCTRL_REG(base)                     ((base)-&gt;ITCTRL)</span></div>
<div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define ETF_CLAIMSET_REG(base)                   ((base)-&gt;CLAIMSET)</span></div>
<div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor">#define ETF_CLAIMCLR_REG(base)                   ((base)-&gt;CLAIMCLR)</span></div>
<div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="preprocessor">#define ETF_LAR_REG(base)                        ((base)-&gt;LAR)</span></div>
<div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor">#define ETF_LSR_REG(base)                        ((base)-&gt;LSR)</span></div>
<div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor">#define ETF_AUTHSTATUS_REG(base)                 ((base)-&gt;AUTHSTATUS)</span></div>
<div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="preprocessor">#define ETF_DEVID_REG(base)                      ((base)-&gt;DEVID)</span></div>
<div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor">#define ETF_DEVTYPE_REG(base)                    ((base)-&gt;DEVTYPE)</span></div>
<div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor">#define ETF_PIDR4_REG(base)                      ((base)-&gt;PIDR4)</span></div>
<div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="preprocessor">#define ETF_PIDR5_REG(base)                      ((base)-&gt;PIDR5)</span></div>
<div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor">#define ETF_PIDR6_REG(base)                      ((base)-&gt;PIDR6)</span></div>
<div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor">#define ETF_PIDR7_REG(base)                      ((base)-&gt;PIDR7)</span></div>
<div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="preprocessor">#define ETF_PIDR0_REG(base)                      ((base)-&gt;PIDR0)</span></div>
<div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define ETF_PIDR1_REG(base)                      ((base)-&gt;PIDR1)</span></div>
<div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define ETF_PIDR2_REG(base)                      ((base)-&gt;PIDR2)</span></div>
<div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="preprocessor">#define ETF_PIDR3_REG(base)                      ((base)-&gt;PIDR3)</span></div>
<div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor">#define ETF_CIDR0_REG(base)                      ((base)-&gt;CIDR0)</span></div>
<div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define ETF_CIDR1_REG(base)                      ((base)-&gt;CIDR1)</span></div>
<div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="preprocessor">#define ETF_CIDR2_REG(base)                      ((base)-&gt;CIDR2)</span></div>
<div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor">#define ETF_CIDR3_REG(base)                      ((base)-&gt;CIDR3)</span></div>
<div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160; <span class="comment">/* end of group ETF_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;</div>
<div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;</div>
<div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="comment">   -- ETF Register Masks</span></div>
<div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160; <span class="comment">/* end of group ETF_Register_Masks */</span></div>
<div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;</div>
<div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;</div>
<div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="comment">/* ETF - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___e_t_f___peripheral.html#ga46da3f879a5311a0651d7908021daa5e"> 8019</a></span>&#160;<span class="preprocessor">#define ETF_BASE_PTR                             ((ETF_MemMapPtr)0xE0043000u)</span></div>
<div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;</div>
<div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___e_t_f___peripheral.html#ga9b5fbcfe81b6b5df44eca49c314c4806"> 8021</a></span>&#160;<span class="preprocessor">#define ETF_BASE_PTRS                            { ETF_BASE_PTR }</span></div>
<div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;</div>
<div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="comment">   -- ETF - Register accessor macros</span></div>
<div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;</div>
<div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="comment">/* ETF - Register instance definitions */</span></div>
<div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="comment">/* ETF */</span></div>
<div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="preprocessor">#define ETF_FCR                                  ETF_FCR_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define ETF_PCR                                  ETF_PCR_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0                           ETF_ITATBDATA0_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2                            ETF_ITATBCTR2_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor">#define ETF_ITATBCTR1                            ETF_ITATBCTR1_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0                            ETF_ITATBCTR0_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor">#define ETF_ITCTRL                               ETF_ITCTRL_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="preprocessor">#define ETF_CLAIMSET                             ETF_CLAIMSET_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define ETF_CLAIMCLR                             ETF_CLAIMCLR_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define ETF_LAR                                  ETF_LAR_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor">#define ETF_LSR                                  ETF_LSR_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor">#define ETF_AUTHSTATUS                           ETF_AUTHSTATUS_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor">#define ETF_DEVID                                ETF_DEVID_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define ETF_DEVTYPE                              ETF_DEVTYPE_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="preprocessor">#define ETF_PIDR4                                ETF_PIDR4_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor">#define ETF_PIDR5                                ETF_PIDR5_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define ETF_PIDR6                                ETF_PIDR6_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="preprocessor">#define ETF_PIDR7                                ETF_PIDR7_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="preprocessor">#define ETF_PIDR0                                ETF_PIDR0_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="preprocessor">#define ETF_PIDR1                                ETF_PIDR1_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define ETF_PIDR2                                ETF_PIDR2_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define ETF_PIDR3                                ETF_PIDR3_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="preprocessor">#define ETF_CIDR0                                ETF_CIDR0_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="preprocessor">#define ETF_CIDR1                                ETF_CIDR1_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">#define ETF_CIDR2                                ETF_CIDR2_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define ETF_CIDR3                                ETF_CIDR3_REG(ETF_BASE_PTR)</span></div>
<div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160; <span class="comment">/* end of group ETF_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;</div>
<div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160; <span class="comment">/* end of group ETF_Peripheral */</span></div>
<div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;</div>
<div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;</div>
<div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="comment">   -- ETM</span></div>
<div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;</div>
<div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html"> 8082</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_t_m___mem_map.html">ETM_MemMap</a> {</div>
<div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a1073427a5d49856222f104cfccad7dc9"> 8083</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a1073427a5d49856222f104cfccad7dc9">CR</a>;                                     </div>
<div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ae429b2d6bbe8b448eefc4e9a19ef6435"> 8084</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#ae429b2d6bbe8b448eefc4e9a19ef6435">CCR</a>;                                    </div>
<div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a0acebf95863ac9ae5ccbc9a87e48be62"> 8085</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a0acebf95863ac9ae5ccbc9a87e48be62">TRIGGER</a>;                                </div>
<div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#af91fa67ecfbfa6eb2d20588bbf32215b"> 8087</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#af91fa67ecfbfa6eb2d20588bbf32215b">SR</a>;                                     </div>
<div class="line"><a name="l08088"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a21304c0be7e04790f0c022f40d2ef1aa"> 8088</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a21304c0be7e04790f0c022f40d2ef1aa">SCR</a>;                                    </div>
<div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;  uint8_t RESERVED_1[8];</div>
<div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a8f38f88c8652ae9e793d53c519dd657e"> 8090</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a8f38f88c8652ae9e793d53c519dd657e">EEVR</a>;                                   </div>
<div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a190e1e7ffbcf9b1b6c6d543aa4e1fbc4"> 8091</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a190e1e7ffbcf9b1b6c6d543aa4e1fbc4">TECR1</a>;                                  </div>
<div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ad9b815d0f98a1553e6ca965a2d0c2264"> 8092</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#ad9b815d0f98a1553e6ca965a2d0c2264">FFLR</a>;                                   </div>
<div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;  uint8_t RESERVED_2[276];</div>
<div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#aa83f53db92961a712ee31a8b810f0fad"> 8094</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#aa83f53db92961a712ee31a8b810f0fad">CNTRLDVR1</a>;                              </div>
<div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;  uint8_t RESERVED_3[156];</div>
<div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#af01a13d412cdc4037d95e27ac51c64bd"> 8096</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#af01a13d412cdc4037d95e27ac51c64bd">SYNCFR</a>;                                 </div>
<div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a86a9b1a2c070dbd2726e755884425de5"> 8097</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a86a9b1a2c070dbd2726e755884425de5">IDR</a>;                                    </div>
<div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a94aeaa48b0535d838c20834618b26f4a"> 8098</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a94aeaa48b0535d838c20834618b26f4a">CCER</a>;                                   </div>
<div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;  uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a81f0d20c0c8efb46c6c06bcc30c5947e"> 8100</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a81f0d20c0c8efb46c6c06bcc30c5947e">TESSEICR</a>;                               </div>
<div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;  uint8_t RESERVED_5[4];</div>
<div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ad30bdaff018bc7d3b586ce0ca41dfd9b"> 8102</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#ad30bdaff018bc7d3b586ce0ca41dfd9b">TSEVR</a>;                                  </div>
<div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;  uint8_t RESERVED_6[4];</div>
<div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a9f0f88f9e4c2bbb77d22f216cce40e7a"> 8104</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a9f0f88f9e4c2bbb77d22f216cce40e7a">TRACEIDR</a>;                               </div>
<div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;  uint8_t RESERVED_7[4];</div>
<div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a584ac31c6dcec464f98ceece5b76d1f6"> 8106</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a584ac31c6dcec464f98ceece5b76d1f6">IDR2</a>;                                   </div>
<div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;  uint8_t RESERVED_8[264];</div>
<div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a9fa7ceaef6263bb4f389dd0b62517a9e"> 8108</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a9fa7ceaef6263bb4f389dd0b62517a9e">PDSR</a>;                                   </div>
<div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;  uint8_t RESERVED_9[3016];</div>
<div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ab0288cb0941aa3a494bc261eef1144f7"> 8110</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#ab0288cb0941aa3a494bc261eef1144f7">ITMISCIN</a>;                               </div>
<div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;  uint8_t RESERVED_10[4];</div>
<div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a85a29fa5f53cb199fd980f61593d4c45"> 8112</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a85a29fa5f53cb199fd980f61593d4c45">ITTRIGOUT</a>;                              </div>
<div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;  uint8_t RESERVED_11[4];</div>
<div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ac2904f8a9c14b9bc63b82fddb4595962"> 8114</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#ac2904f8a9c14b9bc63b82fddb4595962">ITATBCTR2</a>;                              </div>
<div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;  uint8_t RESERVED_12[4];</div>
<div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#aa5fdf34d92821f87bbcde2dbb43a6d3c"> 8116</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#aa5fdf34d92821f87bbcde2dbb43a6d3c">ITATBCTR0</a>;                              </div>
<div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;  uint8_t RESERVED_13[4];</div>
<div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a01935d66d22a870449dfbcae7f735fd8"> 8118</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a01935d66d22a870449dfbcae7f735fd8">ITCTRL</a>;                                 </div>
<div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;  uint8_t RESERVED_14[156];</div>
<div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a410e895c96250842d992c62e914062ab"> 8120</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a410e895c96250842d992c62e914062ab">CLAIMSET</a>;                               </div>
<div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a7e03dd9e31abcfe824f7b81b3cd4207f"> 8121</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a7e03dd9e31abcfe824f7b81b3cd4207f">CLAIMCLR</a>;                               </div>
<div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;  uint8_t RESERVED_15[8];</div>
<div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a3e7f9350f82e25fe0112095043733e96"> 8123</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a3e7f9350f82e25fe0112095043733e96">LAR</a>;                                    </div>
<div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a49d085205e5533bde644d064121739f2"> 8124</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a49d085205e5533bde644d064121739f2">LSR</a>;                                    </div>
<div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a51a11fd9f2d1c734621098efd2b71493"> 8125</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a51a11fd9f2d1c734621098efd2b71493">AUTHSTATUS</a>;                             </div>
<div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;  uint8_t RESERVED_16[16];</div>
<div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a860e1c89b58a257cd4783a2c488360ee"> 8127</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a860e1c89b58a257cd4783a2c488360ee">DEVTYPE</a>;                                </div>
<div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a5ee81b650eb5614f457473769ea8fb89"> 8128</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a5ee81b650eb5614f457473769ea8fb89">PIDR4</a>;                                  </div>
<div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#abc897f6c82134908fb148e9283399e7c"> 8129</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#abc897f6c82134908fb148e9283399e7c">PIDR5</a>;                                  </div>
<div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a2c8b019b70ddbec18c4ee65fa670f6f7"> 8130</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a2c8b019b70ddbec18c4ee65fa670f6f7">PIDR6</a>;                                  </div>
<div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ad50208a539be49c2689ceae20ad53af4"> 8131</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#ad50208a539be49c2689ceae20ad53af4">PIDR7</a>;                                  </div>
<div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a8e28324e300b4ce198839c4365ac2c19"> 8132</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a8e28324e300b4ce198839c4365ac2c19">PIDR0</a>;                                  </div>
<div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a2b4d5fe9290dc96888a3c8361ff0b1cb"> 8133</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a2b4d5fe9290dc96888a3c8361ff0b1cb">PIDR1</a>;                                  </div>
<div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a60875d0450fd0cc4953bf5551153dc24"> 8134</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a60875d0450fd0cc4953bf5551153dc24">PIDR2</a>;                                  </div>
<div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a43bc7f48732725721d1af673497aeb3b"> 8135</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a43bc7f48732725721d1af673497aeb3b">PIDR3</a>;                                  </div>
<div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a289eea9e2103e42ed73809a60b78a83c"> 8136</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a289eea9e2103e42ed73809a60b78a83c">CIDR0</a>;                                  </div>
<div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#abc79da95babee680c540cbbc4cfa35fe"> 8137</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#abc79da95babee680c540cbbc4cfa35fe">CIDR1</a>;                                  </div>
<div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ad374b6ac57c02483f0c5a5ad2db6dd5e"> 8138</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#ad374b6ac57c02483f0c5a5ad2db6dd5e">CIDR2</a>;                                  </div>
<div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a9c6bb1acae3c766482e230468863dcd6"> 8139</a></span>&#160;  uint32_t <a class="code" href="struct_e_t_m___mem_map.html#a9c6bb1acae3c766482e230468863dcd6">CIDR3</a>;                                  </div>
<div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___e_t_m___peripheral.html#ga88a18470aafe4a4922485f18a93c172d">ETM_MemMapPtr</a>;</div>
<div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;</div>
<div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="comment">   -- ETM - Register accessor macros</span></div>
<div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;</div>
<div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="comment">/* ETM - Register accessors */</span></div>
<div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define ETM_CR_REG(base)                         ((base)-&gt;CR)</span></div>
<div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="preprocessor">#define ETM_CCR_REG(base)                        ((base)-&gt;CCR)</span></div>
<div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor">#define ETM_TRIGGER_REG(base)                    ((base)-&gt;TRIGGER)</span></div>
<div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="preprocessor">#define ETM_SR_REG(base)                         ((base)-&gt;SR)</span></div>
<div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="preprocessor">#define ETM_SCR_REG(base)                        ((base)-&gt;SCR)</span></div>
<div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define ETM_EEVR_REG(base)                       ((base)-&gt;EEVR)</span></div>
<div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor">#define ETM_TECR1_REG(base)                      ((base)-&gt;TECR1)</span></div>
<div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="preprocessor">#define ETM_FFLR_REG(base)                       ((base)-&gt;FFLR)</span></div>
<div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define ETM_CNTRLDVR1_REG(base)                  ((base)-&gt;CNTRLDVR1)</span></div>
<div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="preprocessor">#define ETM_SYNCFR_REG(base)                     ((base)-&gt;SYNCFR)</span></div>
<div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="preprocessor">#define ETM_IDR_REG(base)                        ((base)-&gt;IDR)</span></div>
<div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="preprocessor">#define ETM_CCER_REG(base)                       ((base)-&gt;CCER)</span></div>
<div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define ETM_TESSEICR_REG(base)                   ((base)-&gt;TESSEICR)</span></div>
<div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="preprocessor">#define ETM_TSEVR_REG(base)                      ((base)-&gt;TSEVR)</span></div>
<div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor">#define ETM_TRACEIDR_REG(base)                   ((base)-&gt;TRACEIDR)</span></div>
<div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define ETM_IDR2_REG(base)                       ((base)-&gt;IDR2)</span></div>
<div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="preprocessor">#define ETM_PDSR_REG(base)                       ((base)-&gt;PDSR)</span></div>
<div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor">#define ETM_ITMISCIN_REG(base)                   ((base)-&gt;ITMISCIN)</span></div>
<div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="preprocessor">#define ETM_ITTRIGOUT_REG(base)                  ((base)-&gt;ITTRIGOUT)</span></div>
<div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor">#define ETM_ITATBCTR2_REG(base)                  ((base)-&gt;ITATBCTR2)</span></div>
<div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="preprocessor">#define ETM_ITATBCTR0_REG(base)                  ((base)-&gt;ITATBCTR0)</span></div>
<div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="preprocessor">#define ETM_ITCTRL_REG(base)                     ((base)-&gt;ITCTRL)</span></div>
<div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor">#define ETM_CLAIMSET_REG(base)                   ((base)-&gt;CLAIMSET)</span></div>
<div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="preprocessor">#define ETM_CLAIMCLR_REG(base)                   ((base)-&gt;CLAIMCLR)</span></div>
<div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor">#define ETM_LAR_REG(base)                        ((base)-&gt;LAR)</span></div>
<div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">#define ETM_LSR_REG(base)                        ((base)-&gt;LSR)</span></div>
<div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_REG(base)                 ((base)-&gt;AUTHSTATUS)</span></div>
<div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor">#define ETM_DEVTYPE_REG(base)                    ((base)-&gt;DEVTYPE)</span></div>
<div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor">#define ETM_PIDR4_REG(base)                      ((base)-&gt;PIDR4)</span></div>
<div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="preprocessor">#define ETM_PIDR5_REG(base)                      ((base)-&gt;PIDR5)</span></div>
<div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="preprocessor">#define ETM_PIDR6_REG(base)                      ((base)-&gt;PIDR6)</span></div>
<div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor">#define ETM_PIDR7_REG(base)                      ((base)-&gt;PIDR7)</span></div>
<div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="preprocessor">#define ETM_PIDR0_REG(base)                      ((base)-&gt;PIDR0)</span></div>
<div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="preprocessor">#define ETM_PIDR1_REG(base)                      ((base)-&gt;PIDR1)</span></div>
<div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor">#define ETM_PIDR2_REG(base)                      ((base)-&gt;PIDR2)</span></div>
<div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor">#define ETM_PIDR3_REG(base)                      ((base)-&gt;PIDR3)</span></div>
<div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="preprocessor">#define ETM_CIDR0_REG(base)                      ((base)-&gt;CIDR0)</span></div>
<div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor">#define ETM_CIDR1_REG(base)                      ((base)-&gt;CIDR1)</span></div>
<div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor">#define ETM_CIDR2_REG(base)                      ((base)-&gt;CIDR2)</span></div>
<div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor">#define ETM_CIDR3_REG(base)                      ((base)-&gt;CIDR3)</span></div>
<div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160; <span class="comment">/* end of group ETM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;</div>
<div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;</div>
<div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="comment">   -- ETM Register Masks</span></div>
<div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160; <span class="comment">/* end of group ETM_Register_Masks */</span></div>
<div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;</div>
<div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;</div>
<div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="comment">/* ETM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08216"></a><span class="lineno"><a class="line" href="group___e_t_m___peripheral.html#ga5f573e73b1defe379e4a2e666d2e47c7"> 8216</a></span>&#160;<span class="preprocessor">#define ETM_BASE_PTR                             ((ETM_MemMapPtr)0xE0041000u)</span></div>
<div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;</div>
<div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___e_t_m___peripheral.html#gaff322b8dea24909f2b9156b5ddcda707"> 8218</a></span>&#160;<span class="preprocessor">#define ETM_BASE_PTRS                            { ETM_BASE_PTR }</span></div>
<div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;</div>
<div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="comment">   -- ETM - Register accessor macros</span></div>
<div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;</div>
<div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="comment">/* ETM - Register instance definitions */</span></div>
<div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="comment">/* ETM */</span></div>
<div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="preprocessor">#define ETMCR                                    ETM_CR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="preprocessor">#define ETMCCR                                   ETM_CCR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define ETMTRIGGER                               ETM_TRIGGER_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="preprocessor">#define ETMSR                                    ETM_SR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define ETMSCR                                   ETM_SCR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define ETMEEVR                                  ETM_EEVR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor">#define ETMTECR1                                 ETM_TECR1_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="preprocessor">#define ETMFFLR                                  ETM_FFLR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define ETMCNTRLDVR1                             ETM_CNTRLDVR1_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="preprocessor">#define ETMSYNCFR                                ETM_SYNCFR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="preprocessor">#define ETMIDR                                   ETM_IDR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="preprocessor">#define ETMCCER                                  ETM_CCER_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="preprocessor">#define ETMTESSEICR                              ETM_TESSEICR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="preprocessor">#define ETMTSEVR                                 ETM_TSEVR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="preprocessor">#define ETMTRACEIDR                              ETM_TRACEIDR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor">#define ETMIDR2                                  ETM_IDR2_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="preprocessor">#define ETMPDSR                                  ETM_PDSR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">#define ETM_ITMISCIN                             ETM_ITMISCIN_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">#define ETM_ITTRIGOUT                            ETM_ITTRIGOUT_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="preprocessor">#define ETM_ITATBCTR2                            ETM_ITATBCTR2_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define ETM_ITATBCTR0                            ETM_ITATBCTR0_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="preprocessor">#define ETMITCTRL                                ETM_ITCTRL_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor">#define ETMCLAIMSET                              ETM_CLAIMSET_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="preprocessor">#define ETMCLAIMCLR                              ETM_CLAIMCLR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">#define ETMLAR                                   ETM_LAR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define ETMLSR                                   ETM_LSR_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">#define ETMAUTHSTATUS                            ETM_AUTHSTATUS_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="preprocessor">#define ETMDEVTYPE                               ETM_DEVTYPE_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="preprocessor">#define ETMPIDR4                                 ETM_PIDR4_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;<span class="preprocessor">#define ETMPIDR5                                 ETM_PIDR5_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="preprocessor">#define ETMPIDR6                                 ETM_PIDR6_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define ETMPIDR7                                 ETM_PIDR7_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define ETMPIDR0                                 ETM_PIDR0_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">#define ETMPIDR1                                 ETM_PIDR1_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="preprocessor">#define ETMPIDR2                                 ETM_PIDR2_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="preprocessor">#define ETMPIDR3                                 ETM_PIDR3_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="preprocessor">#define ETMCIDR0                                 ETM_CIDR0_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="preprocessor">#define ETMCIDR1                                 ETM_CIDR1_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define ETMCIDR2                                 ETM_CIDR2_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define ETMCIDR3                                 ETM_CIDR3_REG(ETM_BASE_PTR)</span></div>
<div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160; <span class="comment">/* end of group ETM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;</div>
<div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160; <span class="comment">/* end of group ETM_Peripheral */</span></div>
<div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;</div>
<div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;</div>
<div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="comment">   -- EWM</span></div>
<div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;</div>
<div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="struct_e_w_m___mem_map.html"> 8293</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_w_m___mem_map.html">EWM_MemMap</a> {</div>
<div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="struct_e_w_m___mem_map.html#a033a88d44ad1daa23ce3deb13bc94811"> 8294</a></span>&#160;  uint8_t <a class="code" href="struct_e_w_m___mem_map.html#a033a88d44ad1daa23ce3deb13bc94811">CTRL</a>;                                    </div>
<div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="struct_e_w_m___mem_map.html#aa9c25d4775f785d6911e096a226f4e40"> 8295</a></span>&#160;  uint8_t <a class="code" href="struct_e_w_m___mem_map.html#aa9c25d4775f785d6911e096a226f4e40">SERV</a>;                                    </div>
<div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="struct_e_w_m___mem_map.html#ada0221f7554297f23a0257f54f28f5fc"> 8296</a></span>&#160;  uint8_t <a class="code" href="struct_e_w_m___mem_map.html#ada0221f7554297f23a0257f54f28f5fc">CMPL</a>;                                    </div>
<div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="struct_e_w_m___mem_map.html#a88293412bcc664b463f1fef25312c4ab"> 8297</a></span>&#160;  uint8_t <a class="code" href="struct_e_w_m___mem_map.html#a88293412bcc664b463f1fef25312c4ab">CMPH</a>;                                    </div>
<div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___e_w_m___peripheral.html#ga1de35bc04fc7fa4929507210147339a6">EWM_MemMapPtr</a>;</div>
<div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;</div>
<div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div>
<div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;</div>
<div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="comment">/* EWM - Register accessors */</span></div>
<div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor">#define EWM_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div>
<div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define EWM_SERV_REG(base)                       ((base)-&gt;SERV)</span></div>
<div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define EWM_CMPL_REG(base)                       ((base)-&gt;CMPL)</span></div>
<div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define EWM_CMPH_REG(base)                       ((base)-&gt;CMPH)</span></div>
<div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;</div>
<div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;</div>
<div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="comment">   -- EWM Register Masks</span></div>
<div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;</div>
<div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div>
<div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div>
<div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0</span></div>
<div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div>
<div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1</span></div>
<div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div>
<div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2</span></div>
<div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      0x8u</span></div>
<div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     3</span></div>
<div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="comment">/* SERV Bit Fields */</span></div>
<div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div>
<div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0</span></div>
<div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div>
<div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="comment">/* CMPL Bit Fields */</span></div>
<div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div>
<div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0</span></div>
<div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div>
<div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="comment">/* CMPH Bit Fields */</span></div>
<div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div>
<div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0</span></div>
<div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div>
<div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160; <span class="comment">/* end of group EWM_Register_Masks */</span></div>
<div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;</div>
<div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;</div>
<div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08359"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral.html#gae3454b5b37183b746362498d1fafc40c"> 8359</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTR                             ((EWM_MemMapPtr)0x40061000u)</span></div>
<div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;</div>
<div class="line"><a name="l08361"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral.html#ga8b79ee9e363583bee6122ee3da7952b2"> 8361</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTRS                            { EWM_BASE_PTR }</span></div>
<div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;</div>
<div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div>
<div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;</div>
<div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="comment">/* EWM - Register instance definitions */</span></div>
<div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="comment">/* EWM */</span></div>
<div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor">#define EWM_CTRL                                 EWM_CTRL_REG(EWM_BASE_PTR)</span></div>
<div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor">#define EWM_SERV                                 EWM_SERV_REG(EWM_BASE_PTR)</span></div>
<div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor">#define EWM_CMPL                                 EWM_CMPL_REG(EWM_BASE_PTR)</span></div>
<div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor">#define EWM_CMPH                                 EWM_CMPH_REG(EWM_BASE_PTR)</span></div>
<div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;</div>
<div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160; <span class="comment">/* end of group EWM_Peripheral */</span></div>
<div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;</div>
<div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;</div>
<div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="comment">   -- FB</span></div>
<div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;</div>
<div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="struct_f_b___mem_map.html"> 8400</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_b___mem_map.html">FB_MemMap</a> {</div>
<div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0xC */</span></div>
<div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="struct_f_b___mem_map.html#aa59ea1aff2f195dc7d41ef8611884381"> 8402</a></span>&#160;    uint32_t <a class="code" href="struct_f_b___mem_map.html#aa59ea1aff2f195dc7d41ef8611884381">CSAR</a>;                                   </div>
<div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="struct_f_b___mem_map.html#a02c1e1542339e83d168a52e763f60228"> 8403</a></span>&#160;    uint32_t <a class="code" href="struct_f_b___mem_map.html#a02c1e1542339e83d168a52e763f60228">CSMR</a>;                                   </div>
<div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="struct_f_b___mem_map.html#a7a1e48a5fde6382a076243009f5c0846"> 8404</a></span>&#160;    uint32_t <a class="code" href="struct_f_b___mem_map.html#a7a1e48a5fde6382a076243009f5c0846">CSCR</a>;                                   </div>
<div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;  } CS[6];</div>
<div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;  uint8_t RESERVED_0[24];</div>
<div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="struct_f_b___mem_map.html#a7876f1f5e2d0718968b09242af73b600"> 8407</a></span>&#160;  uint32_t <a class="code" href="struct_f_b___mem_map.html#a7876f1f5e2d0718968b09242af73b600">CSPMCR</a>;                                 </div>
<div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_b___peripheral.html#gaebb09d71e958c6590cf946799cb4aa11">FB_MemMapPtr</a>;</div>
<div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;</div>
<div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="comment">   -- FB - Register accessor macros</span></div>
<div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;</div>
<div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="comment">/* FB - Register accessors */</span></div>
<div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define FB_CSAR_REG(base,index)                  ((base)-&gt;CS[index].CSAR)</span></div>
<div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor">#define FB_CSMR_REG(base,index)                  ((base)-&gt;CS[index].CSMR)</span></div>
<div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor">#define FB_CSCR_REG(base,index)                  ((base)-&gt;CS[index].CSCR)</span></div>
<div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define FB_CSPMCR_REG(base)                      ((base)-&gt;CSPMCR)</span></div>
<div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160; <span class="comment">/* end of group FB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;</div>
<div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;</div>
<div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="comment">   -- FB Register Masks</span></div>
<div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;</div>
<div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="comment">/* CSAR Bit Fields */</span></div>
<div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor">#define FB_CSAR_BA_MASK                          0xFFFF0000u</span></div>
<div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor">#define FB_CSAR_BA_SHIFT                         16</span></div>
<div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor">#define FB_CSAR_BA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSAR_BA_SHIFT))&amp;FB_CSAR_BA_MASK)</span></div>
<div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="comment">/* CSMR Bit Fields */</span></div>
<div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="preprocessor">#define FB_CSMR_V_MASK                           0x1u</span></div>
<div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor">#define FB_CSMR_V_SHIFT                          0</span></div>
<div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor">#define FB_CSMR_WP_MASK                          0x100u</span></div>
<div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor">#define FB_CSMR_WP_SHIFT                         8</span></div>
<div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_MASK                         0xFFFF0000u</span></div>
<div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_SHIFT                        16</span></div>
<div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="preprocessor">#define FB_CSMR_BAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSMR_BAM_SHIFT))&amp;FB_CSMR_BAM_MASK)</span></div>
<div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="comment">/* CSCR Bit Fields */</span></div>
<div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_MASK                        0x8u</span></div>
<div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_SHIFT                       3</span></div>
<div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_MASK                        0x10u</span></div>
<div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_SHIFT                       4</span></div>
<div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_MASK                         0x20u</span></div>
<div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_SHIFT                        5</span></div>
<div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define FB_CSCR_PS_MASK                          0xC0u</span></div>
<div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define FB_CSCR_PS_SHIFT                         6</span></div>
<div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor">#define FB_CSCR_PS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_PS_SHIFT))&amp;FB_CSCR_PS_MASK)</span></div>
<div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define FB_CSCR_AA_MASK                          0x100u</span></div>
<div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor">#define FB_CSCR_AA_SHIFT                         8</span></div>
<div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_MASK                         0x200u</span></div>
<div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_SHIFT                        9</span></div>
<div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="preprocessor">#define FB_CSCR_WS_MASK                          0xFC00u</span></div>
<div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="preprocessor">#define FB_CSCR_WS_SHIFT                         10</span></div>
<div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="preprocessor">#define FB_CSCR_WS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WS_SHIFT))&amp;FB_CSCR_WS_MASK)</span></div>
<div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_MASK                        0x30000u</span></div>
<div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_SHIFT                       16</span></div>
<div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WRAH_SHIFT))&amp;FB_CSCR_WRAH_MASK)</span></div>
<div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_MASK                        0xC0000u</span></div>
<div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_SHIFT                       18</span></div>
<div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_RDAH_SHIFT))&amp;FB_CSCR_RDAH_MASK)</span></div>
<div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_MASK                        0x300000u</span></div>
<div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_SHIFT                       20</span></div>
<div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor">#define FB_CSCR_ASET(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_ASET_SHIFT))&amp;FB_CSCR_ASET_MASK)</span></div>
<div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_MASK                        0x400000u</span></div>
<div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_SHIFT                       22</span></div>
<div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_MASK                       0x800000u</span></div>
<div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_SHIFT                      23</span></div>
<div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_MASK                         0xFC000000u</span></div>
<div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_SHIFT                        26</span></div>
<div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor">#define FB_CSCR_SWS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_SWS_SHIFT))&amp;FB_CSCR_SWS_MASK)</span></div>
<div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="comment">/* CSPMCR Bit Fields */</span></div>
<div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_MASK                    0xF000u</span></div>
<div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_SHIFT                   12</span></div>
<div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP5_SHIFT))&amp;FB_CSPMCR_GROUP5_MASK)</span></div>
<div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_MASK                    0xF0000u</span></div>
<div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_SHIFT                   16</span></div>
<div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP4_SHIFT))&amp;FB_CSPMCR_GROUP4_MASK)</span></div>
<div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_MASK                    0xF00000u</span></div>
<div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_SHIFT                   20</span></div>
<div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP3_SHIFT))&amp;FB_CSPMCR_GROUP3_MASK)</span></div>
<div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_MASK                    0xF000000u</span></div>
<div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_SHIFT                   24</span></div>
<div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP2_SHIFT))&amp;FB_CSPMCR_GROUP2_MASK)</span></div>
<div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_MASK                    0xF0000000u</span></div>
<div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_SHIFT                   28</span></div>
<div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP1_SHIFT))&amp;FB_CSPMCR_GROUP1_MASK)</span></div>
<div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160; <span class="comment">/* end of group FB_Register_Masks */</span></div>
<div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;</div>
<div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;</div>
<div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="comment">/* FB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___f_b___peripheral.html#gace69013248279ed94480b3d6f6aa9fa6"> 8509</a></span>&#160;<span class="preprocessor">#define FB_BASE_PTR                              ((FB_MemMapPtr)0x4000C000u)</span></div>
<div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;</div>
<div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___f_b___peripheral.html#ga0aa36a3189de1e68b58234782768941a"> 8511</a></span>&#160;<span class="preprocessor">#define FB_BASE_PTRS                             { FB_BASE_PTR }</span></div>
<div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;</div>
<div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="comment">   -- FB - Register accessor macros</span></div>
<div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;</div>
<div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="comment">/* FB - Register instance definitions */</span></div>
<div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="comment">/* FB */</span></div>
<div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define FB_CSAR0                                 FB_CSAR_REG(FB_BASE_PTR,0)</span></div>
<div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor">#define FB_CSMR0                                 FB_CSMR_REG(FB_BASE_PTR,0)</span></div>
<div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor">#define FB_CSCR0                                 FB_CSCR_REG(FB_BASE_PTR,0)</span></div>
<div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">#define FB_CSAR1                                 FB_CSAR_REG(FB_BASE_PTR,1)</span></div>
<div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor">#define FB_CSMR1                                 FB_CSMR_REG(FB_BASE_PTR,1)</span></div>
<div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor">#define FB_CSCR1                                 FB_CSCR_REG(FB_BASE_PTR,1)</span></div>
<div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define FB_CSAR2                                 FB_CSAR_REG(FB_BASE_PTR,2)</span></div>
<div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="preprocessor">#define FB_CSMR2                                 FB_CSMR_REG(FB_BASE_PTR,2)</span></div>
<div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="preprocessor">#define FB_CSCR2                                 FB_CSCR_REG(FB_BASE_PTR,2)</span></div>
<div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">#define FB_CSAR3                                 FB_CSAR_REG(FB_BASE_PTR,3)</span></div>
<div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="preprocessor">#define FB_CSMR3                                 FB_CSMR_REG(FB_BASE_PTR,3)</span></div>
<div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor">#define FB_CSCR3                                 FB_CSCR_REG(FB_BASE_PTR,3)</span></div>
<div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define FB_CSAR4                                 FB_CSAR_REG(FB_BASE_PTR,4)</span></div>
<div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="preprocessor">#define FB_CSMR4                                 FB_CSMR_REG(FB_BASE_PTR,4)</span></div>
<div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="preprocessor">#define FB_CSCR4                                 FB_CSCR_REG(FB_BASE_PTR,4)</span></div>
<div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="preprocessor">#define FB_CSAR5                                 FB_CSAR_REG(FB_BASE_PTR,5)</span></div>
<div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="preprocessor">#define FB_CSMR5                                 FB_CSMR_REG(FB_BASE_PTR,5)</span></div>
<div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="preprocessor">#define FB_CSCR5                                 FB_CSCR_REG(FB_BASE_PTR,5)</span></div>
<div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="preprocessor">#define FB_CSPMCR                                FB_CSPMCR_REG(FB_BASE_PTR)</span></div>
<div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;</div>
<div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="comment">/* FB - Register array accessors */</span></div>
<div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="preprocessor">#define FB_CSAR(index)                           FB_CSAR_REG(FB_BASE_PTR,index)</span></div>
<div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor">#define FB_CSMR(index)                           FB_CSMR_REG(FB_BASE_PTR,index)</span></div>
<div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="preprocessor">#define FB_CSCR(index)                           FB_CSCR_REG(FB_BASE_PTR,index)</span></div>
<div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160; <span class="comment">/* end of group FB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;</div>
<div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160; <span class="comment">/* end of group FB_Peripheral */</span></div>
<div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;</div>
<div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;</div>
<div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="comment">   -- FMC</span></div>
<div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;</div>
<div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="struct_f_m_c___mem_map.html"> 8570</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_m_c___mem_map.html">FMC_MemMap</a> {</div>
<div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="struct_f_m_c___mem_map.html#a5b2a2d13262d7ed59ccc7b55e932797f"> 8571</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___mem_map.html#a5b2a2d13262d7ed59ccc7b55e932797f">PFAPR</a>;                                  </div>
<div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="struct_f_m_c___mem_map.html#acb79f316e430fb975751858e445bb38d"> 8572</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___mem_map.html#acb79f316e430fb975751858e445bb38d">PFB01CR</a>;                                </div>
<div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="struct_f_m_c___mem_map.html#a014fa5ea0f1cc6c7bcf8ee762185fbe1"> 8573</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___mem_map.html#a014fa5ea0f1cc6c7bcf8ee762185fbe1">PFB23CR</a>;                                </div>
<div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;  uint8_t RESERVED_0[244];</div>
<div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="struct_f_m_c___mem_map.html#aceee42cbeff95639e3a10a33f88ecb02"> 8575</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___mem_map.html#aceee42cbeff95639e3a10a33f88ecb02">TAGVD</a>[4][4];                            </div>
<div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;  uint8_t RESERVED_1[192];</div>
<div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x200, array step: index*0x40, index2*0x10 */</span></div>
<div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="struct_f_m_c___mem_map.html#ace662efebef446fe55b97873fc6e364a"> 8578</a></span>&#160;    uint32_t <a class="code" href="struct_f_m_c___mem_map.html#ace662efebef446fe55b97873fc6e364a">DATA_UM</a>;                                </div>
<div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="struct_f_m_c___mem_map.html#a630fe34adeaf842dd4305530458005ba"> 8579</a></span>&#160;    uint32_t <a class="code" href="struct_f_m_c___mem_map.html#a630fe34adeaf842dd4305530458005ba">DATA_MU</a>;                                </div>
<div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="struct_f_m_c___mem_map.html#aa9e41db6fcfefe83fb92326832bb0eb1"> 8580</a></span>&#160;    uint32_t <a class="code" href="struct_f_m_c___mem_map.html#aa9e41db6fcfefe83fb92326832bb0eb1">DATA_ML</a>;                                </div>
<div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="struct_f_m_c___mem_map.html#ad622198b50458bc09f401b83f5743e33"> 8581</a></span>&#160;    uint32_t <a class="code" href="struct_f_m_c___mem_map.html#ad622198b50458bc09f401b83f5743e33">DATA_LM</a>;                                </div>
<div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;  } SET[4][4];</div>
<div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_m_c___peripheral.html#ga0552c12b8b29667270d15450ed977a6e">FMC_MemMapPtr</a>;</div>
<div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;</div>
<div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div>
<div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;</div>
<div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="comment">/* FMC - Register accessors */</span></div>
<div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="preprocessor">#define FMC_PFAPR_REG(base)                      ((base)-&gt;PFAPR)</span></div>
<div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_REG(base)                    ((base)-&gt;PFB01CR)</span></div>
<div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_REG(base)                    ((base)-&gt;PFB23CR)</span></div>
<div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor">#define FMC_TAGVD_REG(base,index,index2)         ((base)-&gt;TAGVD[index][index2])</span></div>
<div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="preprocessor">#define FMC_DATA_UM_REG(base,index,index2)       ((base)-&gt;SET[index][index2].DATA_UM)</span></div>
<div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="preprocessor">#define FMC_DATA_MU_REG(base,index,index2)       ((base)-&gt;SET[index][index2].DATA_MU)</span></div>
<div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor">#define FMC_DATA_ML_REG(base,index,index2)       ((base)-&gt;SET[index][index2].DATA_ML)</span></div>
<div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="preprocessor">#define FMC_DATA_LM_REG(base,index,index2)       ((base)-&gt;SET[index][index2].DATA_LM)</span></div>
<div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;</div>
<div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;</div>
<div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="comment">   -- FMC Register Masks</span></div>
<div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;</div>
<div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="comment">/* PFAPR Bit Fields */</span></div>
<div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_MASK                      0x3u</span></div>
<div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_SHIFT                     0</span></div>
<div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M0AP_SHIFT))&amp;FMC_PFAPR_M0AP_MASK)</span></div>
<div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_MASK                      0xCu</span></div>
<div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_SHIFT                     2</span></div>
<div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M1AP_SHIFT))&amp;FMC_PFAPR_M1AP_MASK)</span></div>
<div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_MASK                      0x30u</span></div>
<div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_SHIFT                     4</span></div>
<div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M2AP_SHIFT))&amp;FMC_PFAPR_M2AP_MASK)</span></div>
<div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_MASK                      0xC0u</span></div>
<div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_SHIFT                     6</span></div>
<div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M3AP_SHIFT))&amp;FMC_PFAPR_M3AP_MASK)</span></div>
<div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_MASK                      0x300u</span></div>
<div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_SHIFT                     8</span></div>
<div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M4AP_SHIFT))&amp;FMC_PFAPR_M4AP_MASK)</span></div>
<div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_MASK                      0xC00u</span></div>
<div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_SHIFT                     10</span></div>
<div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M5AP_SHIFT))&amp;FMC_PFAPR_M5AP_MASK)</span></div>
<div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_MASK                      0x3000u</span></div>
<div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_SHIFT                     12</span></div>
<div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M6AP_SHIFT))&amp;FMC_PFAPR_M6AP_MASK)</span></div>
<div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_MASK                      0xC000u</span></div>
<div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_SHIFT                     14</span></div>
<div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M7AP_SHIFT))&amp;FMC_PFAPR_M7AP_MASK)</span></div>
<div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_MASK                     0x10000u</span></div>
<div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_SHIFT                    16</span></div>
<div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_MASK                     0x20000u</span></div>
<div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_SHIFT                    17</span></div>
<div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_MASK                     0x40000u</span></div>
<div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_SHIFT                    18</span></div>
<div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_MASK                     0x80000u</span></div>
<div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_SHIFT                    19</span></div>
<div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_MASK                     0x100000u</span></div>
<div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_SHIFT                    20</span></div>
<div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_MASK                     0x200000u</span></div>
<div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_SHIFT                    21</span></div>
<div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_MASK                     0x400000u</span></div>
<div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_SHIFT                    22</span></div>
<div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_MASK                     0x800000u</span></div>
<div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_SHIFT                    23</span></div>
<div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="comment">/* PFB01CR Bit Fields */</span></div>
<div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01SEBE_MASK                 0x1u</span></div>
<div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01SEBE_SHIFT                0</span></div>
<div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01IPE_MASK                  0x2u</span></div>
<div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01IPE_SHIFT                 1</span></div>
<div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01DPE_MASK                  0x4u</span></div>
<div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01DPE_SHIFT                 2</span></div>
<div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01ICE_MASK                  0x8u</span></div>
<div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01ICE_SHIFT                 3</span></div>
<div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01DCE_MASK                  0x10u</span></div>
<div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01DCE_SHIFT                 4</span></div>
<div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_CRC_MASK                     0xE0u</span></div>
<div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_CRC_SHIFT                    5</span></div>
<div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_CRC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB01CR_CRC_SHIFT))&amp;FMC_PFB01CR_CRC_MASK)</span></div>
<div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01MW_MASK                   0x60000u</span></div>
<div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01MW_SHIFT                  17</span></div>
<div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01MW(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB01CR_B01MW_SHIFT))&amp;FMC_PFB01CR_B01MW_MASK)</span></div>
<div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_S_B_INV_MASK                 0x80000u</span></div>
<div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_S_B_INV_SHIFT                19</span></div>
<div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_CINV_WAY_MASK                0xF00000u</span></div>
<div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_CINV_WAY_SHIFT               20</span></div>
<div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_CINV_WAY(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB01CR_CINV_WAY_SHIFT))&amp;FMC_PFB01CR_CINV_WAY_MASK)</span></div>
<div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_CLCK_WAY_MASK                0xF000000u</span></div>
<div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_CLCK_WAY_SHIFT               24</span></div>
<div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_CLCK_WAY(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB01CR_CLCK_WAY_SHIFT))&amp;FMC_PFB01CR_CLCK_WAY_MASK)</span></div>
<div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01RWSC_MASK                 0xF0000000u</span></div>
<div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01RWSC_SHIFT                28</span></div>
<div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor">#define FMC_PFB01CR_B01RWSC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB01CR_B01RWSC_SHIFT))&amp;FMC_PFB01CR_B01RWSC_MASK)</span></div>
<div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="comment">/* PFB23CR Bit Fields */</span></div>
<div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23SEBE_MASK                 0x1u</span></div>
<div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23SEBE_SHIFT                0</span></div>
<div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23IPE_MASK                  0x2u</span></div>
<div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23IPE_SHIFT                 1</span></div>
<div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23DPE_MASK                  0x4u</span></div>
<div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23DPE_SHIFT                 2</span></div>
<div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23ICE_MASK                  0x8u</span></div>
<div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23ICE_SHIFT                 3</span></div>
<div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23DCE_MASK                  0x10u</span></div>
<div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23DCE_SHIFT                 4</span></div>
<div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23MW_MASK                   0x60000u</span></div>
<div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23MW_SHIFT                  17</span></div>
<div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23MW(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB23CR_B23MW_SHIFT))&amp;FMC_PFB23CR_B23MW_MASK)</span></div>
<div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23RWSC_MASK                 0xF0000000u</span></div>
<div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23RWSC_SHIFT                28</span></div>
<div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor">#define FMC_PFB23CR_B23RWSC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB23CR_B23RWSC_SHIFT))&amp;FMC_PFB23CR_B23RWSC_MASK)</span></div>
<div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;<span class="comment">/* TAGVD Bit Fields */</span></div>
<div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="preprocessor">#define FMC_TAGVD_valid_MASK                     0x1u</span></div>
<div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">#define FMC_TAGVD_valid_SHIFT                    0</span></div>
<div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag_MASK                       0xFFFC0u</span></div>
<div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag_SHIFT                      6</span></div>
<div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVD_tag_SHIFT))&amp;FMC_TAGVD_tag_MASK)</span></div>
<div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;<span class="comment">/* DATA_UM Bit Fields */</span></div>
<div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="preprocessor">#define FMC_DATA_UM_data_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="preprocessor">#define FMC_DATA_UM_data_SHIFT                   0</span></div>
<div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="preprocessor">#define FMC_DATA_UM_data(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_UM_data_SHIFT))&amp;FMC_DATA_UM_data_MASK)</span></div>
<div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="comment">/* DATA_MU Bit Fields */</span></div>
<div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="preprocessor">#define FMC_DATA_MU_data_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="preprocessor">#define FMC_DATA_MU_data_SHIFT                   0</span></div>
<div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">#define FMC_DATA_MU_data(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_MU_data_SHIFT))&amp;FMC_DATA_MU_data_MASK)</span></div>
<div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="comment">/* DATA_ML Bit Fields */</span></div>
<div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="preprocessor">#define FMC_DATA_ML_data_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor">#define FMC_DATA_ML_data_SHIFT                   0</span></div>
<div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="preprocessor">#define FMC_DATA_ML_data(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_ML_data_SHIFT))&amp;FMC_DATA_ML_data_MASK)</span></div>
<div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="comment">/* DATA_LM Bit Fields */</span></div>
<div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor">#define FMC_DATA_LM_data_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;<span class="preprocessor">#define FMC_DATA_LM_data_SHIFT                   0</span></div>
<div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor">#define FMC_DATA_LM_data(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_LM_data_SHIFT))&amp;FMC_DATA_LM_data_MASK)</span></div>
<div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160; <span class="comment">/* end of group FMC_Register_Masks */</span></div>
<div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;</div>
<div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;</div>
<div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="comment">/* FMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral.html#ga0a740437b573e32e6b932bf729485fd9"> 8735</a></span>&#160;<span class="preprocessor">#define FMC_BASE_PTR                             ((FMC_MemMapPtr)0x4001F000u)</span></div>
<div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;</div>
<div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral.html#ga7ad26eb02eedda3bb7e2863700c32017"> 8737</a></span>&#160;<span class="preprocessor">#define FMC_BASE_PTRS                            { FMC_BASE_PTR }</span></div>
<div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;</div>
<div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div>
<div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;</div>
<div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="comment">/* FMC - Register instance definitions */</span></div>
<div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="comment">/* FMC */</span></div>
<div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor">#define FMC_PFAPR                                FMC_PFAPR_REG(FMC_BASE_PTR)</span></div>
<div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor">#define FMC_PFB01CR                              FMC_PFB01CR_REG(FMC_BASE_PTR)</span></div>
<div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor">#define FMC_PFB23CR                              FMC_PFB23CR_REG(FMC_BASE_PTR)</span></div>
<div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S0                            FMC_TAGVD_REG(FMC_BASE_PTR,0,0)</span></div>
<div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S1                            FMC_TAGVD_REG(FMC_BASE_PTR,0,1)</span></div>
<div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S2                            FMC_TAGVD_REG(FMC_BASE_PTR,0,2)</span></div>
<div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S3                            FMC_TAGVD_REG(FMC_BASE_PTR,0,3)</span></div>
<div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S0                            FMC_TAGVD_REG(FMC_BASE_PTR,1,0)</span></div>
<div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S1                            FMC_TAGVD_REG(FMC_BASE_PTR,1,1)</span></div>
<div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S2                            FMC_TAGVD_REG(FMC_BASE_PTR,1,2)</span></div>
<div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S3                            FMC_TAGVD_REG(FMC_BASE_PTR,1,3)</span></div>
<div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S0                            FMC_TAGVD_REG(FMC_BASE_PTR,2,0)</span></div>
<div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S1                            FMC_TAGVD_REG(FMC_BASE_PTR,2,1)</span></div>
<div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S2                            FMC_TAGVD_REG(FMC_BASE_PTR,2,2)</span></div>
<div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S3                            FMC_TAGVD_REG(FMC_BASE_PTR,2,3)</span></div>
<div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S0                            FMC_TAGVD_REG(FMC_BASE_PTR,3,0)</span></div>
<div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S1                            FMC_TAGVD_REG(FMC_BASE_PTR,3,1)</span></div>
<div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S2                            FMC_TAGVD_REG(FMC_BASE_PTR,3,2)</span></div>
<div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S3                            FMC_TAGVD_REG(FMC_BASE_PTR,3,3)</span></div>
<div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor">#define FMC_DATAW0S0UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,0,0)</span></div>
<div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="preprocessor">#define FMC_DATAW0S0MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,0,0)</span></div>
<div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor">#define FMC_DATAW0S0ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,0,0)</span></div>
<div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="preprocessor">#define FMC_DATAW0S0LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,0,0)</span></div>
<div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="preprocessor">#define FMC_DATAW0S1UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,0,1)</span></div>
<div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="preprocessor">#define FMC_DATAW0S1MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,0,1)</span></div>
<div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor">#define FMC_DATAW0S1ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,0,1)</span></div>
<div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor">#define FMC_DATAW0S1LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,0,1)</span></div>
<div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="preprocessor">#define FMC_DATAW0S2UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,0,2)</span></div>
<div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="preprocessor">#define FMC_DATAW0S2MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,0,2)</span></div>
<div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define FMC_DATAW0S2ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,0,2)</span></div>
<div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="preprocessor">#define FMC_DATAW0S2LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,0,2)</span></div>
<div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define FMC_DATAW0S3UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,0,3)</span></div>
<div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor">#define FMC_DATAW0S3MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,0,3)</span></div>
<div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="preprocessor">#define FMC_DATAW0S3ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,0,3)</span></div>
<div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor">#define FMC_DATAW0S3LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,0,3)</span></div>
<div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">#define FMC_DATAW1S0UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,1,0)</span></div>
<div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor">#define FMC_DATAW1S0MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,1,0)</span></div>
<div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="preprocessor">#define FMC_DATAW1S0ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,1,0)</span></div>
<div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor">#define FMC_DATAW1S0LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,1,0)</span></div>
<div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define FMC_DATAW1S1UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,1,1)</span></div>
<div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor">#define FMC_DATAW1S1MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,1,1)</span></div>
<div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor">#define FMC_DATAW1S1ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,1,1)</span></div>
<div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor">#define FMC_DATAW1S1LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,1,1)</span></div>
<div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="preprocessor">#define FMC_DATAW1S2UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,1,2)</span></div>
<div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor">#define FMC_DATAW1S2MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,1,2)</span></div>
<div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor">#define FMC_DATAW1S2ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,1,2)</span></div>
<div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="preprocessor">#define FMC_DATAW1S2LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,1,2)</span></div>
<div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor">#define FMC_DATAW1S3UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,1,3)</span></div>
<div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="preprocessor">#define FMC_DATAW1S3MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,1,3)</span></div>
<div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="preprocessor">#define FMC_DATAW1S3ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,1,3)</span></div>
<div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor">#define FMC_DATAW1S3LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,1,3)</span></div>
<div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor">#define FMC_DATAW2S0UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,2,0)</span></div>
<div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define FMC_DATAW2S0MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,2,0)</span></div>
<div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor">#define FMC_DATAW2S0ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,2,0)</span></div>
<div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="preprocessor">#define FMC_DATAW2S0LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,2,0)</span></div>
<div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="preprocessor">#define FMC_DATAW2S1UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,2,1)</span></div>
<div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor">#define FMC_DATAW2S1MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,2,1)</span></div>
<div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="preprocessor">#define FMC_DATAW2S1ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,2,1)</span></div>
<div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="preprocessor">#define FMC_DATAW2S1LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,2,1)</span></div>
<div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="preprocessor">#define FMC_DATAW2S2UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,2,2)</span></div>
<div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="preprocessor">#define FMC_DATAW2S2MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,2,2)</span></div>
<div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor">#define FMC_DATAW2S2ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,2,2)</span></div>
<div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="preprocessor">#define FMC_DATAW2S2LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,2,2)</span></div>
<div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor">#define FMC_DATAW2S3UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,2,3)</span></div>
<div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">#define FMC_DATAW2S3MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,2,3)</span></div>
<div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="preprocessor">#define FMC_DATAW2S3ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,2,3)</span></div>
<div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="preprocessor">#define FMC_DATAW2S3LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,2,3)</span></div>
<div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="preprocessor">#define FMC_DATAW3S0UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,3,0)</span></div>
<div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor">#define FMC_DATAW3S0MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,3,0)</span></div>
<div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;<span class="preprocessor">#define FMC_DATAW3S0ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,3,0)</span></div>
<div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor">#define FMC_DATAW3S0LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,3,0)</span></div>
<div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor">#define FMC_DATAW3S1UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,3,1)</span></div>
<div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;<span class="preprocessor">#define FMC_DATAW3S1MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,3,1)</span></div>
<div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="preprocessor">#define FMC_DATAW3S1ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,3,1)</span></div>
<div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor">#define FMC_DATAW3S1LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,3,1)</span></div>
<div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor">#define FMC_DATAW3S2UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,3,2)</span></div>
<div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="preprocessor">#define FMC_DATAW3S2MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,3,2)</span></div>
<div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">#define FMC_DATAW3S2ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,3,2)</span></div>
<div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="preprocessor">#define FMC_DATAW3S2LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,3,2)</span></div>
<div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="preprocessor">#define FMC_DATAW3S3UM                           FMC_DATA_UM_REG(FMC_BASE_PTR,3,3)</span></div>
<div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define FMC_DATAW3S3MU                           FMC_DATA_MU_REG(FMC_BASE_PTR,3,3)</span></div>
<div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor">#define FMC_DATAW3S3ML                           FMC_DATA_ML_REG(FMC_BASE_PTR,3,3)</span></div>
<div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="preprocessor">#define FMC_DATAW3S3LM                           FMC_DATA_LM_REG(FMC_BASE_PTR,3,3)</span></div>
<div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;</div>
<div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="comment">/* FMC - Register array accessors */</span></div>
<div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="preprocessor">#define FMC_TAGVD(index,index2)                  FMC_TAGVD_REG(FMC_BASE_PTR,index,index2)</span></div>
<div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor">#define FMC_DATA_UM(index,index2)                FMC_DATA_UM_REG(FMC_BASE_PTR,index,index2)</span></div>
<div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define FMC_DATA_MU(index,index2)                FMC_DATA_MU_REG(FMC_BASE_PTR,index,index2)</span></div>
<div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">#define FMC_DATA_ML(index,index2)                FMC_DATA_ML_REG(FMC_BASE_PTR,index,index2)</span></div>
<div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;<span class="preprocessor">#define FMC_DATA_LM(index,index2)                FMC_DATA_LM_REG(FMC_BASE_PTR,index,index2)</span></div>
<div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;</div>
<div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160; <span class="comment">/* end of group FMC_Peripheral */</span></div>
<div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;</div>
<div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;</div>
<div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="comment">   -- FPB</span></div>
<div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;</div>
<div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html"> 8862</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_p_b___mem_map.html">FPB_MemMap</a> {</div>
<div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a121a2d8da37c6ebf48cb82cedc2c2be7"> 8863</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a121a2d8da37c6ebf48cb82cedc2c2be7">CTRL</a>;                                   </div>
<div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#acdaa312f2de037db4f203b9cfd303772"> 8864</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#acdaa312f2de037db4f203b9cfd303772">REMAP</a>;                                  </div>
<div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a09cb7f6616d521163b4cc6cf0dbd86b3"> 8865</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a09cb7f6616d521163b4cc6cf0dbd86b3">COMP</a>[8];                                </div>
<div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;  uint8_t RESERVED_0[4008];</div>
<div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a4c24f21441de38f5d96099cf78723401"> 8867</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a4c24f21441de38f5d96099cf78723401">PID4</a>;                                   </div>
<div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a695321526b4704fe0e93fe59e4c88cce"> 8868</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a695321526b4704fe0e93fe59e4c88cce">PID5</a>;                                   </div>
<div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a0b39a99cbc5776452682f777ac30b44e"> 8869</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a0b39a99cbc5776452682f777ac30b44e">PID6</a>;                                   </div>
<div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#afa51ab59e5a495de076915024e3e6adf"> 8870</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#afa51ab59e5a495de076915024e3e6adf">PID7</a>;                                   </div>
<div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#aa60cb9ab44ceaaee9f7487d64144c1d8"> 8871</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#aa60cb9ab44ceaaee9f7487d64144c1d8">PID0</a>;                                   </div>
<div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a4973e107a9b956437a6e62fb154c1295"> 8872</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a4973e107a9b956437a6e62fb154c1295">PID1</a>;                                   </div>
<div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a1a53923b7f5f3565b3c23fcfacc76232"> 8873</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a1a53923b7f5f3565b3c23fcfacc76232">PID2</a>;                                   </div>
<div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a50469498a2399ab61bfa9c1826a1932a"> 8874</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a50469498a2399ab61bfa9c1826a1932a">PID3</a>;                                   </div>
<div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#ad9aa53125967afe84ec6267d3b147be9"> 8875</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#ad9aa53125967afe84ec6267d3b147be9">CID0</a>;                                   </div>
<div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a252a9bf3bd58aa080c9058f8acbc9dd0"> 8876</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a252a9bf3bd58aa080c9058f8acbc9dd0">CID1</a>;                                   </div>
<div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a682979a59af5457d6c388fb11274fd9a"> 8877</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a682979a59af5457d6c388fb11274fd9a">CID2</a>;                                   </div>
<div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="struct_f_p_b___mem_map.html#a75c3b9a038df70053d980c6ee3d2d821"> 8878</a></span>&#160;  uint32_t <a class="code" href="struct_f_p_b___mem_map.html#a75c3b9a038df70053d980c6ee3d2d821">CID3</a>;                                   </div>
<div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_p_b___peripheral.html#gaffb8b5a06bae98ff71e1337bfd371172">FPB_MemMapPtr</a>;</div>
<div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;</div>
<div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="comment">   -- FPB - Register accessor macros</span></div>
<div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;</div>
<div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="comment">/* FPB - Register accessors */</span></div>
<div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="preprocessor">#define FPB_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div>
<div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor">#define FPB_REMAP_REG(base)                      ((base)-&gt;REMAP)</span></div>
<div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;<span class="preprocessor">#define FPB_COMP_REG(base,index)                 ((base)-&gt;COMP[index])</span></div>
<div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="preprocessor">#define FPB_PID4_REG(base)                       ((base)-&gt;PID4)</span></div>
<div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define FPB_PID5_REG(base)                       ((base)-&gt;PID5)</span></div>
<div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="preprocessor">#define FPB_PID6_REG(base)                       ((base)-&gt;PID6)</span></div>
<div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="preprocessor">#define FPB_PID7_REG(base)                       ((base)-&gt;PID7)</span></div>
<div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="preprocessor">#define FPB_PID0_REG(base)                       ((base)-&gt;PID0)</span></div>
<div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160;<span class="preprocessor">#define FPB_PID1_REG(base)                       ((base)-&gt;PID1)</span></div>
<div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="preprocessor">#define FPB_PID2_REG(base)                       ((base)-&gt;PID2)</span></div>
<div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define FPB_PID3_REG(base)                       ((base)-&gt;PID3)</span></div>
<div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;<span class="preprocessor">#define FPB_CID0_REG(base)                       ((base)-&gt;CID0)</span></div>
<div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;<span class="preprocessor">#define FPB_CID1_REG(base)                       ((base)-&gt;CID1)</span></div>
<div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="preprocessor">#define FPB_CID2_REG(base)                       ((base)-&gt;CID2)</span></div>
<div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="preprocessor">#define FPB_CID3_REG(base)                       ((base)-&gt;CID3)</span></div>
<div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160; <span class="comment">/* end of group FPB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;</div>
<div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;</div>
<div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="comment">   -- FPB Register Masks</span></div>
<div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160; <span class="comment">/* end of group FPB_Register_Masks */</span></div>
<div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;</div>
<div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;</div>
<div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="comment">/* FPB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___f_p_b___peripheral.html#ga95d994c97f967ce02339465def6bac95"> 8930</a></span>&#160;<span class="preprocessor">#define FPB_BASE_PTR                             ((FPB_MemMapPtr)0xE0002000u)</span></div>
<div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;</div>
<div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group___f_p_b___peripheral.html#ga3073bbdd81158d27cf132d1df17fa83f"> 8932</a></span>&#160;<span class="preprocessor">#define FPB_BASE_PTRS                            { FPB_BASE_PTR }</span></div>
<div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;</div>
<div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="comment">   -- FPB - Register accessor macros</span></div>
<div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;</div>
<div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;<span class="comment">/* FPB - Register instance definitions */</span></div>
<div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;<span class="comment">/* FPB */</span></div>
<div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="preprocessor">#define FP_CTRL                                  FPB_CTRL_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="preprocessor">#define FP_REMAP                                 FPB_REMAP_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;<span class="preprocessor">#define FP_COMP0                                 FPB_COMP_REG(FPB_BASE_PTR,0)</span></div>
<div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="preprocessor">#define FP_COMP1                                 FPB_COMP_REG(FPB_BASE_PTR,1)</span></div>
<div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="preprocessor">#define FP_COMP2                                 FPB_COMP_REG(FPB_BASE_PTR,2)</span></div>
<div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor">#define FP_COMP3                                 FPB_COMP_REG(FPB_BASE_PTR,3)</span></div>
<div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define FP_COMP4                                 FPB_COMP_REG(FPB_BASE_PTR,4)</span></div>
<div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;<span class="preprocessor">#define FP_COMP5                                 FPB_COMP_REG(FPB_BASE_PTR,5)</span></div>
<div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="preprocessor">#define FP_COMP6                                 FPB_COMP_REG(FPB_BASE_PTR,6)</span></div>
<div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="preprocessor">#define FP_COMP7                                 FPB_COMP_REG(FPB_BASE_PTR,7)</span></div>
<div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="preprocessor">#define FP_PID4                                  FPB_PID4_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="preprocessor">#define FP_PID5                                  FPB_PID5_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="preprocessor">#define FP_PID6                                  FPB_PID6_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="preprocessor">#define FP_PID7                                  FPB_PID7_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="preprocessor">#define FP_PID0                                  FPB_PID0_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor">#define FP_PID1                                  FPB_PID1_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="preprocessor">#define FP_PID2                                  FPB_PID2_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="preprocessor">#define FP_PID3                                  FPB_PID3_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="preprocessor">#define FP_CID0                                  FPB_CID0_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="preprocessor">#define FP_CID1                                  FPB_CID1_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="preprocessor">#define FP_CID2                                  FPB_CID2_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor">#define FP_CID3                                  FPB_CID3_REG(FPB_BASE_PTR)</span></div>
<div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;</div>
<div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="comment">/* FPB - Register array accessors */</span></div>
<div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define FPB_COMP(index)                          FPB_COMP_REG(FPB_BASE_PTR,index)</span></div>
<div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160; <span class="comment">/* end of group FPB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;</div>
<div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160; <span class="comment">/* end of group FPB_Peripheral */</span></div>
<div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;</div>
<div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;</div>
<div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="comment">   -- FTFE</span></div>
<div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;</div>
<div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html"> 8992</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_t_f_e___mem_map.html">FTFE_MemMap</a> {</div>
<div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a7e8a4e06df758e3dc251260d71818be8"> 8993</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a7e8a4e06df758e3dc251260d71818be8">FSTAT</a>;                                   </div>
<div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#ac8a0419a834abb8966d8ca7d18384d7e"> 8994</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#ac8a0419a834abb8966d8ca7d18384d7e">FCNFG</a>;                                   </div>
<div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a6111e18f3da7c8c12b1fdc2e584a74be"> 8995</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a6111e18f3da7c8c12b1fdc2e584a74be">FSEC</a>;                                    </div>
<div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#af24ed572a9a06cefc7c238c08e2aa332"> 8996</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#af24ed572a9a06cefc7c238c08e2aa332">FOPT</a>;                                    </div>
<div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a0d9b934b80cc5802632699a965acb08c"> 8997</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a0d9b934b80cc5802632699a965acb08c">FCCOB3</a>;                                  </div>
<div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a3ee3dde0b1da6205c9cbc4a8aba737ee"> 8998</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a3ee3dde0b1da6205c9cbc4a8aba737ee">FCCOB2</a>;                                  </div>
<div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#ab72be9c808d3ff0a1e61da8c56f59289"> 8999</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#ab72be9c808d3ff0a1e61da8c56f59289">FCCOB1</a>;                                  </div>
<div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#abea6e1649d554a8c0da79bdd0d59c42a"> 9000</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#abea6e1649d554a8c0da79bdd0d59c42a">FCCOB0</a>;                                  </div>
<div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#ab092d215fb23493ba64935d87da1cf73"> 9001</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#ab092d215fb23493ba64935d87da1cf73">FCCOB7</a>;                                  </div>
<div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a4c1e73e990e9c1b2db59498c66edf114"> 9002</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a4c1e73e990e9c1b2db59498c66edf114">FCCOB6</a>;                                  </div>
<div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a07c24a4727fa6aef7cb9a3119c5bf39a"> 9003</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a07c24a4727fa6aef7cb9a3119c5bf39a">FCCOB5</a>;                                  </div>
<div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a67f74d54b4ea83300912bfd3fd13f69c"> 9004</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a67f74d54b4ea83300912bfd3fd13f69c">FCCOB4</a>;                                  </div>
<div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a1eed87dc0da91bf3023c90b7fcd894f4"> 9005</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a1eed87dc0da91bf3023c90b7fcd894f4">FCCOBB</a>;                                  </div>
<div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#ab5fa4c4c247ee0b9798e7cfc904a2d8b"> 9006</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#ab5fa4c4c247ee0b9798e7cfc904a2d8b">FCCOBA</a>;                                  </div>
<div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#abd479b210960b55ac943bdc01be221c1"> 9007</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#abd479b210960b55ac943bdc01be221c1">FCCOB9</a>;                                  </div>
<div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a7d553598d8cffb93c687bce40e59a0ef"> 9008</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a7d553598d8cffb93c687bce40e59a0ef">FCCOB8</a>;                                  </div>
<div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a660f8b71409e54e6e4657b53e6b9fd3c"> 9009</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a660f8b71409e54e6e4657b53e6b9fd3c">FPROT3</a>;                                  </div>
<div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#ab8fe958d37448e8b4d06b1db8e3b5222"> 9010</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#ab8fe958d37448e8b4d06b1db8e3b5222">FPROT2</a>;                                  </div>
<div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#a5a6edd9cc85f5b822067daf101cb67b3"> 9011</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#a5a6edd9cc85f5b822067daf101cb67b3">FPROT1</a>;                                  </div>
<div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#ad874550db74efbacd41af6fecb4f3f76"> 9012</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#ad874550db74efbacd41af6fecb4f3f76">FPROT0</a>;                                  </div>
<div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;  uint8_t RESERVED_0[2];</div>
<div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#ad2c7b03da2909050081c4e293bedcbab"> 9014</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#ad2c7b03da2909050081c4e293bedcbab">FEPROT</a>;                                  </div>
<div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="struct_f_t_f_e___mem_map.html#aab8bdf05ca369ec198ec06cc6c08c54e"> 9015</a></span>&#160;  uint8_t <a class="code" href="struct_f_t_f_e___mem_map.html#aab8bdf05ca369ec198ec06cc6c08c54e">FDPROT</a>;                                  </div>
<div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_t_f_e___peripheral.html#gad81b9269a2ee19ce1983daae49ba1694">FTFE_MemMapPtr</a>;</div>
<div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;</div>
<div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="comment">   -- FTFE - Register accessor macros</span></div>
<div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;</div>
<div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="comment">/* FTFE - Register accessors */</span></div>
<div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_REG(base)                     ((base)-&gt;FSTAT)</span></div>
<div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_REG(base)                     ((base)-&gt;FCNFG)</span></div>
<div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor">#define FTFE_FSEC_REG(base)                      ((base)-&gt;FSEC)</span></div>
<div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;<span class="preprocessor">#define FTFE_FOPT_REG(base)                      ((base)-&gt;FOPT)</span></div>
<div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_REG(base)                    ((base)-&gt;FCCOB3)</span></div>
<div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_REG(base)                    ((base)-&gt;FCCOB2)</span></div>
<div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_REG(base)                    ((base)-&gt;FCCOB1)</span></div>
<div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_REG(base)                    ((base)-&gt;FCCOB0)</span></div>
<div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_REG(base)                    ((base)-&gt;FCCOB7)</span></div>
<div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_REG(base)                    ((base)-&gt;FCCOB6)</span></div>
<div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_REG(base)                    ((base)-&gt;FCCOB5)</span></div>
<div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_REG(base)                    ((base)-&gt;FCCOB4)</span></div>
<div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_REG(base)                    ((base)-&gt;FCCOBB)</span></div>
<div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_REG(base)                    ((base)-&gt;FCCOBA)</span></div>
<div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_REG(base)                    ((base)-&gt;FCCOB9)</span></div>
<div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_REG(base)                    ((base)-&gt;FCCOB8)</span></div>
<div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="preprocessor">#define FTFE_FPROT3_REG(base)                    ((base)-&gt;FPROT3)</span></div>
<div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="preprocessor">#define FTFE_FPROT2_REG(base)                    ((base)-&gt;FPROT2)</span></div>
<div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="preprocessor">#define FTFE_FPROT1_REG(base)                    ((base)-&gt;FPROT1)</span></div>
<div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="preprocessor">#define FTFE_FPROT0_REG(base)                    ((base)-&gt;FPROT0)</span></div>
<div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="preprocessor">#define FTFE_FEPROT_REG(base)                    ((base)-&gt;FEPROT)</span></div>
<div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="preprocessor">#define FTFE_FDPROT_REG(base)                    ((base)-&gt;FDPROT)</span></div>
<div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160; <span class="comment">/* end of group FTFE_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;</div>
<div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;</div>
<div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="comment">   -- FTFE Register Masks</span></div>
<div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;</div>
<div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div>
<div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_MGSTAT0_MASK                  0x1u</span></div>
<div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_MGSTAT0_SHIFT                 0</span></div>
<div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_FPVIOL_MASK                   0x10u</span></div>
<div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_FPVIOL_SHIFT                  4</span></div>
<div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_ACCERR_MASK                   0x20u</span></div>
<div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_ACCERR_SHIFT                  5</span></div>
<div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_RDCOLERR_MASK                 0x40u</span></div>
<div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_RDCOLERR_SHIFT                6</span></div>
<div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_CCIF_MASK                     0x80u</span></div>
<div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor">#define FTFE_FSTAT_CCIF_SHIFT                    7</span></div>
<div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div>
<div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_EEERDY_MASK                   0x1u</span></div>
<div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_EEERDY_SHIFT                  0</span></div>
<div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RAMRDY_MASK                   0x2u</span></div>
<div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RAMRDY_SHIFT                  1</span></div>
<div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_PFLSH_MASK                    0x4u</span></div>
<div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_PFLSH_SHIFT                   2</span></div>
<div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_SWAP_MASK                     0x8u</span></div>
<div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_SWAP_SHIFT                    3</span></div>
<div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSSUSP_MASK                  0x10u</span></div>
<div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSSUSP_SHIFT                 4</span></div>
<div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSAREQ_MASK                  0x20u</span></div>
<div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_ERSAREQ_SHIFT                 5</span></div>
<div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RDCOLLIE_MASK                 0x40u</span></div>
<div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_RDCOLLIE_SHIFT                6</span></div>
<div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_CCIE_MASK                     0x80u</span></div>
<div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="preprocessor">#define FTFE_FCNFG_CCIE_SHIFT                    7</span></div>
<div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div>
<div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor">#define FTFE_FSEC_SEC_MASK                       0x3u</span></div>
<div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor">#define FTFE_FSEC_SEC_SHIFT                      0</span></div>
<div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define FTFE_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_SEC_SHIFT))&amp;FTFE_FSEC_SEC_MASK)</span></div>
<div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="preprocessor">#define FTFE_FSEC_FSLACC_MASK                    0xCu</span></div>
<div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="preprocessor">#define FTFE_FSEC_FSLACC_SHIFT                   2</span></div>
<div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="preprocessor">#define FTFE_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_FSLACC_SHIFT))&amp;FTFE_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor">#define FTFE_FSEC_MEEN_MASK                      0x30u</span></div>
<div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor">#define FTFE_FSEC_MEEN_SHIFT                     4</span></div>
<div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor">#define FTFE_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_MEEN_SHIFT))&amp;FTFE_FSEC_MEEN_MASK)</span></div>
<div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor">#define FTFE_FSEC_KEYEN_MASK                     0xC0u</span></div>
<div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define FTFE_FSEC_KEYEN_SHIFT                    6</span></div>
<div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;<span class="preprocessor">#define FTFE_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FSEC_KEYEN_SHIFT))&amp;FTFE_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div>
<div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor">#define FTFE_FOPT_OPT_MASK                       0xFFu</span></div>
<div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="preprocessor">#define FTFE_FOPT_OPT_SHIFT                      0</span></div>
<div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="preprocessor">#define FTFE_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FOPT_OPT_SHIFT))&amp;FTFE_FOPT_OPT_MASK)</span></div>
<div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div>
<div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB3_CCOBn_SHIFT))&amp;FTFE_FCCOB3_CCOBn_MASK)</span></div>
<div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div>
<div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB2_CCOBn_SHIFT))&amp;FTFE_FCCOB2_CCOBn_MASK)</span></div>
<div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div>
<div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB1_CCOBn_SHIFT))&amp;FTFE_FCCOB1_CCOBn_MASK)</span></div>
<div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div>
<div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB0_CCOBn_SHIFT))&amp;FTFE_FCCOB0_CCOBn_MASK)</span></div>
<div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div>
<div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB7_CCOBn_SHIFT))&amp;FTFE_FCCOB7_CCOBn_MASK)</span></div>
<div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div>
<div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB6_CCOBn_SHIFT))&amp;FTFE_FCCOB6_CCOBn_MASK)</span></div>
<div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div>
<div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB5_CCOBn_SHIFT))&amp;FTFE_FCCOB5_CCOBn_MASK)</span></div>
<div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div>
<div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB4_CCOBn_SHIFT))&amp;FTFE_FCCOB4_CCOBn_MASK)</span></div>
<div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div>
<div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOBB_CCOBn_SHIFT))&amp;FTFE_FCCOBB_CCOBn_MASK)</span></div>
<div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div>
<div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOBA_CCOBn_SHIFT))&amp;FTFE_FCCOBA_CCOBn_MASK)</span></div>
<div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div>
<div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB9_CCOBn_SHIFT))&amp;FTFE_FCCOB9_CCOBn_MASK)</span></div>
<div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div>
<div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_CCOBn_MASK                   0xFFu</span></div>
<div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_CCOBn_SHIFT                  0</span></div>
<div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FCCOB8_CCOBn_SHIFT))&amp;FTFE_FCCOB8_CCOBn_MASK)</span></div>
<div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div>
<div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="preprocessor">#define FTFE_FPROT3_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="preprocessor">#define FTFE_FPROT3_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;<span class="preprocessor">#define FTFE_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT3_PROT_SHIFT))&amp;FTFE_FPROT3_PROT_MASK)</span></div>
<div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div>
<div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="preprocessor">#define FTFE_FPROT2_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="preprocessor">#define FTFE_FPROT2_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="preprocessor">#define FTFE_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT2_PROT_SHIFT))&amp;FTFE_FPROT2_PROT_MASK)</span></div>
<div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div>
<div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;<span class="preprocessor">#define FTFE_FPROT1_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="preprocessor">#define FTFE_FPROT1_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;<span class="preprocessor">#define FTFE_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT1_PROT_SHIFT))&amp;FTFE_FPROT1_PROT_MASK)</span></div>
<div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div>
<div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="preprocessor">#define FTFE_FPROT0_PROT_MASK                    0xFFu</span></div>
<div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="preprocessor">#define FTFE_FPROT0_PROT_SHIFT                   0</span></div>
<div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="preprocessor">#define FTFE_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FPROT0_PROT_SHIFT))&amp;FTFE_FPROT0_PROT_MASK)</span></div>
<div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div>
<div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;<span class="preprocessor">#define FTFE_FEPROT_EPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;<span class="preprocessor">#define FTFE_FEPROT_EPROT_SHIFT                  0</span></div>
<div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;<span class="preprocessor">#define FTFE_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FEPROT_EPROT_SHIFT))&amp;FTFE_FEPROT_EPROT_MASK)</span></div>
<div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div>
<div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="preprocessor">#define FTFE_FDPROT_DPROT_MASK                   0xFFu</span></div>
<div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="preprocessor">#define FTFE_FDPROT_DPROT_SHIFT                  0</span></div>
<div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;<span class="preprocessor">#define FTFE_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFE_FDPROT_DPROT_SHIFT))&amp;FTFE_FDPROT_DPROT_MASK)</span></div>
<div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160; <span class="comment">/* end of group FTFE_Register_Masks */</span></div>
<div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;</div>
<div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;</div>
<div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;<span class="comment">/* FTFE - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___f_t_f_e___peripheral.html#ga459f4097b9fd3f09e7bf790c17831f83"> 9191</a></span>&#160;<span class="preprocessor">#define FTFE_BASE_PTR                            ((FTFE_MemMapPtr)0x40020000u)</span></div>
<div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;</div>
<div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___f_t_f_e___peripheral.html#ga5ae2dee20c785365da3d603faf7a1dd2"> 9193</a></span>&#160;<span class="preprocessor">#define FTFE_BASE_PTRS                           { FTFE_BASE_PTR }</span></div>
<div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;</div>
<div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;<span class="comment">   -- FTFE - Register accessor macros</span></div>
<div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;</div>
<div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;<span class="comment">/* FTFE - Register instance definitions */</span></div>
<div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="comment">/* FTFE */</span></div>
<div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;<span class="preprocessor">#define FTFE_FSTAT                               FTFE_FSTAT_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;<span class="preprocessor">#define FTFE_FCNFG                               FTFE_FCNFG_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="preprocessor">#define FTFE_FSEC                                FTFE_FSEC_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;<span class="preprocessor">#define FTFE_FOPT                                FTFE_FOPT_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor">#define FTFE_FCCOB3                              FTFE_FCCOB3_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="preprocessor">#define FTFE_FCCOB2                              FTFE_FCCOB2_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;<span class="preprocessor">#define FTFE_FCCOB1                              FTFE_FCCOB1_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;<span class="preprocessor">#define FTFE_FCCOB0                              FTFE_FCCOB0_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="preprocessor">#define FTFE_FCCOB7                              FTFE_FCCOB7_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="preprocessor">#define FTFE_FCCOB6                              FTFE_FCCOB6_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="preprocessor">#define FTFE_FCCOB5                              FTFE_FCCOB5_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;<span class="preprocessor">#define FTFE_FCCOB4                              FTFE_FCCOB4_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="preprocessor">#define FTFE_FCCOBB                              FTFE_FCCOBB_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;<span class="preprocessor">#define FTFE_FCCOBA                              FTFE_FCCOBA_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="preprocessor">#define FTFE_FCCOB9                              FTFE_FCCOB9_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor">#define FTFE_FCCOB8                              FTFE_FCCOB8_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="preprocessor">#define FTFE_FPROT3                              FTFE_FPROT3_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="preprocessor">#define FTFE_FPROT2                              FTFE_FPROT2_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<span class="preprocessor">#define FTFE_FPROT1                              FTFE_FPROT1_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="preprocessor">#define FTFE_FPROT0                              FTFE_FPROT0_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;<span class="preprocessor">#define FTFE_FEPROT                              FTFE_FEPROT_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor">#define FTFE_FDPROT                              FTFE_FDPROT_REG(FTFE_BASE_PTR)</span></div>
<div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160; <span class="comment">/* end of group FTFE_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;</div>
<div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160; <span class="comment">/* end of group FTFE_Peripheral */</span></div>
<div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;</div>
<div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;</div>
<div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;<span class="comment">   -- FTM</span></div>
<div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;</div>
<div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html"> 9250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_t_m___mem_map.html">FTM_MemMap</a> {</div>
<div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a4b1c487fee64f94a40d5f170865fe466"> 9251</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a4b1c487fee64f94a40d5f170865fe466">SC</a>;                                     </div>
<div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a21d54fe19908bc95f2fd0107a8af69c2"> 9252</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a21d54fe19908bc95f2fd0107a8af69c2">CNT</a>;                                    </div>
<div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a5ad801f060851969c07a2c3f3a108ade"> 9253</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a5ad801f060851969c07a2c3f3a108ade">MOD</a>;                                    </div>
<div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div>
<div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a3223f003731ed14e54ee3d9e77ee334c"> 9255</a></span>&#160;    uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a3223f003731ed14e54ee3d9e77ee334c">CnSC</a>;                                   </div>
<div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a45398334c1dab06457c71ec0d5f5a7aa"> 9256</a></span>&#160;    uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a45398334c1dab06457c71ec0d5f5a7aa">CnV</a>;                                    </div>
<div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;  } CONTROLS[8];</div>
<div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a8b0075986e58bcb446db27764e369135"> 9258</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a8b0075986e58bcb446db27764e369135">CNTIN</a>;                                  </div>
<div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a9d49382f07b934530245cb8f578e117f"> 9259</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a9d49382f07b934530245cb8f578e117f">STATUS</a>;                                 </div>
<div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a1cabc42a484f2abbd67af1345b90fcc4"> 9260</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a1cabc42a484f2abbd67af1345b90fcc4">MODE</a>;                                   </div>
<div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a9537a55fae48de4811bfe7600d37b230"> 9261</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a9537a55fae48de4811bfe7600d37b230">SYNC</a>;                                   </div>
<div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#aacdd40604d98720d58618c5e9f0fb0fd"> 9262</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#aacdd40604d98720d58618c5e9f0fb0fd">OUTINIT</a>;                                </div>
<div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a16b10477073d1a3822d96ea9f65752fe"> 9263</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a16b10477073d1a3822d96ea9f65752fe">OUTMASK</a>;                                </div>
<div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#ab00737276f6086e805d6d7c892608100"> 9264</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#ab00737276f6086e805d6d7c892608100">COMBINE</a>;                                </div>
<div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a7a7e6e572834de5c95fc5279659e582c"> 9265</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a7a7e6e572834de5c95fc5279659e582c">DEADTIME</a>;                               </div>
<div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#afe00dccf260f10c5172a9cae5fb72d69"> 9266</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#afe00dccf260f10c5172a9cae5fb72d69">EXTTRIG</a>;                                </div>
<div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a3a9de308929bca0a0a9155f4222aadae"> 9267</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a3a9de308929bca0a0a9155f4222aadae">POL</a>;                                    </div>
<div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a7240bf4b5ae452ac8b2beb8c6f26833c"> 9268</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a7240bf4b5ae452ac8b2beb8c6f26833c">FMS</a>;                                    </div>
<div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#af3c88a62b68d6b62793ce078ae72d31b"> 9269</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#af3c88a62b68d6b62793ce078ae72d31b">FILTER</a>;                                 </div>
<div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#ab04c5a66d20efe200fa625cbb15ab678"> 9270</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#ab04c5a66d20efe200fa625cbb15ab678">FLTCTRL</a>;                                </div>
<div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a88687af53ea301e8e0c793d8539dd4dd"> 9271</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a88687af53ea301e8e0c793d8539dd4dd">QDCTRL</a>;                                 </div>
<div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a7b48a7fbd1a47ba72e009b9d82b89cf6"> 9272</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a7b48a7fbd1a47ba72e009b9d82b89cf6">CONF</a>;                                   </div>
<div class="line"><a name="l09273"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a0ed846091be8a3e998d93d2bc45f78dd"> 9273</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a0ed846091be8a3e998d93d2bc45f78dd">FLTPOL</a>;                                 </div>
<div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a3bd4b174127a80c7f8bd910b66e6de60"> 9274</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a3bd4b174127a80c7f8bd910b66e6de60">SYNCONF</a>;                                </div>
<div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#afd87045c28b90c41492f23d268554433"> 9275</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#afd87045c28b90c41492f23d268554433">INVCTRL</a>;                                </div>
<div class="line"><a name="l09276"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#afb4481ebbb2867c1bc009d6b73ad661e"> 9276</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#afb4481ebbb2867c1bc009d6b73ad661e">SWOCTRL</a>;                                </div>
<div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="struct_f_t_m___mem_map.html#a84f64d9ce40acaa01380dab13bc5b5ea"> 9277</a></span>&#160;  uint32_t <a class="code" href="struct_f_t_m___mem_map.html#a84f64d9ce40acaa01380dab13bc5b5ea">PWMLOAD</a>;                                </div>
<div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_t_m___peripheral.html#gaafa7875c9deb2b3afe4aa22ce6a99d39">FTM_MemMapPtr</a>;</div>
<div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;</div>
<div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div>
<div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;</div>
<div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;<span class="comment">/* FTM - Register accessors */</span></div>
<div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="preprocessor">#define FTM_SC_REG(base)                         ((base)-&gt;SC)</span></div>
<div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;<span class="preprocessor">#define FTM_CNT_REG(base)                        ((base)-&gt;CNT)</span></div>
<div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;<span class="preprocessor">#define FTM_MOD_REG(base)                        ((base)-&gt;MOD)</span></div>
<div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="preprocessor">#define FTM_CnSC_REG(base,index)                 ((base)-&gt;CONTROLS[index].CnSC)</span></div>
<div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;<span class="preprocessor">#define FTM_CnV_REG(base,index)                  ((base)-&gt;CONTROLS[index].CnV)</span></div>
<div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;<span class="preprocessor">#define FTM_CNTIN_REG(base)                      ((base)-&gt;CNTIN)</span></div>
<div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;<span class="preprocessor">#define FTM_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div>
<div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;<span class="preprocessor">#define FTM_MODE_REG(base)                       ((base)-&gt;MODE)</span></div>
<div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="preprocessor">#define FTM_SYNC_REG(base)                       ((base)-&gt;SYNC)</span></div>
<div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_REG(base)                    ((base)-&gt;OUTINIT)</span></div>
<div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_REG(base)                    ((base)-&gt;OUTMASK)</span></div>
<div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="preprocessor">#define FTM_COMBINE_REG(base)                    ((base)-&gt;COMBINE)</span></div>
<div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_REG(base)                   ((base)-&gt;DEADTIME)</span></div>
<div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_REG(base)                    ((base)-&gt;EXTTRIG)</span></div>
<div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="preprocessor">#define FTM_POL_REG(base)                        ((base)-&gt;POL)</span></div>
<div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;<span class="preprocessor">#define FTM_FMS_REG(base)                        ((base)-&gt;FMS)</span></div>
<div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;<span class="preprocessor">#define FTM_FILTER_REG(base)                     ((base)-&gt;FILTER)</span></div>
<div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_REG(base)                    ((base)-&gt;FLTCTRL)</span></div>
<div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_REG(base)                     ((base)-&gt;QDCTRL)</span></div>
<div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;<span class="preprocessor">#define FTM_CONF_REG(base)                       ((base)-&gt;CONF)</span></div>
<div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_REG(base)                     ((base)-&gt;FLTPOL)</span></div>
<div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_REG(base)                    ((base)-&gt;SYNCONF)</span></div>
<div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_REG(base)                    ((base)-&gt;INVCTRL)</span></div>
<div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_REG(base)                    ((base)-&gt;SWOCTRL)</span></div>
<div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_REG(base)                    ((base)-&gt;PWMLOAD)</span></div>
<div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;</div>
<div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;</div>
<div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;<span class="comment">   -- FTM Register Masks</span></div>
<div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;</div>
<div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div>
<div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0</span></div>
<div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div>
<div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div>
<div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3</span></div>
<div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div>
<div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div>
<div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5</span></div>
<div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x40u</span></div>
<div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        6</span></div>
<div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x80u</span></div>
<div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         7</span></div>
<div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0</span></div>
<div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div>
<div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0</span></div>
<div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div>
<div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div>
<div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0</span></div>
<div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div>
<div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2</span></div>
<div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div>
<div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3</span></div>
<div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div>
<div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4</span></div>
<div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div>
<div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5</span></div>
<div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div>
<div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6</span></div>
<div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div>
<div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7</span></div>
<div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div>
<div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0</span></div>
<div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div>
<div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div>
<div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0</span></div>
<div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div>
<div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div>
<div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div>
<div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0</span></div>
<div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div>
<div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1</span></div>
<div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div>
<div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2</span></div>
<div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div>
<div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3</span></div>
<div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div>
<div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4</span></div>
<div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div>
<div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5</span></div>
<div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div>
<div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6</span></div>
<div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div>
<div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7</span></div>
<div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div>
<div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div>
<div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0</span></div>
<div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div>
<div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1</span></div>
<div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div>
<div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2</span></div>
<div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div>
<div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3</span></div>
<div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div>
<div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4</span></div>
<div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div>
<div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5</span></div>
<div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div>
<div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div>
<div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7</span></div>
<div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div>
<div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div>
<div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0</span></div>
<div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div>
<div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1</span></div>
<div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div>
<div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2</span></div>
<div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div>
<div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3</span></div>
<div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div>
<div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4</span></div>
<div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div>
<div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5</span></div>
<div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div>
<div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6</span></div>
<div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div>
<div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7</span></div>
<div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div>
<div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div>
<div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0</span></div>
<div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div>
<div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1</span></div>
<div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div>
<div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2</span></div>
<div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div>
<div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3</span></div>
<div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div>
<div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4</span></div>
<div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div>
<div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5</span></div>
<div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div>
<div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6</span></div>
<div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div>
<div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7</span></div>
<div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div>
<div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div>
<div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0</span></div>
<div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div>
<div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1</span></div>
<div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div>
<div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2</span></div>
<div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div>
<div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3</span></div>
<div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div>
<div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4</span></div>
<div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div>
<div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5</span></div>
<div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div>
<div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6</span></div>
<div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div>
<div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7</span></div>
<div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div>
<div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div>
<div class="line"><a name="l09461"></a><span class="lineno"> 9461</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0</span></div>
<div class="line"><a name="l09462"></a><span class="lineno"> 9462</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div>
<div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1</span></div>
<div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div>
<div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2</span></div>
<div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div>
<div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3</span></div>
<div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div>
<div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4</span></div>
<div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div>
<div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5</span></div>
<div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div>
<div class="line"><a name="l09473"></a><span class="lineno"> 9473</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6</span></div>
<div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div>
<div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8</span></div>
<div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div>
<div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9</span></div>
<div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div>
<div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10</span></div>
<div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div>
<div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11</span></div>
<div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div>
<div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12</span></div>
<div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div>
<div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13</span></div>
<div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div>
<div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14</span></div>
<div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div>
<div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16</span></div>
<div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div>
<div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17</span></div>
<div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div>
<div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18</span></div>
<div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div>
<div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19</span></div>
<div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div>
<div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20</span></div>
<div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div>
<div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21</span></div>
<div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div>
<div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22</span></div>
<div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div>
<div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24</span></div>
<div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div>
<div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25</span></div>
<div class="line"><a name="l09506"></a><span class="lineno"> 9506</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div>
<div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26</span></div>
<div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div>
<div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27</span></div>
<div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div>
<div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28</span></div>
<div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div>
<div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29</span></div>
<div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div>
<div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30</span></div>
<div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div>
<div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div>
<div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0</span></div>
<div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div>
<div class="line"><a name="l09520"></a><span class="lineno"> 9520</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div>
<div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6</span></div>
<div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div>
<div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div>
<div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div>
<div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0</span></div>
<div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div>
<div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1</span></div>
<div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div>
<div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2</span></div>
<div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div>
<div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3</span></div>
<div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div>
<div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4</span></div>
<div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div>
<div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5</span></div>
<div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div>
<div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6</span></div>
<div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div>
<div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7</span></div>
<div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;<span class="comment">/* POL Bit Fields */</span></div>
<div class="line"><a name="l09541"></a><span class="lineno"> 9541</span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div>
<div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0</span></div>
<div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div>
<div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1</span></div>
<div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div>
<div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2</span></div>
<div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div>
<div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3</span></div>
<div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div>
<div class="line"><a name="l09550"></a><span class="lineno"> 9550</span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4</span></div>
<div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div>
<div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5</span></div>
<div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div>
<div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6</span></div>
<div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div>
<div class="line"><a name="l09556"></a><span class="lineno"> 9556</span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7</span></div>
<div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div>
<div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div>
<div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0</span></div>
<div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div>
<div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1</span></div>
<div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div>
<div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2</span></div>
<div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div>
<div class="line"><a name="l09565"></a><span class="lineno"> 9565</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3</span></div>
<div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div>
<div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5</span></div>
<div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div>
<div class="line"><a name="l09569"></a><span class="lineno"> 9569</span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6</span></div>
<div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div>
<div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7</span></div>
<div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div>
<div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div>
<div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0</span></div>
<div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div>
<div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div>
<div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4</span></div>
<div class="line"><a name="l09578"></a><span class="lineno"> 9578</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div>
<div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div>
<div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8</span></div>
<div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div>
<div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div>
<div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12</span></div>
<div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div>
<div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div>
<div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div>
<div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0</span></div>
<div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div>
<div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1</span></div>
<div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div>
<div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2</span></div>
<div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div>
<div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3</span></div>
<div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div>
<div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4</span></div>
<div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div>
<div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5</span></div>
<div class="line"><a name="l09598"></a><span class="lineno"> 9598</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div>
<div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6</span></div>
<div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div>
<div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7</span></div>
<div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div>
<div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8</span></div>
<div class="line"><a name="l09604"></a><span class="lineno"> 9604</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div>
<div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div>
<div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div>
<div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0</span></div>
<div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div>
<div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1</span></div>
<div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div>
<div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2</span></div>
<div class="line"><a name="l09612"></a><span class="lineno"> 9612</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div>
<div class="line"><a name="l09613"></a><span class="lineno"> 9613</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3</span></div>
<div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div>
<div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4</span></div>
<div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div>
<div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5</span></div>
<div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div>
<div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6</span></div>
<div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div>
<div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7</span></div>
<div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div>
<div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_MASK                     0x1Fu</span></div>
<div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_SHIFT                    0</span></div>
<div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_NUMTOF_SHIFT))&amp;FTM_CONF_NUMTOF_MASK)</span></div>
<div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div>
<div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6</span></div>
<div class="line"><a name="l09628"></a><span class="lineno"> 9628</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div>
<div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div>
<div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9</span></div>
<div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div>
<div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10</span></div>
<div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div>
<div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div>
<div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0</span></div>
<div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div>
<div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1</span></div>
<div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div>
<div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2</span></div>
<div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div>
<div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3</span></div>
<div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div>
<div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div>
<div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0</span></div>
<div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div>
<div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2</span></div>
<div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div>
<div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4</span></div>
<div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div>
<div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5</span></div>
<div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div>
<div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7</span></div>
<div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div>
<div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8</span></div>
<div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div>
<div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9</span></div>
<div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div>
<div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10</span></div>
<div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div>
<div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11</span></div>
<div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div>
<div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12</span></div>
<div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div>
<div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16</span></div>
<div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div>
<div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17</span></div>
<div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div>
<div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18</span></div>
<div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div>
<div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19</span></div>
<div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div>
<div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20</span></div>
<div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div>
<div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div>
<div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0</span></div>
<div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div>
<div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1</span></div>
<div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div>
<div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2</span></div>
<div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div>
<div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3</span></div>
<div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div>
<div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div>
<div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0</span></div>
<div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div>
<div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1</span></div>
<div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div>
<div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2</span></div>
<div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div>
<div class="line"><a name="l09690"></a><span class="lineno"> 9690</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3</span></div>
<div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div>
<div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4</span></div>
<div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div>
<div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5</span></div>
<div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div>
<div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6</span></div>
<div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div>
<div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7</span></div>
<div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div>
<div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8</span></div>
<div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div>
<div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9</span></div>
<div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div>
<div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10</span></div>
<div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div>
<div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11</span></div>
<div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div>
<div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12</span></div>
<div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div>
<div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13</span></div>
<div class="line"><a name="l09711"></a><span class="lineno"> 9711</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div>
<div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14</span></div>
<div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div>
<div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15</span></div>
<div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div>
<div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div>
<div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0</span></div>
<div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div>
<div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1</span></div>
<div class="line"><a name="l09720"></a><span class="lineno"> 9720</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div>
<div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2</span></div>
<div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div>
<div class="line"><a name="l09723"></a><span class="lineno"> 9723</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3</span></div>
<div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div>
<div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4</span></div>
<div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div>
<div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5</span></div>
<div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div>
<div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6</span></div>
<div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div>
<div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7</span></div>
<div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div>
<div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9</span></div>
<div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div>
<div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;</div>
<div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;</div>
<div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral.html#gae712c29b7abcf338d8f8f6418683fa66"> 9742</a></span>&#160;<span class="preprocessor">#define FTM0_BASE_PTR                            ((FTM_MemMapPtr)0x40038000u)</span></div>
<div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;</div>
<div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral.html#ga38115fba8eadfc94b2fc411f45906002"> 9744</a></span>&#160;<span class="preprocessor">#define FTM1_BASE_PTR                            ((FTM_MemMapPtr)0x40039000u)</span></div>
<div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;</div>
<div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral.html#ga897564efeaf1be1f991305d294eda3d6"> 9746</a></span>&#160;<span class="preprocessor">#define FTM2_BASE_PTR                            ((FTM_MemMapPtr)0x400B8000u)</span></div>
<div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;</div>
<div class="line"><a name="l09748"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral.html#ga32dd0c357080d5680c0c5b3cf821adab"> 9748</a></span>&#160;<span class="preprocessor">#define FTM3_BASE_PTR                            ((FTM_MemMapPtr)0x400B9000u)</span></div>
<div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;</div>
<div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral.html#ga1a5a7cb39d1713239478a1ebce2f05cc"> 9750</a></span>&#160;<span class="preprocessor">#define FTM_BASE_PTRS                            { FTM0_BASE_PTR, FTM1_BASE_PTR, FTM2_BASE_PTR, FTM3_BASE_PTR }</span></div>
<div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;</div>
<div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div>
<div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;</div>
<div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;<span class="comment">/* FTM - Register instance definitions */</span></div>
<div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;<span class="comment">/* FTM0 */</span></div>
<div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;<span class="preprocessor">#define FTM0_SC                                  FTM_SC_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="preprocessor">#define FTM0_CNT                                 FTM_CNT_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="preprocessor">#define FTM0_MOD                                 FTM_MOD_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;<span class="preprocessor">#define FTM0_C0SC                                FTM_CnSC_REG(FTM0_BASE_PTR,0)</span></div>
<div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;<span class="preprocessor">#define FTM0_C0V                                 FTM_CnV_REG(FTM0_BASE_PTR,0)</span></div>
<div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="preprocessor">#define FTM0_C1SC                                FTM_CnSC_REG(FTM0_BASE_PTR,1)</span></div>
<div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;<span class="preprocessor">#define FTM0_C1V                                 FTM_CnV_REG(FTM0_BASE_PTR,1)</span></div>
<div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;<span class="preprocessor">#define FTM0_C2SC                                FTM_CnSC_REG(FTM0_BASE_PTR,2)</span></div>
<div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;<span class="preprocessor">#define FTM0_C2V                                 FTM_CnV_REG(FTM0_BASE_PTR,2)</span></div>
<div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="preprocessor">#define FTM0_C3SC                                FTM_CnSC_REG(FTM0_BASE_PTR,3)</span></div>
<div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="preprocessor">#define FTM0_C3V                                 FTM_CnV_REG(FTM0_BASE_PTR,3)</span></div>
<div class="line"><a name="l09775"></a><span class="lineno"> 9775</span>&#160;<span class="preprocessor">#define FTM0_C4SC                                FTM_CnSC_REG(FTM0_BASE_PTR,4)</span></div>
<div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;<span class="preprocessor">#define FTM0_C4V                                 FTM_CnV_REG(FTM0_BASE_PTR,4)</span></div>
<div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;<span class="preprocessor">#define FTM0_C5SC                                FTM_CnSC_REG(FTM0_BASE_PTR,5)</span></div>
<div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;<span class="preprocessor">#define FTM0_C5V                                 FTM_CnV_REG(FTM0_BASE_PTR,5)</span></div>
<div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;<span class="preprocessor">#define FTM0_C6SC                                FTM_CnSC_REG(FTM0_BASE_PTR,6)</span></div>
<div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;<span class="preprocessor">#define FTM0_C6V                                 FTM_CnV_REG(FTM0_BASE_PTR,6)</span></div>
<div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="preprocessor">#define FTM0_C7SC                                FTM_CnSC_REG(FTM0_BASE_PTR,7)</span></div>
<div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;<span class="preprocessor">#define FTM0_C7V                                 FTM_CnV_REG(FTM0_BASE_PTR,7)</span></div>
<div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;<span class="preprocessor">#define FTM0_CNTIN                               FTM_CNTIN_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;<span class="preprocessor">#define FTM0_STATUS                              FTM_STATUS_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;<span class="preprocessor">#define FTM0_MODE                                FTM_MODE_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;<span class="preprocessor">#define FTM0_SYNC                                FTM_SYNC_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;<span class="preprocessor">#define FTM0_OUTINIT                             FTM_OUTINIT_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;<span class="preprocessor">#define FTM0_OUTMASK                             FTM_OUTMASK_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;<span class="preprocessor">#define FTM0_COMBINE                             FTM_COMBINE_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;<span class="preprocessor">#define FTM0_DEADTIME                            FTM_DEADTIME_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;<span class="preprocessor">#define FTM0_EXTTRIG                             FTM_EXTTRIG_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;<span class="preprocessor">#define FTM0_POL                                 FTM_POL_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;<span class="preprocessor">#define FTM0_FMS                                 FTM_FMS_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;<span class="preprocessor">#define FTM0_FILTER                              FTM_FILTER_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="preprocessor">#define FTM0_FLTCTRL                             FTM_FLTCTRL_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;<span class="preprocessor">#define FTM0_QDCTRL                              FTM_QDCTRL_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;<span class="preprocessor">#define FTM0_CONF                                FTM_CONF_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;<span class="preprocessor">#define FTM0_FLTPOL                              FTM_FLTPOL_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;<span class="preprocessor">#define FTM0_SYNCONF                             FTM_SYNCONF_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;<span class="preprocessor">#define FTM0_INVCTRL                             FTM_INVCTRL_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;<span class="preprocessor">#define FTM0_SWOCTRL                             FTM_SWOCTRL_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="preprocessor">#define FTM0_PWMLOAD                             FTM_PWMLOAD_REG(FTM0_BASE_PTR)</span></div>
<div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;<span class="comment">/* FTM1 */</span></div>
<div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;<span class="preprocessor">#define FTM1_SC                                  FTM_SC_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor">#define FTM1_CNT                                 FTM_CNT_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;<span class="preprocessor">#define FTM1_MOD                                 FTM_MOD_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="preprocessor">#define FTM1_C0SC                                FTM_CnSC_REG(FTM1_BASE_PTR,0)</span></div>
<div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;<span class="preprocessor">#define FTM1_C0V                                 FTM_CnV_REG(FTM1_BASE_PTR,0)</span></div>
<div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;<span class="preprocessor">#define FTM1_C1SC                                FTM_CnSC_REG(FTM1_BASE_PTR,1)</span></div>
<div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;<span class="preprocessor">#define FTM1_C1V                                 FTM_CnV_REG(FTM1_BASE_PTR,1)</span></div>
<div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;<span class="preprocessor">#define FTM1_CNTIN                               FTM_CNTIN_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;<span class="preprocessor">#define FTM1_STATUS                              FTM_STATUS_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#define FTM1_MODE                                FTM_MODE_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="preprocessor">#define FTM1_SYNC                                FTM_SYNC_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;<span class="preprocessor">#define FTM1_OUTINIT                             FTM_OUTINIT_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="preprocessor">#define FTM1_OUTMASK                             FTM_OUTMASK_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;<span class="preprocessor">#define FTM1_COMBINE                             FTM_COMBINE_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;<span class="preprocessor">#define FTM1_DEADTIME                            FTM_DEADTIME_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;<span class="preprocessor">#define FTM1_EXTTRIG                             FTM_EXTTRIG_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09820"></a><span class="lineno"> 9820</span>&#160;<span class="preprocessor">#define FTM1_POL                                 FTM_POL_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09821"></a><span class="lineno"> 9821</span>&#160;<span class="preprocessor">#define FTM1_FMS                                 FTM_FMS_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;<span class="preprocessor">#define FTM1_FILTER                              FTM_FILTER_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;<span class="preprocessor">#define FTM1_FLTCTRL                             FTM_FLTCTRL_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09824"></a><span class="lineno"> 9824</span>&#160;<span class="preprocessor">#define FTM1_QDCTRL                              FTM_QDCTRL_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="preprocessor">#define FTM1_CONF                                FTM_CONF_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;<span class="preprocessor">#define FTM1_FLTPOL                              FTM_FLTPOL_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;<span class="preprocessor">#define FTM1_SYNCONF                             FTM_SYNCONF_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="preprocessor">#define FTM1_INVCTRL                             FTM_INVCTRL_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;<span class="preprocessor">#define FTM1_SWOCTRL                             FTM_SWOCTRL_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;<span class="preprocessor">#define FTM1_PWMLOAD                             FTM_PWMLOAD_REG(FTM1_BASE_PTR)</span></div>
<div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;<span class="comment">/* FTM2 */</span></div>
<div class="line"><a name="l09832"></a><span class="lineno"> 9832</span>&#160;<span class="preprocessor">#define FTM2_SC                                  FTM_SC_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;<span class="preprocessor">#define FTM2_CNT                                 FTM_CNT_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;<span class="preprocessor">#define FTM2_MOD                                 FTM_MOD_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;<span class="preprocessor">#define FTM2_C0SC                                FTM_CnSC_REG(FTM2_BASE_PTR,0)</span></div>
<div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="preprocessor">#define FTM2_C0V                                 FTM_CnV_REG(FTM2_BASE_PTR,0)</span></div>
<div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="preprocessor">#define FTM2_C1SC                                FTM_CnSC_REG(FTM2_BASE_PTR,1)</span></div>
<div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="preprocessor">#define FTM2_C1V                                 FTM_CnV_REG(FTM2_BASE_PTR,1)</span></div>
<div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="preprocessor">#define FTM2_CNTIN                               FTM_CNTIN_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="preprocessor">#define FTM2_STATUS                              FTM_STATUS_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;<span class="preprocessor">#define FTM2_MODE                                FTM_MODE_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="preprocessor">#define FTM2_SYNC                                FTM_SYNC_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;<span class="preprocessor">#define FTM2_OUTINIT                             FTM_OUTINIT_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;<span class="preprocessor">#define FTM2_OUTMASK                             FTM_OUTMASK_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;<span class="preprocessor">#define FTM2_COMBINE                             FTM_COMBINE_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="preprocessor">#define FTM2_DEADTIME                            FTM_DEADTIME_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;<span class="preprocessor">#define FTM2_EXTTRIG                             FTM_EXTTRIG_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09848"></a><span class="lineno"> 9848</span>&#160;<span class="preprocessor">#define FTM2_POL                                 FTM_POL_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="preprocessor">#define FTM2_FMS                                 FTM_FMS_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09850"></a><span class="lineno"> 9850</span>&#160;<span class="preprocessor">#define FTM2_FILTER                              FTM_FILTER_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09851"></a><span class="lineno"> 9851</span>&#160;<span class="preprocessor">#define FTM2_FLTCTRL                             FTM_FLTCTRL_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="preprocessor">#define FTM2_QDCTRL                              FTM_QDCTRL_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;<span class="preprocessor">#define FTM2_CONF                                FTM_CONF_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;<span class="preprocessor">#define FTM2_FLTPOL                              FTM_FLTPOL_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;<span class="preprocessor">#define FTM2_SYNCONF                             FTM_SYNCONF_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09856"></a><span class="lineno"> 9856</span>&#160;<span class="preprocessor">#define FTM2_INVCTRL                             FTM_INVCTRL_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;<span class="preprocessor">#define FTM2_SWOCTRL                             FTM_SWOCTRL_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="preprocessor">#define FTM2_PWMLOAD                             FTM_PWMLOAD_REG(FTM2_BASE_PTR)</span></div>
<div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="comment">/* FTM3 */</span></div>
<div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;<span class="preprocessor">#define FTM3_SC                                  FTM_SC_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="preprocessor">#define FTM3_CNT                                 FTM_CNT_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;<span class="preprocessor">#define FTM3_MOD                                 FTM_MOD_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09863"></a><span class="lineno"> 9863</span>&#160;<span class="preprocessor">#define FTM3_C0SC                                FTM_CnSC_REG(FTM3_BASE_PTR,0)</span></div>
<div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;<span class="preprocessor">#define FTM3_C0V                                 FTM_CnV_REG(FTM3_BASE_PTR,0)</span></div>
<div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;<span class="preprocessor">#define FTM3_C1SC                                FTM_CnSC_REG(FTM3_BASE_PTR,1)</span></div>
<div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="preprocessor">#define FTM3_C1V                                 FTM_CnV_REG(FTM3_BASE_PTR,1)</span></div>
<div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;<span class="preprocessor">#define FTM3_C2SC                                FTM_CnSC_REG(FTM3_BASE_PTR,2)</span></div>
<div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;<span class="preprocessor">#define FTM3_C2V                                 FTM_CnV_REG(FTM3_BASE_PTR,2)</span></div>
<div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;<span class="preprocessor">#define FTM3_C3SC                                FTM_CnSC_REG(FTM3_BASE_PTR,3)</span></div>
<div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;<span class="preprocessor">#define FTM3_C3V                                 FTM_CnV_REG(FTM3_BASE_PTR,3)</span></div>
<div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;<span class="preprocessor">#define FTM3_C4SC                                FTM_CnSC_REG(FTM3_BASE_PTR,4)</span></div>
<div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;<span class="preprocessor">#define FTM3_C4V                                 FTM_CnV_REG(FTM3_BASE_PTR,4)</span></div>
<div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;<span class="preprocessor">#define FTM3_C5SC                                FTM_CnSC_REG(FTM3_BASE_PTR,5)</span></div>
<div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;<span class="preprocessor">#define FTM3_C5V                                 FTM_CnV_REG(FTM3_BASE_PTR,5)</span></div>
<div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;<span class="preprocessor">#define FTM3_C6SC                                FTM_CnSC_REG(FTM3_BASE_PTR,6)</span></div>
<div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;<span class="preprocessor">#define FTM3_C6V                                 FTM_CnV_REG(FTM3_BASE_PTR,6)</span></div>
<div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;<span class="preprocessor">#define FTM3_C7SC                                FTM_CnSC_REG(FTM3_BASE_PTR,7)</span></div>
<div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;<span class="preprocessor">#define FTM3_C7V                                 FTM_CnV_REG(FTM3_BASE_PTR,7)</span></div>
<div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;<span class="preprocessor">#define FTM3_CNTIN                               FTM_CNTIN_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;<span class="preprocessor">#define FTM3_STATUS                              FTM_STATUS_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="preprocessor">#define FTM3_MODE                                FTM_MODE_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;<span class="preprocessor">#define FTM3_SYNC                                FTM_SYNC_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="preprocessor">#define FTM3_OUTINIT                             FTM_OUTINIT_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;<span class="preprocessor">#define FTM3_OUTMASK                             FTM_OUTMASK_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;<span class="preprocessor">#define FTM3_COMBINE                             FTM_COMBINE_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="preprocessor">#define FTM3_DEADTIME                            FTM_DEADTIME_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="preprocessor">#define FTM3_EXTTRIG                             FTM_EXTTRIG_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;<span class="preprocessor">#define FTM3_POL                                 FTM_POL_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="preprocessor">#define FTM3_FMS                                 FTM_FMS_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;<span class="preprocessor">#define FTM3_FILTER                              FTM_FILTER_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;<span class="preprocessor">#define FTM3_FLTCTRL                             FTM_FLTCTRL_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;<span class="preprocessor">#define FTM3_QDCTRL                              FTM_QDCTRL_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;<span class="preprocessor">#define FTM3_CONF                                FTM_CONF_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="preprocessor">#define FTM3_FLTPOL                              FTM_FLTPOL_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="preprocessor">#define FTM3_SYNCONF                             FTM_SYNCONF_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;<span class="preprocessor">#define FTM3_INVCTRL                             FTM_INVCTRL_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;<span class="preprocessor">#define FTM3_SWOCTRL                             FTM_SWOCTRL_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="preprocessor">#define FTM3_PWMLOAD                             FTM_PWMLOAD_REG(FTM3_BASE_PTR)</span></div>
<div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;</div>
<div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;<span class="comment">/* FTM - Register array accessors */</span></div>
<div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;<span class="preprocessor">#define FTM0_CnSC(index)                         FTM_CnSC_REG(FTM0_BASE_PTR,index)</span></div>
<div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;<span class="preprocessor">#define FTM1_CnSC(index)                         FTM_CnSC_REG(FTM1_BASE_PTR,index)</span></div>
<div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;<span class="preprocessor">#define FTM2_CnSC(index)                         FTM_CnSC_REG(FTM2_BASE_PTR,index)</span></div>
<div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;<span class="preprocessor">#define FTM3_CnSC(index)                         FTM_CnSC_REG(FTM3_BASE_PTR,index)</span></div>
<div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="preprocessor">#define FTM0_CnV(index)                          FTM_CnV_REG(FTM0_BASE_PTR,index)</span></div>
<div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="preprocessor">#define FTM1_CnV(index)                          FTM_CnV_REG(FTM1_BASE_PTR,index)</span></div>
<div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;<span class="preprocessor">#define FTM2_CnV(index)                          FTM_CnV_REG(FTM2_BASE_PTR,index)</span></div>
<div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;<span class="preprocessor">#define FTM3_CnV(index)                          FTM_CnV_REG(FTM3_BASE_PTR,index)</span></div>
<div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;</div>
<div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160; <span class="comment">/* end of group FTM_Peripheral */</span></div>
<div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;</div>
<div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;</div>
<div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;<span class="comment">   -- GPIO</span></div>
<div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;</div>
<div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html"> 9930</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_g_p_i_o___mem_map.html">GPIO_MemMap</a> {</div>
<div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#aaf4f486952b9b4680e270ce6266122fd"> 9931</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#aaf4f486952b9b4680e270ce6266122fd">PDOR</a>;                                   </div>
<div class="line"><a name="l09932"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a14833f065ec123137ccce5ab873b5879"> 9932</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a14833f065ec123137ccce5ab873b5879">PSOR</a>;                                   </div>
<div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a996f6a159415a5c0d0683346e950e7fb"> 9933</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a996f6a159415a5c0d0683346e950e7fb">PCOR</a>;                                   </div>
<div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a03faa882b5f4554ff4c11954c2d8759b"> 9934</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a03faa882b5f4554ff4c11954c2d8759b">PTOR</a>;                                   </div>
<div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a01933bea5d005bf126ea2e0345518763"> 9935</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a01933bea5d005bf126ea2e0345518763">PDIR</a>;                                   </div>
<div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___mem_map.html#a49dfaa95d08fa9178dd7f098c87f562d"> 9936</a></span>&#160;  uint32_t <a class="code" href="struct_g_p_i_o___mem_map.html#a49dfaa95d08fa9178dd7f098c87f562d">PDDR</a>;                                   </div>
<div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___g_p_i_o___peripheral.html#ga31c1eddda45aa085f51142987e05ada5">GPIO_MemMapPtr</a>;</div>
<div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;</div>
<div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div>
<div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;</div>
<div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;<span class="comment">/* GPIO - Register accessors */</span></div>
<div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;<span class="preprocessor">#define GPIO_PDOR_REG(base)                      ((base)-&gt;PDOR)</span></div>
<div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;<span class="preprocessor">#define GPIO_PSOR_REG(base)                      ((base)-&gt;PSOR)</span></div>
<div class="line"><a name="l09952"></a><span class="lineno"> 9952</span>&#160;<span class="preprocessor">#define GPIO_PCOR_REG(base)                      ((base)-&gt;PCOR)</span></div>
<div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;<span class="preprocessor">#define GPIO_PTOR_REG(base)                      ((base)-&gt;PTOR)</span></div>
<div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;<span class="preprocessor">#define GPIO_PDIR_REG(base)                      ((base)-&gt;PDIR)</span></div>
<div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;<span class="preprocessor">#define GPIO_PDDR_REG(base)                      ((base)-&gt;PDDR)</span></div>
<div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;</div>
<div class="line"><a name="l09961"></a><span class="lineno"> 9961</span>&#160;</div>
<div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div>
<div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;</div>
<div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div>
<div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div>
<div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div>
<div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div>
<div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div>
<div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div>
<div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div>
<div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div>
<div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div>
<div class="line"><a name="l09983"></a><span class="lineno"> 9983</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div>
<div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div>
<div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div>
<div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div>
<div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div>
<div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div>
<div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div>
<div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div>
<div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div>
<div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div>
<div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;</div>
<div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;</div>
<div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10003"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">10003</a></span>&#160;<span class="preprocessor">#define PTA_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF000u)</span></div>
<div class="line"><a name="l10004"></a><span class="lineno">10004</span>&#160;</div>
<div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">10005</a></span>&#160;<span class="preprocessor">#define PTB_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF040u)</span></div>
<div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;</div>
<div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">10007</a></span>&#160;<span class="preprocessor">#define PTC_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF080u)</span></div>
<div class="line"><a name="l10008"></a><span class="lineno">10008</span>&#160;</div>
<div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">10009</a></span>&#160;<span class="preprocessor">#define PTD_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF0C0u)</span></div>
<div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;</div>
<div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">10011</a></span>&#160;<span class="preprocessor">#define PTE_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF100u)</span></div>
<div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;</div>
<div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga77d3c9297d0f81182ffcc68c0096eb1a">10013</a></span>&#160;<span class="preprocessor">#define PTF_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF140u)</span></div>
<div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;</div>
<div class="line"><a name="l10015"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gad0f7206167a584b1e75a81a5c30fa1c2">10015</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { PTA_BASE_PTR, PTB_BASE_PTR, PTC_BASE_PTR, PTD_BASE_PTR, PTE_BASE_PTR, PTF_BASE_PTR }</span></div>
<div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;</div>
<div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10018"></a><span class="lineno">10018</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div>
<div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;</div>
<div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="comment">/* GPIO - Register instance definitions */</span></div>
<div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;<span class="comment">/* PTA */</span></div>
<div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;<span class="preprocessor">#define GPIOA_PDOR                               GPIO_PDOR_REG(PTA_BASE_PTR)</span></div>
<div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;<span class="preprocessor">#define GPIOA_PSOR                               GPIO_PSOR_REG(PTA_BASE_PTR)</span></div>
<div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;<span class="preprocessor">#define GPIOA_PCOR                               GPIO_PCOR_REG(PTA_BASE_PTR)</span></div>
<div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;<span class="preprocessor">#define GPIOA_PTOR                               GPIO_PTOR_REG(PTA_BASE_PTR)</span></div>
<div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor">#define GPIOA_PDIR                               GPIO_PDIR_REG(PTA_BASE_PTR)</span></div>
<div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;<span class="preprocessor">#define GPIOA_PDDR                               GPIO_PDDR_REG(PTA_BASE_PTR)</span></div>
<div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160;<span class="comment">/* PTB */</span></div>
<div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;<span class="preprocessor">#define GPIOB_PDOR                               GPIO_PDOR_REG(PTB_BASE_PTR)</span></div>
<div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;<span class="preprocessor">#define GPIOB_PSOR                               GPIO_PSOR_REG(PTB_BASE_PTR)</span></div>
<div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;<span class="preprocessor">#define GPIOB_PCOR                               GPIO_PCOR_REG(PTB_BASE_PTR)</span></div>
<div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="preprocessor">#define GPIOB_PTOR                               GPIO_PTOR_REG(PTB_BASE_PTR)</span></div>
<div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160;<span class="preprocessor">#define GPIOB_PDIR                               GPIO_PDIR_REG(PTB_BASE_PTR)</span></div>
<div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;<span class="preprocessor">#define GPIOB_PDDR                               GPIO_PDDR_REG(PTB_BASE_PTR)</span></div>
<div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="comment">/* PTC */</span></div>
<div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;<span class="preprocessor">#define GPIOC_PDOR                               GPIO_PDOR_REG(PTC_BASE_PTR)</span></div>
<div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;<span class="preprocessor">#define GPIOC_PSOR                               GPIO_PSOR_REG(PTC_BASE_PTR)</span></div>
<div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="preprocessor">#define GPIOC_PCOR                               GPIO_PCOR_REG(PTC_BASE_PTR)</span></div>
<div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;<span class="preprocessor">#define GPIOC_PTOR                               GPIO_PTOR_REG(PTC_BASE_PTR)</span></div>
<div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160;<span class="preprocessor">#define GPIOC_PDIR                               GPIO_PDIR_REG(PTC_BASE_PTR)</span></div>
<div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="preprocessor">#define GPIOC_PDDR                               GPIO_PDDR_REG(PTC_BASE_PTR)</span></div>
<div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;<span class="comment">/* PTD */</span></div>
<div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;<span class="preprocessor">#define GPIOD_PDOR                               GPIO_PDOR_REG(PTD_BASE_PTR)</span></div>
<div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="preprocessor">#define GPIOD_PSOR                               GPIO_PSOR_REG(PTD_BASE_PTR)</span></div>
<div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;<span class="preprocessor">#define GPIOD_PCOR                               GPIO_PCOR_REG(PTD_BASE_PTR)</span></div>
<div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;<span class="preprocessor">#define GPIOD_PTOR                               GPIO_PTOR_REG(PTD_BASE_PTR)</span></div>
<div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="preprocessor">#define GPIOD_PDIR                               GPIO_PDIR_REG(PTD_BASE_PTR)</span></div>
<div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;<span class="preprocessor">#define GPIOD_PDDR                               GPIO_PDDR_REG(PTD_BASE_PTR)</span></div>
<div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;<span class="comment">/* PTE */</span></div>
<div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="preprocessor">#define GPIOE_PDOR                               GPIO_PDOR_REG(PTE_BASE_PTR)</span></div>
<div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;<span class="preprocessor">#define GPIOE_PSOR                               GPIO_PSOR_REG(PTE_BASE_PTR)</span></div>
<div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;<span class="preprocessor">#define GPIOE_PCOR                               GPIO_PCOR_REG(PTE_BASE_PTR)</span></div>
<div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;<span class="preprocessor">#define GPIOE_PTOR                               GPIO_PTOR_REG(PTE_BASE_PTR)</span></div>
<div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;<span class="preprocessor">#define GPIOE_PDIR                               GPIO_PDIR_REG(PTE_BASE_PTR)</span></div>
<div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;<span class="preprocessor">#define GPIOE_PDDR                               GPIO_PDDR_REG(PTE_BASE_PTR)</span></div>
<div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="comment">/* PTF */</span></div>
<div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;<span class="preprocessor">#define GPIOF_PDOR                               GPIO_PDOR_REG(PTF_BASE_PTR)</span></div>
<div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;<span class="preprocessor">#define GPIOF_PSOR                               GPIO_PSOR_REG(PTF_BASE_PTR)</span></div>
<div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;<span class="preprocessor">#define GPIOF_PCOR                               GPIO_PCOR_REG(PTF_BASE_PTR)</span></div>
<div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;<span class="preprocessor">#define GPIOF_PTOR                               GPIO_PTOR_REG(PTF_BASE_PTR)</span></div>
<div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;<span class="preprocessor">#define GPIOF_PDIR                               GPIO_PDIR_REG(PTF_BASE_PTR)</span></div>
<div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="preprocessor">#define GPIOF_PDDR                               GPIO_PDDR_REG(PTF_BASE_PTR)</span></div>
<div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;</div>
<div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160; <span class="comment">/* end of group GPIO_Peripheral */</span></div>
<div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;</div>
<div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;</div>
<div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;<span class="comment">   -- I2C</span></div>
<div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;</div>
<div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html">10091</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_i2_c___mem_map.html">I2C_MemMap</a> {</div>
<div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#aefc602e5555ff9807f66ba8d67c214c0">10092</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#aefc602e5555ff9807f66ba8d67c214c0">A1</a>;                                      </div>
<div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a9f07a2e505dda38873798958a6c9f432">10093</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a9f07a2e505dda38873798958a6c9f432">F</a>;                                       </div>
<div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a211af10ff66759da8bd2712f3d26ad8a">10094</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a211af10ff66759da8bd2712f3d26ad8a">C1</a>;                                      </div>
<div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#acba6223219d3887b1ba085cf199bf84a">10095</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#acba6223219d3887b1ba085cf199bf84a">S</a>;                                       </div>
<div class="line"><a name="l10096"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a44f0a2e82a172b16e1241939185790cf">10096</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a44f0a2e82a172b16e1241939185790cf">D</a>;                                       </div>
<div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a5e8189de70defa55b4d4d50e42ac88d1">10097</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a5e8189de70defa55b4d4d50e42ac88d1">C2</a>;                                      </div>
<div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a6520708827670dc2938e6cdec0264763">10098</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a6520708827670dc2938e6cdec0264763">FLT</a>;                                     </div>
<div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a9f17398ec3278c30924dd797dea9788a">10099</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a9f17398ec3278c30924dd797dea9788a">RA</a>;                                      </div>
<div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#a14ca29af4960a6588080acb71f62d5fa">10100</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#a14ca29af4960a6588080acb71f62d5fa">SMB</a>;                                     </div>
<div class="line"><a name="l10101"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#ad4e4dbcd884a2b52af7dbef17817f12e">10101</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#ad4e4dbcd884a2b52af7dbef17817f12e">A2</a>;                                      </div>
<div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#aac56d4be80ad622d7bf85bdd8c29504c">10102</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#aac56d4be80ad622d7bf85bdd8c29504c">SLTH</a>;                                    </div>
<div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="struct_i2_c___mem_map.html#afd5aa3cef3245893addeb55556e1ceff">10103</a></span>&#160;  uint8_t <a class="code" href="struct_i2_c___mem_map.html#afd5aa3cef3245893addeb55556e1ceff">SLTL</a>;                                    </div>
<div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___i2_c___peripheral.html#ga9902bc02a12982d0c37ec011b4dd89f0">I2C_MemMapPtr</a>;</div>
<div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;</div>
<div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div>
<div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;</div>
<div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;<span class="comment">/* I2C - Register accessors */</span></div>
<div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;<span class="preprocessor">#define I2C_A1_REG(base)                         ((base)-&gt;A1)</span></div>
<div class="line"><a name="l10118"></a><span class="lineno">10118</span>&#160;<span class="preprocessor">#define I2C_F_REG(base)                          ((base)-&gt;F)</span></div>
<div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;<span class="preprocessor">#define I2C_C1_REG(base)                         ((base)-&gt;C1)</span></div>
<div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;<span class="preprocessor">#define I2C_S_REG(base)                          ((base)-&gt;S)</span></div>
<div class="line"><a name="l10121"></a><span class="lineno">10121</span>&#160;<span class="preprocessor">#define I2C_D_REG(base)                          ((base)-&gt;D)</span></div>
<div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;<span class="preprocessor">#define I2C_C2_REG(base)                         ((base)-&gt;C2)</span></div>
<div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;<span class="preprocessor">#define I2C_FLT_REG(base)                        ((base)-&gt;FLT)</span></div>
<div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="preprocessor">#define I2C_RA_REG(base)                         ((base)-&gt;RA)</span></div>
<div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define I2C_SMB_REG(base)                        ((base)-&gt;SMB)</span></div>
<div class="line"><a name="l10126"></a><span class="lineno">10126</span>&#160;<span class="preprocessor">#define I2C_A2_REG(base)                         ((base)-&gt;A2)</span></div>
<div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;<span class="preprocessor">#define I2C_SLTH_REG(base)                       ((base)-&gt;SLTH)</span></div>
<div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">#define I2C_SLTL_REG(base)                       ((base)-&gt;SLTL)</span></div>
<div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;</div>
<div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;</div>
<div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;<span class="comment">   -- I2C Register Masks</span></div>
<div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;</div>
<div class="line"><a name="l10144"></a><span class="lineno">10144</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div>
<div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div>
<div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div>
<div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div>
<div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;<span class="comment">/* F Bit Fields */</span></div>
<div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div>
<div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div>
<div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div>
<div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div>
<div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div>
<div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div>
<div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div>
<div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div>
<div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div>
<div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div>
<div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div>
<div class="line"><a name="l10161"></a><span class="lineno">10161</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div>
<div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div>
<div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div>
<div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div>
<div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div>
<div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div>
<div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div>
<div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div>
<div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div>
<div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div>
<div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div>
<div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div>
<div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div>
<div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div>
<div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div>
<div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div>
<div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div>
<div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div>
<div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div>
<div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div>
<div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div>
<div class="line"><a name="l10183"></a><span class="lineno">10183</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div>
<div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div>
<div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div>
<div class="line"><a name="l10186"></a><span class="lineno">10186</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div>
<div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div>
<div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div>
<div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;<span class="comment">/* D Bit Fields */</span></div>
<div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div>
<div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div>
<div class="line"><a name="l10192"></a><span class="lineno">10192</span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div>
<div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div>
<div class="line"><a name="l10195"></a><span class="lineno">10195</span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div>
<div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div>
<div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div>
<div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div>
<div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div>
<div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div>
<div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div>
<div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div>
<div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div>
<div class="line"><a name="l10204"></a><span class="lineno">10204</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div>
<div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div>
<div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div>
<div class="line"><a name="l10207"></a><span class="lineno">10207</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div>
<div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div>
<div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div>
<div class="line"><a name="l10210"></a><span class="lineno">10210</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div>
<div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="comment">/* RA Bit Fields */</span></div>
<div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div>
<div class="line"><a name="l10213"></a><span class="lineno">10213</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div>
<div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div>
<div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div>
<div class="line"><a name="l10216"></a><span class="lineno">10216</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div>
<div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div>
<div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div>
<div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div>
<div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div>
<div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div>
<div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div>
<div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div>
<div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div>
<div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div>
<div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div>
<div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div>
<div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div>
<div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div>
<div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div>
<div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div>
<div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div>
<div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div>
<div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div>
<div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div>
<div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div>
<div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div>
<div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div>
<div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div>
<div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div>
<div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div>
<div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div>
<div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div>
<div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div>
<div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;</div>
<div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;</div>
<div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10252"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#ga6db92fda81fa3b6a1c8c6a85e66d51a0">10252</a></span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                            ((I2C_MemMapPtr)0x40066000u)</span></div>
<div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;</div>
<div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#gae13da5d584f2a4e2379db927a3f18772">10254</a></span>&#160;<span class="preprocessor">#define I2C1_BASE_PTR                            ((I2C_MemMapPtr)0x40067000u)</span></div>
<div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;</div>
<div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#gaee17f364d6d1712b62774e6c33dea554">10256</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0_BASE_PTR, I2C1_BASE_PTR }</span></div>
<div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160;</div>
<div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div>
<div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;</div>
<div class="line"><a name="l10268"></a><span class="lineno">10268</span>&#160;<span class="comment">/* I2C - Register instance definitions */</span></div>
<div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160;<span class="comment">/* I2C0 */</span></div>
<div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;<span class="preprocessor">#define I2C0_A1                                  I2C_A1_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10271"></a><span class="lineno">10271</span>&#160;<span class="preprocessor">#define I2C0_F                                   I2C_F_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10272"></a><span class="lineno">10272</span>&#160;<span class="preprocessor">#define I2C0_C1                                  I2C_C1_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;<span class="preprocessor">#define I2C0_S                                   I2C_S_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160;<span class="preprocessor">#define I2C0_D                                   I2C_D_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;<span class="preprocessor">#define I2C0_C2                                  I2C_C2_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;<span class="preprocessor">#define I2C0_FLT                                 I2C_FLT_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;<span class="preprocessor">#define I2C0_RA                                  I2C_RA_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;<span class="preprocessor">#define I2C0_SMB                                 I2C_SMB_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;<span class="preprocessor">#define I2C0_A2                                  I2C_A2_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10280"></a><span class="lineno">10280</span>&#160;<span class="preprocessor">#define I2C0_SLTH                                I2C_SLTH_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;<span class="preprocessor">#define I2C0_SLTL                                I2C_SLTL_REG(I2C0_BASE_PTR)</span></div>
<div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="comment">/* I2C1 */</span></div>
<div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;<span class="preprocessor">#define I2C1_A1                                  I2C_A1_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10284"></a><span class="lineno">10284</span>&#160;<span class="preprocessor">#define I2C1_F                                   I2C_F_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;<span class="preprocessor">#define I2C1_C1                                  I2C_C1_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;<span class="preprocessor">#define I2C1_S                                   I2C_S_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;<span class="preprocessor">#define I2C1_D                                   I2C_D_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;<span class="preprocessor">#define I2C1_C2                                  I2C_C2_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;<span class="preprocessor">#define I2C1_FLT                                 I2C_FLT_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160;<span class="preprocessor">#define I2C1_RA                                  I2C_RA_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;<span class="preprocessor">#define I2C1_SMB                                 I2C_SMB_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;<span class="preprocessor">#define I2C1_A2                                  I2C_A2_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;<span class="preprocessor">#define I2C1_SLTH                                I2C_SLTH_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="preprocessor">#define I2C1_SLTL                                I2C_SLTL_REG(I2C1_BASE_PTR)</span></div>
<div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l10299"></a><span class="lineno">10299</span>&#160;</div>
<div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160; <span class="comment">/* end of group I2C_Peripheral */</span></div>
<div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;</div>
<div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;</div>
<div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;<span class="comment">   -- I2S</span></div>
<div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;</div>
<div class="line"><a name="l10316"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html">10316</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_i2_s___mem_map.html">I2S_MemMap</a> {</div>
<div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a6a6cb435306769616551657a370e1aec">10317</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a6a6cb435306769616551657a370e1aec">TCSR</a>;                                   </div>
<div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a1e90b98887869de05cc981b80e2f50b4">10318</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a1e90b98887869de05cc981b80e2f50b4">TCR1</a>;                                   </div>
<div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#aa3e215825b6d333e5ee6ef35541b0474">10319</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#aa3e215825b6d333e5ee6ef35541b0474">TCR2</a>;                                   </div>
<div class="line"><a name="l10320"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a98ceb21993839e209a3634870391b6a7">10320</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a98ceb21993839e209a3634870391b6a7">TCR3</a>;                                   </div>
<div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a933a94f14922497e04bd3178585e6288">10321</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a933a94f14922497e04bd3178585e6288">TCR4</a>;                                   </div>
<div class="line"><a name="l10322"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#ac559d60e95112859062a4a5427ebbc61">10322</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#ac559d60e95112859062a4a5427ebbc61">TCR5</a>;                                   </div>
<div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;  uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#afc89841d02aecd4cadeb60365f27db8d">10324</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#afc89841d02aecd4cadeb60365f27db8d">TDR</a>[2];                                 </div>
<div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;  uint8_t RESERVED_1[24];</div>
<div class="line"><a name="l10326"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a85e13567695b53facaafbfdde35b8b0c">10326</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a85e13567695b53facaafbfdde35b8b0c">TFR</a>[2];                                 </div>
<div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;  uint8_t RESERVED_2[24];</div>
<div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a52b2dd69044a5f8c990749c314664ae1">10328</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a52b2dd69044a5f8c990749c314664ae1">TMR</a>;                                    </div>
<div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;  uint8_t RESERVED_3[28];</div>
<div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#adf26fb4a1039d9061d9a23093e1624f5">10330</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#adf26fb4a1039d9061d9a23093e1624f5">RCSR</a>;                                   </div>
<div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a260d1f4873f89a5072fce0812f479824">10331</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a260d1f4873f89a5072fce0812f479824">RCR1</a>;                                   </div>
<div class="line"><a name="l10332"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a29720183f5d0741e5beeb4f68b1f3480">10332</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a29720183f5d0741e5beeb4f68b1f3480">RCR2</a>;                                   </div>
<div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#ae96e284d7e6ec36cb87d0431588c489d">10333</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#ae96e284d7e6ec36cb87d0431588c489d">RCR3</a>;                                   </div>
<div class="line"><a name="l10334"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#af6f0d11fd84c4cb0be68adb569f3f578">10334</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#af6f0d11fd84c4cb0be68adb569f3f578">RCR4</a>;                                   </div>
<div class="line"><a name="l10335"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#ada5677c98d1cf918e91389e40256159a">10335</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#ada5677c98d1cf918e91389e40256159a">RCR5</a>;                                   </div>
<div class="line"><a name="l10336"></a><span class="lineno">10336</span>&#160;  uint8_t RESERVED_4[8];</div>
<div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a4bc0643c4d11f8c3db6275fdcc118d05">10337</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a4bc0643c4d11f8c3db6275fdcc118d05">RDR</a>[2];                                 </div>
<div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;  uint8_t RESERVED_5[24];</div>
<div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#ac7142d72a5d91e4b1b086c037d514559">10339</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#ac7142d72a5d91e4b1b086c037d514559">RFR</a>[2];                                 </div>
<div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;  uint8_t RESERVED_6[24];</div>
<div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#af8727047a9c7ea717dcfb8f94061b6a3">10341</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#af8727047a9c7ea717dcfb8f94061b6a3">RMR</a>;                                    </div>
<div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;  uint8_t RESERVED_7[28];</div>
<div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#ae0d902ef484de4b08fb15ac3bb335cc4">10343</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#ae0d902ef484de4b08fb15ac3bb335cc4">MCR</a>;                                    </div>
<div class="line"><a name="l10344"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a2c12ce85b2f95cc5f4f4cb594e1df7e0">10344</a></span>&#160;  uint32_t <a class="code" href="struct_i2_s___mem_map.html#a2c12ce85b2f95cc5f4f4cb594e1df7e0">MDR</a>;                                    </div>
<div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___i2_s___peripheral.html#ga13144089ddabdfb4b30ae97b2ac9c859">I2S_MemMapPtr</a>;</div>
<div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;</div>
<div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div>
<div class="line"><a name="l10349"></a><span class="lineno">10349</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;</div>
<div class="line"><a name="l10357"></a><span class="lineno">10357</span>&#160;<span class="comment">/* I2S - Register accessors */</span></div>
<div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;<span class="preprocessor">#define I2S_TCSR_REG(base)                       ((base)-&gt;TCSR)</span></div>
<div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;<span class="preprocessor">#define I2S_TCR1_REG(base)                       ((base)-&gt;TCR1)</span></div>
<div class="line"><a name="l10360"></a><span class="lineno">10360</span>&#160;<span class="preprocessor">#define I2S_TCR2_REG(base)                       ((base)-&gt;TCR2)</span></div>
<div class="line"><a name="l10361"></a><span class="lineno">10361</span>&#160;<span class="preprocessor">#define I2S_TCR3_REG(base)                       ((base)-&gt;TCR3)</span></div>
<div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;<span class="preprocessor">#define I2S_TCR4_REG(base)                       ((base)-&gt;TCR4)</span></div>
<div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;<span class="preprocessor">#define I2S_TCR5_REG(base)                       ((base)-&gt;TCR5)</span></div>
<div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;<span class="preprocessor">#define I2S_TDR_REG(base,index)                  ((base)-&gt;TDR[index])</span></div>
<div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="preprocessor">#define I2S_TFR_REG(base,index)                  ((base)-&gt;TFR[index])</span></div>
<div class="line"><a name="l10366"></a><span class="lineno">10366</span>&#160;<span class="preprocessor">#define I2S_TMR_REG(base)                        ((base)-&gt;TMR)</span></div>
<div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;<span class="preprocessor">#define I2S_RCSR_REG(base)                       ((base)-&gt;RCSR)</span></div>
<div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;<span class="preprocessor">#define I2S_RCR1_REG(base)                       ((base)-&gt;RCR1)</span></div>
<div class="line"><a name="l10369"></a><span class="lineno">10369</span>&#160;<span class="preprocessor">#define I2S_RCR2_REG(base)                       ((base)-&gt;RCR2)</span></div>
<div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;<span class="preprocessor">#define I2S_RCR3_REG(base)                       ((base)-&gt;RCR3)</span></div>
<div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;<span class="preprocessor">#define I2S_RCR4_REG(base)                       ((base)-&gt;RCR4)</span></div>
<div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;<span class="preprocessor">#define I2S_RCR5_REG(base)                       ((base)-&gt;RCR5)</span></div>
<div class="line"><a name="l10373"></a><span class="lineno">10373</span>&#160;<span class="preprocessor">#define I2S_RDR_REG(base,index)                  ((base)-&gt;RDR[index])</span></div>
<div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;<span class="preprocessor">#define I2S_RFR_REG(base,index)                  ((base)-&gt;RFR[index])</span></div>
<div class="line"><a name="l10375"></a><span class="lineno">10375</span>&#160;<span class="preprocessor">#define I2S_RMR_REG(base)                        ((base)-&gt;RMR)</span></div>
<div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;<span class="preprocessor">#define I2S_MCR_REG(base)                        ((base)-&gt;MCR)</span></div>
<div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;<span class="preprocessor">#define I2S_MDR_REG(base)                        ((base)-&gt;MDR)</span></div>
<div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;</div>
<div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;</div>
<div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;<span class="comment">   -- I2S Register Masks</span></div>
<div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;</div>
<div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div>
<div class="line"><a name="l10394"></a><span class="lineno">10394</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_MASK                       0x1u</span></div>
<div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRDE_SHIFT                      0</span></div>
<div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_MASK                       0x2u</span></div>
<div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWDE_SHIFT                      1</span></div>
<div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_MASK                       0x100u</span></div>
<div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRIE_SHIFT                      8</span></div>
<div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_MASK                       0x200u</span></div>
<div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWIE_SHIFT                      9</span></div>
<div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_MASK                       0x400u</span></div>
<div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEIE_SHIFT                      10</span></div>
<div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_MASK                       0x800u</span></div>
<div class="line"><a name="l10405"></a><span class="lineno">10405</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEIE_SHIFT                      11</span></div>
<div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_MASK                       0x1000u</span></div>
<div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSIE_SHIFT                      12</span></div>
<div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_MASK                        0x10000u</span></div>
<div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;<span class="preprocessor">#define I2S_TCSR_FRF_SHIFT                       16</span></div>
<div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_MASK                        0x20000u</span></div>
<div class="line"><a name="l10411"></a><span class="lineno">10411</span>&#160;<span class="preprocessor">#define I2S_TCSR_FWF_SHIFT                       17</span></div>
<div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_MASK                        0x40000u</span></div>
<div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;<span class="preprocessor">#define I2S_TCSR_FEF_SHIFT                       18</span></div>
<div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_MASK                        0x80000u</span></div>
<div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;<span class="preprocessor">#define I2S_TCSR_SEF_SHIFT                       19</span></div>
<div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_MASK                        0x100000u</span></div>
<div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;<span class="preprocessor">#define I2S_TCSR_WSF_SHIFT                       20</span></div>
<div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_MASK                         0x1000000u</span></div>
<div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="preprocessor">#define I2S_TCSR_SR_SHIFT                        24</span></div>
<div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_MASK                         0x2000000u</span></div>
<div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;<span class="preprocessor">#define I2S_TCSR_FR_SHIFT                        25</span></div>
<div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_MASK                        0x10000000u</span></div>
<div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;<span class="preprocessor">#define I2S_TCSR_BCE_SHIFT                       28</span></div>
<div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_MASK                       0x20000000u</span></div>
<div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;<span class="preprocessor">#define I2S_TCSR_DBGE_SHIFT                      29</span></div>
<div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_MASK                      0x40000000u</span></div>
<div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;<span class="preprocessor">#define I2S_TCSR_STOPE_SHIFT                     30</span></div>
<div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_MASK                         0x80000000u</span></div>
<div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;<span class="preprocessor">#define I2S_TCSR_TE_SHIFT                        31</span></div>
<div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="comment">/* TCR1 Bit Fields */</span></div>
<div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_MASK                        0x7u</span></div>
<div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW_SHIFT                       0</span></div>
<div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;<span class="preprocessor">#define I2S_TCR1_TFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR1_TFW_SHIFT))&amp;I2S_TCR1_TFW_MASK)</span></div>
<div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;<span class="comment">/* TCR2 Bit Fields */</span></div>
<div class="line"><a name="l10435"></a><span class="lineno">10435</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_MASK                        0xFFu</span></div>
<div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV_SHIFT                       0</span></div>
<div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;<span class="preprocessor">#define I2S_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_DIV_SHIFT))&amp;I2S_TCR2_DIV_MASK)</span></div>
<div class="line"><a name="l10438"></a><span class="lineno">10438</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_MASK                        0x1000000u</span></div>
<div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCD_SHIFT                       24</span></div>
<div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_MASK                        0x2000000u</span></div>
<div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCP_SHIFT                       25</span></div>
<div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_MASK                       0xC000000u</span></div>
<div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL_SHIFT                      26</span></div>
<div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;<span class="preprocessor">#define I2S_TCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_MSEL_SHIFT))&amp;I2S_TCR2_MSEL_MASK)</span></div>
<div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_MASK                        0x10000000u</span></div>
<div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCI_SHIFT                       28</span></div>
<div class="line"><a name="l10447"></a><span class="lineno">10447</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_MASK                        0x20000000u</span></div>
<div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;<span class="preprocessor">#define I2S_TCR2_BCS_SHIFT                       29</span></div>
<div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_MASK                       0xC0000000u</span></div>
<div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC_SHIFT                      30</span></div>
<div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="preprocessor">#define I2S_TCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR2_SYNC_SHIFT))&amp;I2S_TCR2_SYNC_MASK)</span></div>
<div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;<span class="comment">/* TCR3 Bit Fields */</span></div>
<div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_MASK                       0x1Fu</span></div>
<div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL_SHIFT                      0</span></div>
<div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;<span class="preprocessor">#define I2S_TCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_WDFL_SHIFT))&amp;I2S_TCR3_WDFL_MASK)</span></div>
<div class="line"><a name="l10456"></a><span class="lineno">10456</span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_MASK                        0x30000u</span></div>
<div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE_SHIFT                       16</span></div>
<div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define I2S_TCR3_TCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR3_TCE_SHIFT))&amp;I2S_TCR3_TCE_MASK)</span></div>
<div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;<span class="comment">/* TCR4 Bit Fields */</span></div>
<div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_MASK                        0x1u</span></div>
<div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSD_SHIFT                       0</span></div>
<div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_MASK                        0x2u</span></div>
<div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSP_SHIFT                       1</span></div>
<div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_MASK                        0x8u</span></div>
<div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160;<span class="preprocessor">#define I2S_TCR4_FSE_SHIFT                       3</span></div>
<div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_MASK                         0x10u</span></div>
<div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;<span class="preprocessor">#define I2S_TCR4_MF_SHIFT                        4</span></div>
<div class="line"><a name="l10468"></a><span class="lineno">10468</span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_MASK                       0x1F00u</span></div>
<div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD_SHIFT                      8</span></div>
<div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="preprocessor">#define I2S_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_SYWD_SHIFT))&amp;I2S_TCR4_SYWD_MASK)</span></div>
<div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_MASK                       0x1F0000u</span></div>
<div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ_SHIFT                      16</span></div>
<div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;<span class="preprocessor">#define I2S_TCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR4_FRSZ_SHIFT))&amp;I2S_TCR4_FRSZ_MASK)</span></div>
<div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;<span class="comment">/* TCR5 Bit Fields */</span></div>
<div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_MASK                        0x1F00u</span></div>
<div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT_SHIFT                       8</span></div>
<div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;<span class="preprocessor">#define I2S_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_FBT_SHIFT))&amp;I2S_TCR5_FBT_MASK)</span></div>
<div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W_SHIFT                       16</span></div>
<div class="line"><a name="l10480"></a><span class="lineno">10480</span>&#160;<span class="preprocessor">#define I2S_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_W0W_SHIFT))&amp;I2S_TCR5_W0W_MASK)</span></div>
<div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_MASK                        0x1F000000u</span></div>
<div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW_SHIFT                       24</span></div>
<div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;<span class="preprocessor">#define I2S_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCR5_WNW_SHIFT))&amp;I2S_TCR5_WNW_MASK)</span></div>
<div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div>
<div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR_SHIFT                        0</span></div>
<div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;<span class="preprocessor">#define I2S_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TDR_TDR_SHIFT))&amp;I2S_TDR_TDR_MASK)</span></div>
<div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;<span class="comment">/* TFR Bit Fields */</span></div>
<div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_MASK                         0xFu</span></div>
<div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;<span class="preprocessor">#define I2S_TFR_RFP_SHIFT                        0</span></div>
<div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;<span class="preprocessor">#define I2S_TFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_RFP_SHIFT))&amp;I2S_TFR_RFP_MASK)</span></div>
<div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_MASK                         0xF0000u</span></div>
<div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;<span class="preprocessor">#define I2S_TFR_WFP_SHIFT                        16</span></div>
<div class="line"><a name="l10494"></a><span class="lineno">10494</span>&#160;<span class="preprocessor">#define I2S_TFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TFR_WFP_SHIFT))&amp;I2S_TFR_WFP_MASK)</span></div>
<div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;<span class="comment">/* TMR Bit Fields */</span></div>
<div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM_SHIFT                        0</span></div>
<div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;<span class="preprocessor">#define I2S_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TMR_TWM_SHIFT))&amp;I2S_TMR_TWM_MASK)</span></div>
<div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;<span class="comment">/* RCSR Bit Fields */</span></div>
<div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_MASK                       0x1u</span></div>
<div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRDE_SHIFT                      0</span></div>
<div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_MASK                       0x2u</span></div>
<div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWDE_SHIFT                      1</span></div>
<div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_MASK                       0x100u</span></div>
<div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRIE_SHIFT                      8</span></div>
<div class="line"><a name="l10506"></a><span class="lineno">10506</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_MASK                       0x200u</span></div>
<div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWIE_SHIFT                      9</span></div>
<div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_MASK                       0x400u</span></div>
<div class="line"><a name="l10509"></a><span class="lineno">10509</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEIE_SHIFT                      10</span></div>
<div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_MASK                       0x800u</span></div>
<div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEIE_SHIFT                      11</span></div>
<div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_MASK                       0x1000u</span></div>
<div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSIE_SHIFT                      12</span></div>
<div class="line"><a name="l10514"></a><span class="lineno">10514</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_MASK                        0x10000u</span></div>
<div class="line"><a name="l10515"></a><span class="lineno">10515</span>&#160;<span class="preprocessor">#define I2S_RCSR_FRF_SHIFT                       16</span></div>
<div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_MASK                        0x20000u</span></div>
<div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160;<span class="preprocessor">#define I2S_RCSR_FWF_SHIFT                       17</span></div>
<div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_MASK                        0x40000u</span></div>
<div class="line"><a name="l10519"></a><span class="lineno">10519</span>&#160;<span class="preprocessor">#define I2S_RCSR_FEF_SHIFT                       18</span></div>
<div class="line"><a name="l10520"></a><span class="lineno">10520</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_MASK                        0x80000u</span></div>
<div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;<span class="preprocessor">#define I2S_RCSR_SEF_SHIFT                       19</span></div>
<div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_MASK                        0x100000u</span></div>
<div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;<span class="preprocessor">#define I2S_RCSR_WSF_SHIFT                       20</span></div>
<div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_MASK                         0x1000000u</span></div>
<div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;<span class="preprocessor">#define I2S_RCSR_SR_SHIFT                        24</span></div>
<div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_MASK                         0x2000000u</span></div>
<div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;<span class="preprocessor">#define I2S_RCSR_FR_SHIFT                        25</span></div>
<div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_MASK                        0x10000000u</span></div>
<div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;<span class="preprocessor">#define I2S_RCSR_BCE_SHIFT                       28</span></div>
<div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_MASK                       0x20000000u</span></div>
<div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;<span class="preprocessor">#define I2S_RCSR_DBGE_SHIFT                      29</span></div>
<div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_MASK                      0x40000000u</span></div>
<div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;<span class="preprocessor">#define I2S_RCSR_STOPE_SHIFT                     30</span></div>
<div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_MASK                         0x80000000u</span></div>
<div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;<span class="preprocessor">#define I2S_RCSR_RE_SHIFT                        31</span></div>
<div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;<span class="comment">/* RCR1 Bit Fields */</span></div>
<div class="line"><a name="l10537"></a><span class="lineno">10537</span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_MASK                        0x7u</span></div>
<div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW_SHIFT                       0</span></div>
<div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;<span class="preprocessor">#define I2S_RCR1_RFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR1_RFW_SHIFT))&amp;I2S_RCR1_RFW_MASK)</span></div>
<div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;<span class="comment">/* RCR2 Bit Fields */</span></div>
<div class="line"><a name="l10541"></a><span class="lineno">10541</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_MASK                        0xFFu</span></div>
<div class="line"><a name="l10542"></a><span class="lineno">10542</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV_SHIFT                       0</span></div>
<div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160;<span class="preprocessor">#define I2S_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_DIV_SHIFT))&amp;I2S_RCR2_DIV_MASK)</span></div>
<div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_MASK                        0x1000000u</span></div>
<div class="line"><a name="l10545"></a><span class="lineno">10545</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCD_SHIFT                       24</span></div>
<div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_MASK                        0x2000000u</span></div>
<div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCP_SHIFT                       25</span></div>
<div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_MASK                       0xC000000u</span></div>
<div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL_SHIFT                      26</span></div>
<div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;<span class="preprocessor">#define I2S_RCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_MSEL_SHIFT))&amp;I2S_RCR2_MSEL_MASK)</span></div>
<div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_MASK                        0x10000000u</span></div>
<div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCI_SHIFT                       28</span></div>
<div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_MASK                        0x20000000u</span></div>
<div class="line"><a name="l10554"></a><span class="lineno">10554</span>&#160;<span class="preprocessor">#define I2S_RCR2_BCS_SHIFT                       29</span></div>
<div class="line"><a name="l10555"></a><span class="lineno">10555</span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_MASK                       0xC0000000u</span></div>
<div class="line"><a name="l10556"></a><span class="lineno">10556</span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC_SHIFT                      30</span></div>
<div class="line"><a name="l10557"></a><span class="lineno">10557</span>&#160;<span class="preprocessor">#define I2S_RCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR2_SYNC_SHIFT))&amp;I2S_RCR2_SYNC_MASK)</span></div>
<div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;<span class="comment">/* RCR3 Bit Fields */</span></div>
<div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_MASK                       0x1Fu</span></div>
<div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL_SHIFT                      0</span></div>
<div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define I2S_RCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_WDFL_SHIFT))&amp;I2S_RCR3_WDFL_MASK)</span></div>
<div class="line"><a name="l10562"></a><span class="lineno">10562</span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_MASK                        0x30000u</span></div>
<div class="line"><a name="l10563"></a><span class="lineno">10563</span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE_SHIFT                       16</span></div>
<div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;<span class="preprocessor">#define I2S_RCR3_RCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR3_RCE_SHIFT))&amp;I2S_RCR3_RCE_MASK)</span></div>
<div class="line"><a name="l10565"></a><span class="lineno">10565</span>&#160;<span class="comment">/* RCR4 Bit Fields */</span></div>
<div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_MASK                        0x1u</span></div>
<div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSD_SHIFT                       0</span></div>
<div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_MASK                        0x2u</span></div>
<div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSP_SHIFT                       1</span></div>
<div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_MASK                        0x8u</span></div>
<div class="line"><a name="l10571"></a><span class="lineno">10571</span>&#160;<span class="preprocessor">#define I2S_RCR4_FSE_SHIFT                       3</span></div>
<div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_MASK                         0x10u</span></div>
<div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="preprocessor">#define I2S_RCR4_MF_SHIFT                        4</span></div>
<div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_MASK                       0x1F00u</span></div>
<div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD_SHIFT                      8</span></div>
<div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;<span class="preprocessor">#define I2S_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_SYWD_SHIFT))&amp;I2S_RCR4_SYWD_MASK)</span></div>
<div class="line"><a name="l10577"></a><span class="lineno">10577</span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_MASK                       0x1F0000u</span></div>
<div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ_SHIFT                      16</span></div>
<div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;<span class="preprocessor">#define I2S_RCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR4_FRSZ_SHIFT))&amp;I2S_RCR4_FRSZ_MASK)</span></div>
<div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;<span class="comment">/* RCR5 Bit Fields */</span></div>
<div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_MASK                        0x1F00u</span></div>
<div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT_SHIFT                       8</span></div>
<div class="line"><a name="l10583"></a><span class="lineno">10583</span>&#160;<span class="preprocessor">#define I2S_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_FBT_SHIFT))&amp;I2S_RCR5_FBT_MASK)</span></div>
<div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W_SHIFT                       16</span></div>
<div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;<span class="preprocessor">#define I2S_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_W0W_SHIFT))&amp;I2S_RCR5_W0W_MASK)</span></div>
<div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_MASK                        0x1F000000u</span></div>
<div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW_SHIFT                       24</span></div>
<div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;<span class="preprocessor">#define I2S_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCR5_WNW_SHIFT))&amp;I2S_RCR5_WNW_MASK)</span></div>
<div class="line"><a name="l10590"></a><span class="lineno">10590</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div>
<div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l10592"></a><span class="lineno">10592</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR_SHIFT                        0</span></div>
<div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;<span class="preprocessor">#define I2S_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RDR_RDR_SHIFT))&amp;I2S_RDR_RDR_MASK)</span></div>
<div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;<span class="comment">/* RFR Bit Fields */</span></div>
<div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_MASK                         0xFu</span></div>
<div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;<span class="preprocessor">#define I2S_RFR_RFP_SHIFT                        0</span></div>
<div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;<span class="preprocessor">#define I2S_RFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_RFP_SHIFT))&amp;I2S_RFR_RFP_MASK)</span></div>
<div class="line"><a name="l10598"></a><span class="lineno">10598</span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_MASK                         0xF0000u</span></div>
<div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;<span class="preprocessor">#define I2S_RFR_WFP_SHIFT                        16</span></div>
<div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;<span class="preprocessor">#define I2S_RFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RFR_WFP_SHIFT))&amp;I2S_RFR_WFP_MASK)</span></div>
<div class="line"><a name="l10601"></a><span class="lineno">10601</span>&#160;<span class="comment">/* RMR Bit Fields */</span></div>
<div class="line"><a name="l10602"></a><span class="lineno">10602</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM_SHIFT                        0</span></div>
<div class="line"><a name="l10604"></a><span class="lineno">10604</span>&#160;<span class="preprocessor">#define I2S_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RMR_RWM_SHIFT))&amp;I2S_RMR_RWM_MASK)</span></div>
<div class="line"><a name="l10605"></a><span class="lineno">10605</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_MASK                        0x3000000u</span></div>
<div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS_SHIFT                       24</span></div>
<div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;<span class="preprocessor">#define I2S_MCR_MICS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MCR_MICS_SHIFT))&amp;I2S_MCR_MICS_MASK)</span></div>
<div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_MASK                         0x40000000u</span></div>
<div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;<span class="preprocessor">#define I2S_MCR_MOE_SHIFT                        30</span></div>
<div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_MASK                         0x80000000u</span></div>
<div class="line"><a name="l10612"></a><span class="lineno">10612</span>&#160;<span class="preprocessor">#define I2S_MCR_DUF_SHIFT                        31</span></div>
<div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;<span class="comment">/* MDR Bit Fields */</span></div>
<div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_MASK                      0xFFFu</span></div>
<div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE_SHIFT                     0</span></div>
<div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;<span class="preprocessor">#define I2S_MDR_DIVIDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_DIVIDE_SHIFT))&amp;I2S_MDR_DIVIDE_MASK)</span></div>
<div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_MASK                       0xFF000u</span></div>
<div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT_SHIFT                      12</span></div>
<div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;<span class="preprocessor">#define I2S_MDR_FRACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_MDR_FRACT_SHIFT))&amp;I2S_MDR_FRACT_MASK)</span></div>
<div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160; <span class="comment">/* end of group I2S_Register_Masks */</span></div>
<div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;</div>
<div class="line"><a name="l10625"></a><span class="lineno">10625</span>&#160;</div>
<div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;<span class="comment">/* I2S - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral.html#ga2eac5d85244610150239927c71b2e147">10628</a></span>&#160;<span class="preprocessor">#define I2S0_BASE_PTR                            ((I2S_MemMapPtr)0x4002F000u)</span></div>
<div class="line"><a name="l10629"></a><span class="lineno">10629</span>&#160;</div>
<div class="line"><a name="l10630"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral.html#ga1a9b2077128eb723b292b14fea26b83f">10630</a></span>&#160;<span class="preprocessor">#define I2S1_BASE_PTR                            ((I2S_MemMapPtr)0x400AF000u)</span></div>
<div class="line"><a name="l10631"></a><span class="lineno">10631</span>&#160;</div>
<div class="line"><a name="l10632"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral.html#gad4496321b78d6de21d7434afb80480b5">10632</a></span>&#160;<span class="preprocessor">#define I2S_BASE_PTRS                            { I2S0_BASE_PTR, I2S1_BASE_PTR }</span></div>
<div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;</div>
<div class="line"><a name="l10634"></a><span class="lineno">10634</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div>
<div class="line"><a name="l10636"></a><span class="lineno">10636</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10637"></a><span class="lineno">10637</span>&#160;</div>
<div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;<span class="comment">/* I2S - Register instance definitions */</span></div>
<div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;<span class="comment">/* I2S0 */</span></div>
<div class="line"><a name="l10646"></a><span class="lineno">10646</span>&#160;<span class="preprocessor">#define I2S0_TCSR                                I2S_TCSR_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;<span class="preprocessor">#define I2S0_TCR1                                I2S_TCR1_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10648"></a><span class="lineno">10648</span>&#160;<span class="preprocessor">#define I2S0_TCR2                                I2S_TCR2_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10649"></a><span class="lineno">10649</span>&#160;<span class="preprocessor">#define I2S0_TCR3                                I2S_TCR3_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;<span class="preprocessor">#define I2S0_TCR4                                I2S_TCR4_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;<span class="preprocessor">#define I2S0_TCR5                                I2S_TCR5_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10652"></a><span class="lineno">10652</span>&#160;<span class="preprocessor">#define I2S0_TDR0                                I2S_TDR_REG(I2S0_BASE_PTR,0)</span></div>
<div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;<span class="preprocessor">#define I2S0_TDR1                                I2S_TDR_REG(I2S0_BASE_PTR,1)</span></div>
<div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;<span class="preprocessor">#define I2S0_TFR0                                I2S_TFR_REG(I2S0_BASE_PTR,0)</span></div>
<div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;<span class="preprocessor">#define I2S0_TFR1                                I2S_TFR_REG(I2S0_BASE_PTR,1)</span></div>
<div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;<span class="preprocessor">#define I2S0_TMR                                 I2S_TMR_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;<span class="preprocessor">#define I2S0_RCSR                                I2S_RCSR_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;<span class="preprocessor">#define I2S0_RCR1                                I2S_RCR1_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;<span class="preprocessor">#define I2S0_RCR2                                I2S_RCR2_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;<span class="preprocessor">#define I2S0_RCR3                                I2S_RCR3_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10661"></a><span class="lineno">10661</span>&#160;<span class="preprocessor">#define I2S0_RCR4                                I2S_RCR4_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="preprocessor">#define I2S0_RCR5                                I2S_RCR5_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;<span class="preprocessor">#define I2S0_RDR0                                I2S_RDR_REG(I2S0_BASE_PTR,0)</span></div>
<div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;<span class="preprocessor">#define I2S0_RDR1                                I2S_RDR_REG(I2S0_BASE_PTR,1)</span></div>
<div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;<span class="preprocessor">#define I2S0_RFR0                                I2S_RFR_REG(I2S0_BASE_PTR,0)</span></div>
<div class="line"><a name="l10666"></a><span class="lineno">10666</span>&#160;<span class="preprocessor">#define I2S0_RFR1                                I2S_RFR_REG(I2S0_BASE_PTR,1)</span></div>
<div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160;<span class="preprocessor">#define I2S0_RMR                                 I2S_RMR_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;<span class="preprocessor">#define I2S0_MCR                                 I2S_MCR_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10669"></a><span class="lineno">10669</span>&#160;<span class="preprocessor">#define I2S0_MDR                                 I2S_MDR_REG(I2S0_BASE_PTR)</span></div>
<div class="line"><a name="l10670"></a><span class="lineno">10670</span>&#160;<span class="comment">/* I2S1 */</span></div>
<div class="line"><a name="l10671"></a><span class="lineno">10671</span>&#160;<span class="preprocessor">#define I2S1_TCSR                                I2S_TCSR_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10672"></a><span class="lineno">10672</span>&#160;<span class="preprocessor">#define I2S1_TCR1                                I2S_TCR1_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;<span class="preprocessor">#define I2S1_TCR2                                I2S_TCR2_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;<span class="preprocessor">#define I2S1_TCR3                                I2S_TCR3_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10675"></a><span class="lineno">10675</span>&#160;<span class="preprocessor">#define I2S1_TCR4                                I2S_TCR4_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;<span class="preprocessor">#define I2S1_TCR5                                I2S_TCR5_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;<span class="preprocessor">#define I2S1_TDR0                                I2S_TDR_REG(I2S1_BASE_PTR,0)</span></div>
<div class="line"><a name="l10678"></a><span class="lineno">10678</span>&#160;<span class="preprocessor">#define I2S1_TDR1                                I2S_TDR_REG(I2S1_BASE_PTR,1)</span></div>
<div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160;<span class="preprocessor">#define I2S1_TFR0                                I2S_TFR_REG(I2S1_BASE_PTR,0)</span></div>
<div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;<span class="preprocessor">#define I2S1_TFR1                                I2S_TFR_REG(I2S1_BASE_PTR,1)</span></div>
<div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;<span class="preprocessor">#define I2S1_TMR                                 I2S_TMR_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10682"></a><span class="lineno">10682</span>&#160;<span class="preprocessor">#define I2S1_RCSR                                I2S_RCSR_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;<span class="preprocessor">#define I2S1_RCR1                                I2S_RCR1_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="preprocessor">#define I2S1_RCR2                                I2S_RCR2_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;<span class="preprocessor">#define I2S1_RCR3                                I2S_RCR3_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;<span class="preprocessor">#define I2S1_RCR4                                I2S_RCR4_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;<span class="preprocessor">#define I2S1_RCR5                                I2S_RCR5_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;<span class="preprocessor">#define I2S1_RDR0                                I2S_RDR_REG(I2S1_BASE_PTR,0)</span></div>
<div class="line"><a name="l10689"></a><span class="lineno">10689</span>&#160;<span class="preprocessor">#define I2S1_RDR1                                I2S_RDR_REG(I2S1_BASE_PTR,1)</span></div>
<div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;<span class="preprocessor">#define I2S1_RFR0                                I2S_RFR_REG(I2S1_BASE_PTR,0)</span></div>
<div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;<span class="preprocessor">#define I2S1_RFR1                                I2S_RFR_REG(I2S1_BASE_PTR,1)</span></div>
<div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;<span class="preprocessor">#define I2S1_RMR                                 I2S_RMR_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;<span class="preprocessor">#define I2S1_MCR                                 I2S_MCR_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;<span class="preprocessor">#define I2S1_MDR                                 I2S_MDR_REG(I2S1_BASE_PTR)</span></div>
<div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;</div>
<div class="line"><a name="l10696"></a><span class="lineno">10696</span>&#160;<span class="comment">/* I2S - Register array accessors */</span></div>
<div class="line"><a name="l10697"></a><span class="lineno">10697</span>&#160;<span class="preprocessor">#define I2S0_TDR(index)                          I2S_TDR_REG(I2S0_BASE_PTR,index)</span></div>
<div class="line"><a name="l10698"></a><span class="lineno">10698</span>&#160;<span class="preprocessor">#define I2S1_TDR(index)                          I2S_TDR_REG(I2S1_BASE_PTR,index)</span></div>
<div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160;<span class="preprocessor">#define I2S0_TFR(index)                          I2S_TFR_REG(I2S0_BASE_PTR,index)</span></div>
<div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;<span class="preprocessor">#define I2S1_TFR(index)                          I2S_TFR_REG(I2S1_BASE_PTR,index)</span></div>
<div class="line"><a name="l10701"></a><span class="lineno">10701</span>&#160;<span class="preprocessor">#define I2S0_RDR(index)                          I2S_RDR_REG(I2S0_BASE_PTR,index)</span></div>
<div class="line"><a name="l10702"></a><span class="lineno">10702</span>&#160;<span class="preprocessor">#define I2S1_RDR(index)                          I2S_RDR_REG(I2S1_BASE_PTR,index)</span></div>
<div class="line"><a name="l10703"></a><span class="lineno">10703</span>&#160;<span class="preprocessor">#define I2S0_RFR(index)                          I2S_RFR_REG(I2S0_BASE_PTR,index)</span></div>
<div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;<span class="preprocessor">#define I2S1_RFR(index)                          I2S_RFR_REG(I2S1_BASE_PTR,index)</span></div>
<div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;</div>
<div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160; <span class="comment">/* end of group I2S_Peripheral */</span></div>
<div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;</div>
<div class="line"><a name="l10715"></a><span class="lineno">10715</span>&#160;</div>
<div class="line"><a name="l10716"></a><span class="lineno">10716</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="comment">   -- ITM</span></div>
<div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;</div>
<div class="line"><a name="l10726"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html">10726</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_i_t_m___mem_map.html">ITM_MemMap</a> {</div>
<div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div>
<div class="line"><a name="l10728"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#afb3f200b95047ddd2dc4b045887ebfa3">10728</a></span>&#160;    uint32_t <a class="code" href="struct_i_t_m___mem_map.html#afb3f200b95047ddd2dc4b045887ebfa3">STIM_READ</a>[32];                          </div>
<div class="line"><a name="l10729"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a0ba1ca981edcde8bf08accc593fa1f52">10729</a></span>&#160;    uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a0ba1ca981edcde8bf08accc593fa1f52">STIM_WRITE</a>[32];                         </div>
<div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;  };</div>
<div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;  uint8_t RESERVED_0[3456];</div>
<div class="line"><a name="l10732"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a661efbaf7200441e036619587dabaeb0">10732</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a661efbaf7200441e036619587dabaeb0">TER</a>;                                    </div>
<div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;  uint8_t RESERVED_1[60];</div>
<div class="line"><a name="l10734"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a24ac79f5d070330282c6c0feae3cbcc1">10734</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a24ac79f5d070330282c6c0feae3cbcc1">TPR</a>;                                    </div>
<div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;  uint8_t RESERVED_2[60];</div>
<div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a9dceb31807fae649d751a78f490383d8">10736</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a9dceb31807fae649d751a78f490383d8">TCR</a>;                                    </div>
<div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;  uint8_t RESERVED_3[300];</div>
<div class="line"><a name="l10738"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#af3f0dfff8c586620bdb0026aca56fe05">10738</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#af3f0dfff8c586620bdb0026aca56fe05">LAR</a>;                                    </div>
<div class="line"><a name="l10739"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a8ecbf568728eeaac07edd3774a4dbd9f">10739</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a8ecbf568728eeaac07edd3774a4dbd9f">LSR</a>;                                    </div>
<div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;  uint8_t RESERVED_4[24];</div>
<div class="line"><a name="l10741"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#ab25032ed174621fec16ce7f0b797e251">10741</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#ab25032ed174621fec16ce7f0b797e251">PID4</a>;                                   </div>
<div class="line"><a name="l10742"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a44b9d410c8989eb78aa4ea68a32e4bc5">10742</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a44b9d410c8989eb78aa4ea68a32e4bc5">PID5</a>;                                   </div>
<div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#ab3ff032be95ac6f7ed1148ad6df2898b">10743</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#ab3ff032be95ac6f7ed1148ad6df2898b">PID6</a>;                                   </div>
<div class="line"><a name="l10744"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#ab5d680cdaa89677231777f60835b9b1b">10744</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#ab5d680cdaa89677231777f60835b9b1b">PID7</a>;                                   </div>
<div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a33d99fb4c1d69a6ca62e0e3442f07a95">10745</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a33d99fb4c1d69a6ca62e0e3442f07a95">PID0</a>;                                   </div>
<div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a7de8ee5b7f467a00ac6c7290c93b39a8">10746</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a7de8ee5b7f467a00ac6c7290c93b39a8">PID1</a>;                                   </div>
<div class="line"><a name="l10747"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a3741dc3de5146a9df958acae0b2e0ea0">10747</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a3741dc3de5146a9df958acae0b2e0ea0">PID2</a>;                                   </div>
<div class="line"><a name="l10748"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a224feb863e1cd18dcb71e8da810f9d61">10748</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a224feb863e1cd18dcb71e8da810f9d61">PID3</a>;                                   </div>
<div class="line"><a name="l10749"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#aa106970486025d57f6bd43ce99ce1b2a">10749</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#aa106970486025d57f6bd43ce99ce1b2a">CID0</a>;                                   </div>
<div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#ac41c2c8d78aa8c7bf579da2e2b587a76">10750</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#ac41c2c8d78aa8c7bf579da2e2b587a76">CID1</a>;                                   </div>
<div class="line"><a name="l10751"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a5048e832d89ab50cad8978e9169bcb9d">10751</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a5048e832d89ab50cad8978e9169bcb9d">CID2</a>;                                   </div>
<div class="line"><a name="l10752"></a><span class="lineno"><a class="line" href="struct_i_t_m___mem_map.html#a0cd6f004d85bdf3734763af74927cd2f">10752</a></span>&#160;  uint32_t <a class="code" href="struct_i_t_m___mem_map.html#a0cd6f004d85bdf3734763af74927cd2f">CID3</a>;                                   </div>
<div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___i_t_m___peripheral.html#ga4a7413c0256960668a95765d8b74e5b3">ITM_MemMapPtr</a>;</div>
<div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;</div>
<div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;<span class="comment">   -- ITM - Register accessor macros</span></div>
<div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;</div>
<div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;<span class="comment">/* ITM - Register accessors */</span></div>
<div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;<span class="preprocessor">#define ITM_STIM_READ_REG(base,index2)           ((base)-&gt;STIM_READ[index2])</span></div>
<div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;<span class="preprocessor">#define ITM_STIM_WRITE_REG(base,index2)          ((base)-&gt;STIM_WRITE[index2])</span></div>
<div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;<span class="preprocessor">#define ITM_TER_REG(base)                        ((base)-&gt;TER)</span></div>
<div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;<span class="preprocessor">#define ITM_TPR_REG(base)                        ((base)-&gt;TPR)</span></div>
<div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;<span class="preprocessor">#define ITM_TCR_REG(base)                        ((base)-&gt;TCR)</span></div>
<div class="line"><a name="l10771"></a><span class="lineno">10771</span>&#160;<span class="preprocessor">#define ITM_LAR_REG(base)                        ((base)-&gt;LAR)</span></div>
<div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;<span class="preprocessor">#define ITM_LSR_REG(base)                        ((base)-&gt;LSR)</span></div>
<div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;<span class="preprocessor">#define ITM_PID4_REG(base)                       ((base)-&gt;PID4)</span></div>
<div class="line"><a name="l10774"></a><span class="lineno">10774</span>&#160;<span class="preprocessor">#define ITM_PID5_REG(base)                       ((base)-&gt;PID5)</span></div>
<div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;<span class="preprocessor">#define ITM_PID6_REG(base)                       ((base)-&gt;PID6)</span></div>
<div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;<span class="preprocessor">#define ITM_PID7_REG(base)                       ((base)-&gt;PID7)</span></div>
<div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160;<span class="preprocessor">#define ITM_PID0_REG(base)                       ((base)-&gt;PID0)</span></div>
<div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;<span class="preprocessor">#define ITM_PID1_REG(base)                       ((base)-&gt;PID1)</span></div>
<div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;<span class="preprocessor">#define ITM_PID2_REG(base)                       ((base)-&gt;PID2)</span></div>
<div class="line"><a name="l10780"></a><span class="lineno">10780</span>&#160;<span class="preprocessor">#define ITM_PID3_REG(base)                       ((base)-&gt;PID3)</span></div>
<div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;<span class="preprocessor">#define ITM_CID0_REG(base)                       ((base)-&gt;CID0)</span></div>
<div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;<span class="preprocessor">#define ITM_CID1_REG(base)                       ((base)-&gt;CID1)</span></div>
<div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;<span class="preprocessor">#define ITM_CID2_REG(base)                       ((base)-&gt;CID2)</span></div>
<div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;<span class="preprocessor">#define ITM_CID3_REG(base)                       ((base)-&gt;CID3)</span></div>
<div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160; <span class="comment">/* end of group ITM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l10789"></a><span class="lineno">10789</span>&#160;</div>
<div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;</div>
<div class="line"><a name="l10791"></a><span class="lineno">10791</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10792"></a><span class="lineno">10792</span>&#160;<span class="comment">   -- ITM Register Masks</span></div>
<div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160; <span class="comment">/* end of group ITM_Register_Masks */</span></div>
<div class="line"><a name="l10804"></a><span class="lineno">10804</span>&#160;</div>
<div class="line"><a name="l10805"></a><span class="lineno">10805</span>&#160;</div>
<div class="line"><a name="l10806"></a><span class="lineno">10806</span>&#160;<span class="comment">/* ITM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l10808"></a><span class="lineno"><a class="line" href="group___i_t_m___peripheral.html#gafaddee8fe8b6a898d4e5edc43ee0d703">10808</a></span>&#160;<span class="preprocessor">#define ITM_BASE_PTR                             ((ITM_MemMapPtr)0xE0000000u)</span></div>
<div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;</div>
<div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="group___i_t_m___peripheral.html#gaaae5001acd70f274892c8fec6778260d">10810</a></span>&#160;<span class="preprocessor">#define ITM_BASE_PTRS                            { ITM_BASE_PTR }</span></div>
<div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;</div>
<div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10813"></a><span class="lineno">10813</span>&#160;<span class="comment">   -- ITM - Register accessor macros</span></div>
<div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160;</div>
<div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;<span class="comment">/* ITM - Register instance definitions */</span></div>
<div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;<span class="comment">/* ITM */</span></div>
<div class="line"><a name="l10824"></a><span class="lineno">10824</span>&#160;<span class="preprocessor">#define ITM_STIM0_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,0)</span></div>
<div class="line"><a name="l10825"></a><span class="lineno">10825</span>&#160;<span class="preprocessor">#define ITM_STIM0_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,0)</span></div>
<div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;<span class="preprocessor">#define ITM_STIM1_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,1)</span></div>
<div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;<span class="preprocessor">#define ITM_STIM1_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,1)</span></div>
<div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;<span class="preprocessor">#define ITM_STIM2_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,2)</span></div>
<div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160;<span class="preprocessor">#define ITM_STIM2_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,2)</span></div>
<div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;<span class="preprocessor">#define ITM_STIM3_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,3)</span></div>
<div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;<span class="preprocessor">#define ITM_STIM3_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,3)</span></div>
<div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;<span class="preprocessor">#define ITM_STIM4_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,4)</span></div>
<div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;<span class="preprocessor">#define ITM_STIM4_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,4)</span></div>
<div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160;<span class="preprocessor">#define ITM_STIM5_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,5)</span></div>
<div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;<span class="preprocessor">#define ITM_STIM5_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,5)</span></div>
<div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;<span class="preprocessor">#define ITM_STIM6_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,6)</span></div>
<div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;<span class="preprocessor">#define ITM_STIM6_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,6)</span></div>
<div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;<span class="preprocessor">#define ITM_STIM7_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,7)</span></div>
<div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;<span class="preprocessor">#define ITM_STIM7_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,7)</span></div>
<div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;<span class="preprocessor">#define ITM_STIM8_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,8)</span></div>
<div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="preprocessor">#define ITM_STIM8_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,8)</span></div>
<div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;<span class="preprocessor">#define ITM_STIM9_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,9)</span></div>
<div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;<span class="preprocessor">#define ITM_STIM9_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,9)</span></div>
<div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;<span class="preprocessor">#define ITM_STIM10_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,10)</span></div>
<div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;<span class="preprocessor">#define ITM_STIM10_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,10)</span></div>
<div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;<span class="preprocessor">#define ITM_STIM11_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,11)</span></div>
<div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;<span class="preprocessor">#define ITM_STIM11_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,11)</span></div>
<div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;<span class="preprocessor">#define ITM_STIM12_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,12)</span></div>
<div class="line"><a name="l10849"></a><span class="lineno">10849</span>&#160;<span class="preprocessor">#define ITM_STIM12_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,12)</span></div>
<div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;<span class="preprocessor">#define ITM_STIM13_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,13)</span></div>
<div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;<span class="preprocessor">#define ITM_STIM13_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,13)</span></div>
<div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;<span class="preprocessor">#define ITM_STIM14_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,14)</span></div>
<div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;<span class="preprocessor">#define ITM_STIM14_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,14)</span></div>
<div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;<span class="preprocessor">#define ITM_STIM15_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,15)</span></div>
<div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;<span class="preprocessor">#define ITM_STIM15_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,15)</span></div>
<div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;<span class="preprocessor">#define ITM_STIM16_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,16)</span></div>
<div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;<span class="preprocessor">#define ITM_STIM16_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,16)</span></div>
<div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;<span class="preprocessor">#define ITM_STIM17_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,17)</span></div>
<div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;<span class="preprocessor">#define ITM_STIM17_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,17)</span></div>
<div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;<span class="preprocessor">#define ITM_STIM18_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,18)</span></div>
<div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;<span class="preprocessor">#define ITM_STIM18_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,18)</span></div>
<div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;<span class="preprocessor">#define ITM_STIM19_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,19)</span></div>
<div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;<span class="preprocessor">#define ITM_STIM19_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,19)</span></div>
<div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160;<span class="preprocessor">#define ITM_STIM20_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,20)</span></div>
<div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;<span class="preprocessor">#define ITM_STIM20_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,20)</span></div>
<div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;<span class="preprocessor">#define ITM_STIM21_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,21)</span></div>
<div class="line"><a name="l10867"></a><span class="lineno">10867</span>&#160;<span class="preprocessor">#define ITM_STIM21_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,21)</span></div>
<div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;<span class="preprocessor">#define ITM_STIM22_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,22)</span></div>
<div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;<span class="preprocessor">#define ITM_STIM22_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,22)</span></div>
<div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;<span class="preprocessor">#define ITM_STIM23_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,23)</span></div>
<div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;<span class="preprocessor">#define ITM_STIM23_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,23)</span></div>
<div class="line"><a name="l10872"></a><span class="lineno">10872</span>&#160;<span class="preprocessor">#define ITM_STIM24_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,24)</span></div>
<div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;<span class="preprocessor">#define ITM_STIM24_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,24)</span></div>
<div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;<span class="preprocessor">#define ITM_STIM25_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,25)</span></div>
<div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;<span class="preprocessor">#define ITM_STIM25_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,25)</span></div>
<div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;<span class="preprocessor">#define ITM_STIM26_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,26)</span></div>
<div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="preprocessor">#define ITM_STIM26_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,26)</span></div>
<div class="line"><a name="l10878"></a><span class="lineno">10878</span>&#160;<span class="preprocessor">#define ITM_STIM27_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,27)</span></div>
<div class="line"><a name="l10879"></a><span class="lineno">10879</span>&#160;<span class="preprocessor">#define ITM_STIM27_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,27)</span></div>
<div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;<span class="preprocessor">#define ITM_STIM28_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,28)</span></div>
<div class="line"><a name="l10881"></a><span class="lineno">10881</span>&#160;<span class="preprocessor">#define ITM_STIM28_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,28)</span></div>
<div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;<span class="preprocessor">#define ITM_STIM29_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,29)</span></div>
<div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;<span class="preprocessor">#define ITM_STIM29_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,29)</span></div>
<div class="line"><a name="l10884"></a><span class="lineno">10884</span>&#160;<span class="preprocessor">#define ITM_STIM30_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,30)</span></div>
<div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;<span class="preprocessor">#define ITM_STIM30_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,30)</span></div>
<div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;<span class="preprocessor">#define ITM_STIM31_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,31)</span></div>
<div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;<span class="preprocessor">#define ITM_STIM31_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,31)</span></div>
<div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;<span class="preprocessor">#define ITM_TER                                  ITM_TER_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;<span class="preprocessor">#define ITM_TPR                                  ITM_TPR_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="preprocessor">#define ITM_TCR                                  ITM_TCR_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;<span class="preprocessor">#define ITM_LAR                                  ITM_LAR_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;<span class="preprocessor">#define ITM_LSR                                  ITM_LSR_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;<span class="preprocessor">#define ITM_PID4                                 ITM_PID4_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;<span class="preprocessor">#define ITM_PID5                                 ITM_PID5_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;<span class="preprocessor">#define ITM_PID6                                 ITM_PID6_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;<span class="preprocessor">#define ITM_PID7                                 ITM_PID7_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;<span class="preprocessor">#define ITM_PID0                                 ITM_PID0_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor">#define ITM_PID1                                 ITM_PID1_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;<span class="preprocessor">#define ITM_PID2                                 ITM_PID2_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;<span class="preprocessor">#define ITM_PID3                                 ITM_PID3_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;<span class="preprocessor">#define ITM_CID0                                 ITM_CID0_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;<span class="preprocessor">#define ITM_CID1                                 ITM_CID1_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;<span class="preprocessor">#define ITM_CID2                                 ITM_CID2_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;<span class="preprocessor">#define ITM_CID3                                 ITM_CID3_REG(ITM_BASE_PTR)</span></div>
<div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;</div>
<div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;<span class="comment">/* ITM - Register array accessors */</span></div>
<div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;<span class="preprocessor">#define ITM_STIM_READ(index2)                    ITM_STIM_READ_REG(ITM_BASE_PTR,index2)</span></div>
<div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;<span class="preprocessor">#define ITM_STIM_WRITE(index2)                   ITM_STIM_WRITE_REG(ITM_BASE_PTR,index2)</span></div>
<div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160; <span class="comment">/* end of group ITM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;</div>
<div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160; <span class="comment">/* end of group ITM_Peripheral */</span></div>
<div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;</div>
<div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;</div>
<div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;<span class="comment">   -- LCDC</span></div>
<div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;</div>
<div class="line"><a name="l10930"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html">10930</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_c_d_c___mem_map.html">LCDC_MemMap</a> {</div>
<div class="line"><a name="l10931"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a56099c0d6e2b6c8d677a9f2bdd84706f">10931</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a56099c0d6e2b6c8d677a9f2bdd84706f">LSSAR</a>;                                  </div>
<div class="line"><a name="l10932"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a6edf826456a2431e94e3bcafcfe89867">10932</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a6edf826456a2431e94e3bcafcfe89867">LSR</a>;                                    </div>
<div class="line"><a name="l10933"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#aa687c8b47cdcef18890cac689de49a17">10933</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#aa687c8b47cdcef18890cac689de49a17">LVPWR</a>;                                  </div>
<div class="line"><a name="l10934"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a54db054fbd1e4a7de44253909bbc8944">10934</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a54db054fbd1e4a7de44253909bbc8944">LCPR</a>;                                   </div>
<div class="line"><a name="l10935"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a5766a743e828957c73257ebd66133a92">10935</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a5766a743e828957c73257ebd66133a92">LCWHB</a>;                                  </div>
<div class="line"><a name="l10936"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a35f3831166bce45afb02d6cfa594fd84">10936</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a35f3831166bce45afb02d6cfa594fd84">LCCMR</a>;                                  </div>
<div class="line"><a name="l10937"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a0f61ba79429b1dbdfe3a3a98830393d9">10937</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a0f61ba79429b1dbdfe3a3a98830393d9">LPCR</a>;                                   </div>
<div class="line"><a name="l10938"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a7fbf22cdf2affd3ab924be930a2e2ef6">10938</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a7fbf22cdf2affd3ab924be930a2e2ef6">LHCR</a>;                                   </div>
<div class="line"><a name="l10939"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a865c74a990435ca94ba226f23894d8e7">10939</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a865c74a990435ca94ba226f23894d8e7">LVCR</a>;                                   </div>
<div class="line"><a name="l10940"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#ad2600d7c7ec0833a8b9089da675254b6">10940</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#ad2600d7c7ec0833a8b9089da675254b6">LPOR</a>;                                   </div>
<div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a76b526a80deb41b702d98a8de996b9a6">10942</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a76b526a80deb41b702d98a8de996b9a6">LPCCR</a>;                                  </div>
<div class="line"><a name="l10943"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a681d9ac7348e7f13c1211acce5621ce8">10943</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a681d9ac7348e7f13c1211acce5621ce8">LDCR</a>;                                   </div>
<div class="line"><a name="l10944"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#af3fc91dbd55df2dea9e83efe76f4d09d">10944</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#af3fc91dbd55df2dea9e83efe76f4d09d">LRMCR</a>;                                  </div>
<div class="line"><a name="l10945"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a8ea08c18d8bfde4540eaf4e11039837e">10945</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a8ea08c18d8bfde4540eaf4e11039837e">LICR</a>;                                   </div>
<div class="line"><a name="l10946"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a602f30df3465d79b420243aaf1d51030">10946</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a602f30df3465d79b420243aaf1d51030">LIER</a>;                                   </div>
<div class="line"><a name="l10947"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a567a030894ef2b7cf2c604d85946f3d4">10947</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a567a030894ef2b7cf2c604d85946f3d4">LISR</a>;                                   </div>
<div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;  uint8_t RESERVED_1[12];</div>
<div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a31fb3217bf9eb1ecda85e0c2769c955d">10949</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a31fb3217bf9eb1ecda85e0c2769c955d">LGWSAR</a>;                                 </div>
<div class="line"><a name="l10950"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a3866d5fe438c9aeca7f50a30148aaee9">10950</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a3866d5fe438c9aeca7f50a30148aaee9">LGWSR</a>;                                  </div>
<div class="line"><a name="l10951"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a111052a9f42adf314c795dd509c8b740">10951</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a111052a9f42adf314c795dd509c8b740">LGWVPWR</a>;                                </div>
<div class="line"><a name="l10952"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#af8ab91fa9f984a56dfa54a55f0fc90e7">10952</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#af8ab91fa9f984a56dfa54a55f0fc90e7">LGWPOR</a>;                                 </div>
<div class="line"><a name="l10953"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a8f4192a93512b0a04c71bd2f8d92590f">10953</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a8f4192a93512b0a04c71bd2f8d92590f">LGWPR</a>;                                  </div>
<div class="line"><a name="l10954"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#aa76ae1b0e32e1bd9459d642326549adf">10954</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#aa76ae1b0e32e1bd9459d642326549adf">LGWCR</a>;                                  </div>
<div class="line"><a name="l10955"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#aef253853dccb165217b00da5fbe3b95f">10955</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#aef253853dccb165217b00da5fbe3b95f">LGWDCR</a>;                                 </div>
<div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;  uint8_t RESERVED_2[20];</div>
<div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#a4554fe80ffc64089e17a03de67cb47a1">10957</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#a4554fe80ffc64089e17a03de67cb47a1">LAUSCR</a>;                                 </div>
<div class="line"><a name="l10958"></a><span class="lineno"><a class="line" href="struct_l_c_d_c___mem_map.html#affa1e28918315f44e2105aead9e695bc">10958</a></span>&#160;  uint32_t <a class="code" href="struct_l_c_d_c___mem_map.html#affa1e28918315f44e2105aead9e695bc">LAUSCCR</a>;                                </div>
<div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_c_d_c___peripheral.html#ga1c8cfa0904993c6824ce5630db14b104">LCDC_MemMapPtr</a>;</div>
<div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;</div>
<div class="line"><a name="l10961"></a><span class="lineno">10961</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="comment">   -- LCDC - Register accessor macros</span></div>
<div class="line"><a name="l10963"></a><span class="lineno">10963</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;</div>
<div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;<span class="comment">/* LCDC - Register accessors */</span></div>
<div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;<span class="preprocessor">#define LCDC_LSSAR_REG(base)                     ((base)-&gt;LSSAR)</span></div>
<div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="preprocessor">#define LCDC_LSR_REG(base)                       ((base)-&gt;LSR)</span></div>
<div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="preprocessor">#define LCDC_LVPWR_REG(base)                     ((base)-&gt;LVPWR)</span></div>
<div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;<span class="preprocessor">#define LCDC_LCPR_REG(base)                      ((base)-&gt;LCPR)</span></div>
<div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_REG(base)                     ((base)-&gt;LCWHB)</span></div>
<div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_REG(base)                     ((base)-&gt;LCCMR)</span></div>
<div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;<span class="preprocessor">#define LCDC_LPCR_REG(base)                      ((base)-&gt;LPCR)</span></div>
<div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;<span class="preprocessor">#define LCDC_LHCR_REG(base)                      ((base)-&gt;LHCR)</span></div>
<div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="preprocessor">#define LCDC_LVCR_REG(base)                      ((base)-&gt;LVCR)</span></div>
<div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;<span class="preprocessor">#define LCDC_LPOR_REG(base)                      ((base)-&gt;LPOR)</span></div>
<div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_REG(base)                     ((base)-&gt;LPCCR)</span></div>
<div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;<span class="preprocessor">#define LCDC_LDCR_REG(base)                      ((base)-&gt;LDCR)</span></div>
<div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;<span class="preprocessor">#define LCDC_LRMCR_REG(base)                     ((base)-&gt;LRMCR)</span></div>
<div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;<span class="preprocessor">#define LCDC_LICR_REG(base)                      ((base)-&gt;LICR)</span></div>
<div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160;<span class="preprocessor">#define LCDC_LIER_REG(base)                      ((base)-&gt;LIER)</span></div>
<div class="line"><a name="l10987"></a><span class="lineno">10987</span>&#160;<span class="preprocessor">#define LCDC_LISR_REG(base)                      ((base)-&gt;LISR)</span></div>
<div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#define LCDC_LGWSAR_REG(base)                    ((base)-&gt;LGWSAR)</span></div>
<div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;<span class="preprocessor">#define LCDC_LGWSR_REG(base)                     ((base)-&gt;LGWSR)</span></div>
<div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;<span class="preprocessor">#define LCDC_LGWVPWR_REG(base)                   ((base)-&gt;LGWVPWR)</span></div>
<div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor">#define LCDC_LGWPOR_REG(base)                    ((base)-&gt;LGWPOR)</span></div>
<div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="preprocessor">#define LCDC_LGWPR_REG(base)                     ((base)-&gt;LGWPR)</span></div>
<div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_REG(base)                     ((base)-&gt;LGWCR)</span></div>
<div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR_REG(base)                    ((base)-&gt;LGWDCR)</span></div>
<div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_REG(base)                    ((base)-&gt;LAUSCR)</span></div>
<div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_REG(base)                   ((base)-&gt;LAUSCCR)</span></div>
<div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160; <span class="comment">/* end of group LCDC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;</div>
<div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;</div>
<div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;<span class="comment">   -- LCDC Register Masks</span></div>
<div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;</div>
<div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;<span class="comment">/* LSSAR Bit Fields */</span></div>
<div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;<span class="preprocessor">#define LCDC_LSSAR_SSA_MASK                      0xFFFFFFFCu</span></div>
<div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;<span class="preprocessor">#define LCDC_LSSAR_SSA_SHIFT                     2</span></div>
<div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;<span class="preprocessor">#define LCDC_LSSAR_SSA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LSSAR_SSA_SHIFT))&amp;LCDC_LSSAR_SSA_MASK)</span></div>
<div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;<span class="comment">/* LSR Bit Fields */</span></div>
<div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;<span class="preprocessor">#define LCDC_LSR_YMAX_MASK                       0x3FFu</span></div>
<div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;<span class="preprocessor">#define LCDC_LSR_YMAX_SHIFT                      0</span></div>
<div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;<span class="preprocessor">#define LCDC_LSR_YMAX(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LSR_YMAX_SHIFT))&amp;LCDC_LSR_YMAX_MASK)</span></div>
<div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;<span class="preprocessor">#define LCDC_LSR_XMAX_MASK                       0x7F00000u</span></div>
<div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;<span class="preprocessor">#define LCDC_LSR_XMAX_SHIFT                      20</span></div>
<div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;<span class="preprocessor">#define LCDC_LSR_XMAX(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LSR_XMAX_SHIFT))&amp;LCDC_LSR_XMAX_MASK)</span></div>
<div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;<span class="comment">/* LVPWR Bit Fields */</span></div>
<div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;<span class="preprocessor">#define LCDC_LVPWR_VPW_MASK                      0x7FFu</span></div>
<div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;<span class="preprocessor">#define LCDC_LVPWR_VPW_SHIFT                     0</span></div>
<div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;<span class="preprocessor">#define LCDC_LVPWR_VPW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LVPWR_VPW_SHIFT))&amp;LCDC_LVPWR_VPW_MASK)</span></div>
<div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;<span class="comment">/* LCPR Bit Fields */</span></div>
<div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="preprocessor">#define LCDC_LCPR_CYP_MASK                       0x3FFu</span></div>
<div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;<span class="preprocessor">#define LCDC_LCPR_CYP_SHIFT                      0</span></div>
<div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;<span class="preprocessor">#define LCDC_LCPR_CYP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LCPR_CYP_SHIFT))&amp;LCDC_LCPR_CYP_MASK)</span></div>
<div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="preprocessor">#define LCDC_LCPR_CXP_MASK                       0x3FF0000u</span></div>
<div class="line"><a name="l11032"></a><span class="lineno">11032</span>&#160;<span class="preprocessor">#define LCDC_LCPR_CXP_SHIFT                      16</span></div>
<div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;<span class="preprocessor">#define LCDC_LCPR_CXP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LCPR_CXP_SHIFT))&amp;LCDC_LCPR_CXP_MASK)</span></div>
<div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;<span class="preprocessor">#define LCDC_LCPR_OP_MASK                        0x10000000u</span></div>
<div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;<span class="preprocessor">#define LCDC_LCPR_OP_SHIFT                       28</span></div>
<div class="line"><a name="l11036"></a><span class="lineno">11036</span>&#160;<span class="preprocessor">#define LCDC_LCPR_CC_MASK                        0xC0000000u</span></div>
<div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor">#define LCDC_LCPR_CC_SHIFT                       30</span></div>
<div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;<span class="preprocessor">#define LCDC_LCPR_CC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LCPR_CC_SHIFT))&amp;LCDC_LCPR_CC_MASK)</span></div>
<div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;<span class="comment">/* LCWHB Bit Fields */</span></div>
<div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_BD_MASK                       0xFFu</span></div>
<div class="line"><a name="l11041"></a><span class="lineno">11041</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_BD_SHIFT                      0</span></div>
<div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_BD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LCWHB_BD_SHIFT))&amp;LCDC_LCWHB_BD_MASK)</span></div>
<div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_CH_MASK                       0x1F0000u</span></div>
<div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_CH_SHIFT                      16</span></div>
<div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_CH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LCWHB_CH_SHIFT))&amp;LCDC_LCWHB_CH_MASK)</span></div>
<div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_CW_MASK                       0x1F000000u</span></div>
<div class="line"><a name="l11047"></a><span class="lineno">11047</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_CW_SHIFT                      24</span></div>
<div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_CW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LCWHB_CW_SHIFT))&amp;LCDC_LCWHB_CW_MASK)</span></div>
<div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_BK_EN_MASK                    0x80000000u</span></div>
<div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160;<span class="preprocessor">#define LCDC_LCWHB_BK_EN_SHIFT                   31</span></div>
<div class="line"><a name="l11051"></a><span class="lineno">11051</span>&#160;<span class="comment">/* LCCMR Bit Fields */</span></div>
<div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_CUR_COL_B_MASK                0x3Fu</span></div>
<div class="line"><a name="l11053"></a><span class="lineno">11053</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_CUR_COL_B_SHIFT               0</span></div>
<div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_CUR_COL_B(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LCCMR_CUR_COL_B_SHIFT))&amp;LCDC_LCCMR_CUR_COL_B_MASK)</span></div>
<div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_CUR_COL_G_MASK                0xFC0u</span></div>
<div class="line"><a name="l11056"></a><span class="lineno">11056</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_CUR_COL_G_SHIFT               6</span></div>
<div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_CUR_COL_G(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LCCMR_CUR_COL_G_SHIFT))&amp;LCDC_LCCMR_CUR_COL_G_MASK)</span></div>
<div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_CUR_COL_R_MASK                0x3F000u</span></div>
<div class="line"><a name="l11059"></a><span class="lineno">11059</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_CUR_COL_R_SHIFT               12</span></div>
<div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;<span class="preprocessor">#define LCDC_LCCMR_CUR_COL_R(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LCCMR_CUR_COL_R_SHIFT))&amp;LCDC_LCCMR_CUR_COL_R_MASK)</span></div>
<div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;<span class="comment">/* LPCR Bit Fields */</span></div>
<div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;<span class="preprocessor">#define LCDC_LPCR_PCD_MASK                       0x3Fu</span></div>
<div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;<span class="preprocessor">#define LCDC_LPCR_PCD_SHIFT                      0</span></div>
<div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;<span class="preprocessor">#define LCDC_LPCR_PCD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LPCR_PCD_SHIFT))&amp;LCDC_LPCR_PCD_MASK)</span></div>
<div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;<span class="preprocessor">#define LCDC_LPCR_SCLKSEL_MASK                   0x80u</span></div>
<div class="line"><a name="l11066"></a><span class="lineno">11066</span>&#160;<span class="preprocessor">#define LCDC_LPCR_SCLKSEL_SHIFT                  7</span></div>
<div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;<span class="preprocessor">#define LCDC_LPCR_ACD_MASK                       0x7F00u</span></div>
<div class="line"><a name="l11068"></a><span class="lineno">11068</span>&#160;<span class="preprocessor">#define LCDC_LPCR_ACD_SHIFT                      8</span></div>
<div class="line"><a name="l11069"></a><span class="lineno">11069</span>&#160;<span class="preprocessor">#define LCDC_LPCR_ACD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LPCR_ACD_SHIFT))&amp;LCDC_LPCR_ACD_MASK)</span></div>
<div class="line"><a name="l11070"></a><span class="lineno">11070</span>&#160;<span class="preprocessor">#define LCDC_LPCR_ACDSEL_MASK                    0x8000u</span></div>
<div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="preprocessor">#define LCDC_LPCR_ACDSEL_SHIFT                   15</span></div>
<div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;<span class="preprocessor">#define LCDC_LPCR_REV_VS_MASK                    0x10000u</span></div>
<div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;<span class="preprocessor">#define LCDC_LPCR_REV_VS_SHIFT                   16</span></div>
<div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160;<span class="preprocessor">#define LCDC_LPCR_SWAP_SEL_MASK                  0x20000u</span></div>
<div class="line"><a name="l11075"></a><span class="lineno">11075</span>&#160;<span class="preprocessor">#define LCDC_LPCR_SWAP_SEL_SHIFT                 17</span></div>
<div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;<span class="preprocessor">#define LCDC_LPCR_END_SEL_MASK                   0x40000u</span></div>
<div class="line"><a name="l11077"></a><span class="lineno">11077</span>&#160;<span class="preprocessor">#define LCDC_LPCR_END_SEL_SHIFT                  18</span></div>
<div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;<span class="preprocessor">#define LCDC_LPCR_SCLKIDLE_MASK                  0x80000u</span></div>
<div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;<span class="preprocessor">#define LCDC_LPCR_SCLKIDLE_SHIFT                 19</span></div>
<div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;<span class="preprocessor">#define LCDC_LPCR_OEPOL_MASK                     0x100000u</span></div>
<div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">#define LCDC_LPCR_OEPOL_SHIFT                    20</span></div>
<div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;<span class="preprocessor">#define LCDC_LPCR_CLKPOL_MASK                    0x200000u</span></div>
<div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;<span class="preprocessor">#define LCDC_LPCR_CLKPOL_SHIFT                   21</span></div>
<div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;<span class="preprocessor">#define LCDC_LPCR_LPPOL_MASK                     0x400000u</span></div>
<div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;<span class="preprocessor">#define LCDC_LPCR_LPPOL_SHIFT                    22</span></div>
<div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;<span class="preprocessor">#define LCDC_LPCR_FLMPOL_MASK                    0x800000u</span></div>
<div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;<span class="preprocessor">#define LCDC_LPCR_FLMPOL_SHIFT                   23</span></div>
<div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160;<span class="preprocessor">#define LCDC_LPCR_PIXPOL_MASK                    0x1000000u</span></div>
<div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160;<span class="preprocessor">#define LCDC_LPCR_PIXPOL_SHIFT                   24</span></div>
<div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;<span class="preprocessor">#define LCDC_LPCR_BPIX_MASK                      0xE000000u</span></div>
<div class="line"><a name="l11091"></a><span class="lineno">11091</span>&#160;<span class="preprocessor">#define LCDC_LPCR_BPIX_SHIFT                     25</span></div>
<div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;<span class="preprocessor">#define LCDC_LPCR_BPIX(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LPCR_BPIX_SHIFT))&amp;LCDC_LPCR_BPIX_MASK)</span></div>
<div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160;<span class="preprocessor">#define LCDC_LPCR_PBSIZ_MASK                     0x30000000u</span></div>
<div class="line"><a name="l11094"></a><span class="lineno">11094</span>&#160;<span class="preprocessor">#define LCDC_LPCR_PBSIZ_SHIFT                    28</span></div>
<div class="line"><a name="l11095"></a><span class="lineno">11095</span>&#160;<span class="preprocessor">#define LCDC_LPCR_PBSIZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LPCR_PBSIZ_SHIFT))&amp;LCDC_LPCR_PBSIZ_MASK)</span></div>
<div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;<span class="preprocessor">#define LCDC_LPCR_COLOR_MASK                     0x40000000u</span></div>
<div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;<span class="preprocessor">#define LCDC_LPCR_COLOR_SHIFT                    30</span></div>
<div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;<span class="preprocessor">#define LCDC_LPCR_TFT_MASK                       0x80000000u</span></div>
<div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;<span class="preprocessor">#define LCDC_LPCR_TFT_SHIFT                      31</span></div>
<div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;<span class="comment">/* LHCR Bit Fields */</span></div>
<div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;<span class="preprocessor">#define LCDC_LHCR_H_WAIT_2_MASK                  0xFFu</span></div>
<div class="line"><a name="l11102"></a><span class="lineno">11102</span>&#160;<span class="preprocessor">#define LCDC_LHCR_H_WAIT_2_SHIFT                 0</span></div>
<div class="line"><a name="l11103"></a><span class="lineno">11103</span>&#160;<span class="preprocessor">#define LCDC_LHCR_H_WAIT_2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LHCR_H_WAIT_2_SHIFT))&amp;LCDC_LHCR_H_WAIT_2_MASK)</span></div>
<div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;<span class="preprocessor">#define LCDC_LHCR_H_WAIT_1_MASK                  0xFF00u</span></div>
<div class="line"><a name="l11105"></a><span class="lineno">11105</span>&#160;<span class="preprocessor">#define LCDC_LHCR_H_WAIT_1_SHIFT                 8</span></div>
<div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;<span class="preprocessor">#define LCDC_LHCR_H_WAIT_1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LHCR_H_WAIT_1_SHIFT))&amp;LCDC_LHCR_H_WAIT_1_MASK)</span></div>
<div class="line"><a name="l11107"></a><span class="lineno">11107</span>&#160;<span class="preprocessor">#define LCDC_LHCR_H_WIDTH_MASK                   0xFC000000u</span></div>
<div class="line"><a name="l11108"></a><span class="lineno">11108</span>&#160;<span class="preprocessor">#define LCDC_LHCR_H_WIDTH_SHIFT                  26</span></div>
<div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="preprocessor">#define LCDC_LHCR_H_WIDTH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LHCR_H_WIDTH_SHIFT))&amp;LCDC_LHCR_H_WIDTH_MASK)</span></div>
<div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;<span class="comment">/* LVCR Bit Fields */</span></div>
<div class="line"><a name="l11111"></a><span class="lineno">11111</span>&#160;<span class="preprocessor">#define LCDC_LVCR_V_WAIT_2_MASK                  0xFFu</span></div>
<div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;<span class="preprocessor">#define LCDC_LVCR_V_WAIT_2_SHIFT                 0</span></div>
<div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;<span class="preprocessor">#define LCDC_LVCR_V_WAIT_2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LVCR_V_WAIT_2_SHIFT))&amp;LCDC_LVCR_V_WAIT_2_MASK)</span></div>
<div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;<span class="preprocessor">#define LCDC_LVCR_V_WAIT_1_MASK                  0xFF00u</span></div>
<div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;<span class="preprocessor">#define LCDC_LVCR_V_WAIT_1_SHIFT                 8</span></div>
<div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;<span class="preprocessor">#define LCDC_LVCR_V_WAIT_1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LVCR_V_WAIT_1_SHIFT))&amp;LCDC_LVCR_V_WAIT_1_MASK)</span></div>
<div class="line"><a name="l11117"></a><span class="lineno">11117</span>&#160;<span class="preprocessor">#define LCDC_LVCR_V_WIDTH_MASK                   0xFC000000u</span></div>
<div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;<span class="preprocessor">#define LCDC_LVCR_V_WIDTH_SHIFT                  26</span></div>
<div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;<span class="preprocessor">#define LCDC_LVCR_V_WIDTH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LVCR_V_WIDTH_SHIFT))&amp;LCDC_LVCR_V_WIDTH_MASK)</span></div>
<div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;<span class="comment">/* LPOR Bit Fields */</span></div>
<div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;<span class="preprocessor">#define LCDC_LPOR_POS_MASK                       0x1Fu</span></div>
<div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;<span class="preprocessor">#define LCDC_LPOR_POS_SHIFT                      0</span></div>
<div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;<span class="preprocessor">#define LCDC_LPOR_POS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LPOR_POS_SHIFT))&amp;LCDC_LPOR_POS_MASK)</span></div>
<div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;<span class="comment">/* LPCCR Bit Fields */</span></div>
<div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_PW_MASK                       0xFFu</span></div>
<div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_PW_SHIFT                      0</span></div>
<div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_PW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LPCCR_PW_SHIFT))&amp;LCDC_LPCCR_PW_MASK)</span></div>
<div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_CC_EN_MASK                    0x100u</span></div>
<div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_CC_EN_SHIFT                   8</span></div>
<div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_SCR_MASK                      0x600u</span></div>
<div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_SCR_SHIFT                     9</span></div>
<div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_SCR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LPCCR_SCR_SHIFT))&amp;LCDC_LPCCR_SCR_MASK)</span></div>
<div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_LDMSK_MASK                    0x8000u</span></div>
<div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;<span class="preprocessor">#define LCDC_LPCCR_LDMSK_SHIFT                   15</span></div>
<div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;<span class="comment">/* LDCR Bit Fields */</span></div>
<div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;<span class="preprocessor">#define LCDC_LDCR_TM_MASK                        0x7Fu</span></div>
<div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;<span class="preprocessor">#define LCDC_LDCR_TM_SHIFT                       0</span></div>
<div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;<span class="preprocessor">#define LCDC_LDCR_TM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LDCR_TM_SHIFT))&amp;LCDC_LDCR_TM_MASK)</span></div>
<div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;<span class="preprocessor">#define LCDC_LDCR_HM_MASK                        0x7F0000u</span></div>
<div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;<span class="preprocessor">#define LCDC_LDCR_HM_SHIFT                       16</span></div>
<div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;<span class="preprocessor">#define LCDC_LDCR_HM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LDCR_HM_SHIFT))&amp;LCDC_LDCR_HM_MASK)</span></div>
<div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;<span class="preprocessor">#define LCDC_LDCR_BURST_MASK                     0x80000000u</span></div>
<div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160;<span class="preprocessor">#define LCDC_LDCR_BURST_SHIFT                    31</span></div>
<div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;<span class="comment">/* LRMCR Bit Fields */</span></div>
<div class="line"><a name="l11145"></a><span class="lineno">11145</span>&#160;<span class="preprocessor">#define LCDC_LRMCR_SELF_REF_MASK                 0x1u</span></div>
<div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;<span class="preprocessor">#define LCDC_LRMCR_SELF_REF_SHIFT                0</span></div>
<div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;<span class="comment">/* LICR Bit Fields */</span></div>
<div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;<span class="preprocessor">#define LCDC_LICR_INTCON_MASK                    0x1u</span></div>
<div class="line"><a name="l11149"></a><span class="lineno">11149</span>&#160;<span class="preprocessor">#define LCDC_LICR_INTCON_SHIFT                   0</span></div>
<div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="preprocessor">#define LCDC_LICR_INTSYN_MASK                    0x4u</span></div>
<div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;<span class="preprocessor">#define LCDC_LICR_INTSYN_SHIFT                   2</span></div>
<div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;<span class="preprocessor">#define LCDC_LICR_GW_INT_CON_MASK                0x10u</span></div>
<div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;<span class="preprocessor">#define LCDC_LICR_GW_INT_CON_SHIFT               4</span></div>
<div class="line"><a name="l11154"></a><span class="lineno">11154</span>&#160;<span class="comment">/* LIER Bit Fields */</span></div>
<div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="preprocessor">#define LCDC_LIER_BOF_EN_MASK                    0x1u</span></div>
<div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="preprocessor">#define LCDC_LIER_BOF_EN_SHIFT                   0</span></div>
<div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;<span class="preprocessor">#define LCDC_LIER_EOF_EN_MASK                    0x2u</span></div>
<div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;<span class="preprocessor">#define LCDC_LIER_EOF_EN_SHIFT                   1</span></div>
<div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;<span class="preprocessor">#define LCDC_LIER_UDR_ERR_EN_MASK                0x8u</span></div>
<div class="line"><a name="l11160"></a><span class="lineno">11160</span>&#160;<span class="preprocessor">#define LCDC_LIER_UDR_ERR_EN_SHIFT               3</span></div>
<div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;<span class="preprocessor">#define LCDC_LIER_GW_BOF_EN_MASK                 0x10u</span></div>
<div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="preprocessor">#define LCDC_LIER_GW_BOF_EN_SHIFT                4</span></div>
<div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;<span class="preprocessor">#define LCDC_LIER_GW_EOF_EN_MASK                 0x20u</span></div>
<div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;<span class="preprocessor">#define LCDC_LIER_GW_EOF_EN_SHIFT                5</span></div>
<div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;<span class="preprocessor">#define LCDC_LIER_GW_UDR_ERR_EN_MASK             0x80u</span></div>
<div class="line"><a name="l11166"></a><span class="lineno">11166</span>&#160;<span class="preprocessor">#define LCDC_LIER_GW_UDR_ERR_EN_SHIFT            7</span></div>
<div class="line"><a name="l11167"></a><span class="lineno">11167</span>&#160;<span class="comment">/* LISR Bit Fields */</span></div>
<div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160;<span class="preprocessor">#define LCDC_LISR_BOF_MASK                       0x1u</span></div>
<div class="line"><a name="l11169"></a><span class="lineno">11169</span>&#160;<span class="preprocessor">#define LCDC_LISR_BOF_SHIFT                      0</span></div>
<div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;<span class="preprocessor">#define LCDC_LISR_EOF_MASK                       0x2u</span></div>
<div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;<span class="preprocessor">#define LCDC_LISR_EOF_SHIFT                      1</span></div>
<div class="line"><a name="l11172"></a><span class="lineno">11172</span>&#160;<span class="preprocessor">#define LCDC_LISR_UDR_ERR_MASK                   0x8u</span></div>
<div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;<span class="preprocessor">#define LCDC_LISR_UDR_ERR_SHIFT                  3</span></div>
<div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="preprocessor">#define LCDC_LISR_GW_BOF_MASK                    0x10u</span></div>
<div class="line"><a name="l11175"></a><span class="lineno">11175</span>&#160;<span class="preprocessor">#define LCDC_LISR_GW_BOF_SHIFT                   4</span></div>
<div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;<span class="preprocessor">#define LCDC_LISR_GW_EOF_MASK                    0x20u</span></div>
<div class="line"><a name="l11177"></a><span class="lineno">11177</span>&#160;<span class="preprocessor">#define LCDC_LISR_GW_EOF_SHIFT                   5</span></div>
<div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;<span class="preprocessor">#define LCDC_LISR_GW_UDR_ERR_MASK                0x80u</span></div>
<div class="line"><a name="l11179"></a><span class="lineno">11179</span>&#160;<span class="preprocessor">#define LCDC_LISR_GW_UDR_ERR_SHIFT               7</span></div>
<div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;<span class="comment">/* LGWSAR Bit Fields */</span></div>
<div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;<span class="preprocessor">#define LCDC_LGWSAR_GWSA_MASK                    0xFFFFFFFCu</span></div>
<div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;<span class="preprocessor">#define LCDC_LGWSAR_GWSA_SHIFT                   2</span></div>
<div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;<span class="preprocessor">#define LCDC_LGWSAR_GWSA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWSAR_GWSA_SHIFT))&amp;LCDC_LGWSAR_GWSA_MASK)</span></div>
<div class="line"><a name="l11184"></a><span class="lineno">11184</span>&#160;<span class="comment">/* LGWSR Bit Fields */</span></div>
<div class="line"><a name="l11185"></a><span class="lineno">11185</span>&#160;<span class="preprocessor">#define LCDC_LGWSR_GWH_MASK                      0x3FFu</span></div>
<div class="line"><a name="l11186"></a><span class="lineno">11186</span>&#160;<span class="preprocessor">#define LCDC_LGWSR_GWH_SHIFT                     0</span></div>
<div class="line"><a name="l11187"></a><span class="lineno">11187</span>&#160;<span class="preprocessor">#define LCDC_LGWSR_GWH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWSR_GWH_SHIFT))&amp;LCDC_LGWSR_GWH_MASK)</span></div>
<div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;<span class="preprocessor">#define LCDC_LGWSR_GWW_MASK                      0x7F00000u</span></div>
<div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;<span class="preprocessor">#define LCDC_LGWSR_GWW_SHIFT                     20</span></div>
<div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;<span class="preprocessor">#define LCDC_LGWSR_GWW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWSR_GWW_SHIFT))&amp;LCDC_LGWSR_GWW_MASK)</span></div>
<div class="line"><a name="l11191"></a><span class="lineno">11191</span>&#160;<span class="comment">/* LGWVPWR Bit Fields */</span></div>
<div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160;<span class="preprocessor">#define LCDC_LGWVPWR_GWVPW_MASK                  0x7FFu</span></div>
<div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="preprocessor">#define LCDC_LGWVPWR_GWVPW_SHIFT                 0</span></div>
<div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;<span class="preprocessor">#define LCDC_LGWVPWR_GWVPW(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWVPWR_GWVPW_SHIFT))&amp;LCDC_LGWVPWR_GWVPW_MASK)</span></div>
<div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;<span class="comment">/* LGWPOR Bit Fields */</span></div>
<div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;<span class="preprocessor">#define LCDC_LGWPOR_GWPO_MASK                    0x1Fu</span></div>
<div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;<span class="preprocessor">#define LCDC_LGWPOR_GWPO_SHIFT                   0</span></div>
<div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;<span class="preprocessor">#define LCDC_LGWPOR_GWPO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWPOR_GWPO_SHIFT))&amp;LCDC_LGWPOR_GWPO_MASK)</span></div>
<div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="comment">/* LGWPR Bit Fields */</span></div>
<div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;<span class="preprocessor">#define LCDC_LGWPR_GWYP_MASK                     0x3FFu</span></div>
<div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="preprocessor">#define LCDC_LGWPR_GWYP_SHIFT                    0</span></div>
<div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;<span class="preprocessor">#define LCDC_LGWPR_GWYP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWPR_GWYP_SHIFT))&amp;LCDC_LGWPR_GWYP_MASK)</span></div>
<div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;<span class="preprocessor">#define LCDC_LGWPR_GWXP_MASK                     0x3FF0000u</span></div>
<div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;<span class="preprocessor">#define LCDC_LGWPR_GWXP_SHIFT                    16</span></div>
<div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;<span class="preprocessor">#define LCDC_LGWPR_GWXP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWPR_GWXP_SHIFT))&amp;LCDC_LGWPR_GWXP_MASK)</span></div>
<div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;<span class="comment">/* LGWCR Bit Fields */</span></div>
<div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKB_MASK                    0x3Fu</span></div>
<div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKB_SHIFT                   0</span></div>
<div class="line"><a name="l11209"></a><span class="lineno">11209</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWCR_GWCKB_SHIFT))&amp;LCDC_LGWCR_GWCKB_MASK)</span></div>
<div class="line"><a name="l11210"></a><span class="lineno">11210</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKG_MASK                    0xFC0u</span></div>
<div class="line"><a name="l11211"></a><span class="lineno">11211</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKG_SHIFT                   6</span></div>
<div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWCR_GWCKG_SHIFT))&amp;LCDC_LGWCR_GWCKG_MASK)</span></div>
<div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKR_MASK                    0x3F000u</span></div>
<div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKR_SHIFT                   12</span></div>
<div class="line"><a name="l11215"></a><span class="lineno">11215</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWCR_GWCKR_SHIFT))&amp;LCDC_LGWCR_GWCKR_MASK)</span></div>
<div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GW_RVS_MASK                   0x200000u</span></div>
<div class="line"><a name="l11217"></a><span class="lineno">11217</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GW_RVS_SHIFT                  21</span></div>
<div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWE_MASK                      0x400000u</span></div>
<div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWE_SHIFT                     22</span></div>
<div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKE_MASK                    0x800000u</span></div>
<div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWCKE_SHIFT                   23</span></div>
<div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWAV_MASK                     0xFF000000u</span></div>
<div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWAV_SHIFT                    24</span></div>
<div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;<span class="preprocessor">#define LCDC_LGWCR_GWAV(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWCR_GWAV_SHIFT))&amp;LCDC_LGWCR_GWAV_MASK)</span></div>
<div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="comment">/* LGWDCR Bit Fields */</span></div>
<div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR_GWTM_MASK                    0x7Fu</span></div>
<div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR_GWTM_SHIFT                   0</span></div>
<div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR_GWTM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWDCR_GWTM_SHIFT))&amp;LCDC_LGWDCR_GWTM_MASK)</span></div>
<div class="line"><a name="l11229"></a><span class="lineno">11229</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR_GWHM_MASK                    0x7F0000u</span></div>
<div class="line"><a name="l11230"></a><span class="lineno">11230</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR_GWHM_SHIFT                   16</span></div>
<div class="line"><a name="l11231"></a><span class="lineno">11231</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR_GWHM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LGWDCR_GWHM_SHIFT))&amp;LCDC_LGWDCR_GWHM_MASK)</span></div>
<div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR_GWBT_MASK                    0x80000000u</span></div>
<div class="line"><a name="l11233"></a><span class="lineno">11233</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR_GWBT_SHIFT                   31</span></div>
<div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;<span class="comment">/* LAUSCR Bit Fields */</span></div>
<div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AGWCKB_MASK                  0xFFu</span></div>
<div class="line"><a name="l11236"></a><span class="lineno">11236</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AGWCKB_SHIFT                 0</span></div>
<div class="line"><a name="l11237"></a><span class="lineno">11237</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AGWCKB(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LAUSCR_AGWCKB_SHIFT))&amp;LCDC_LAUSCR_AGWCKB_MASK)</span></div>
<div class="line"><a name="l11238"></a><span class="lineno">11238</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AGWCKG_MASK                  0xFF00u</span></div>
<div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AGWCKG_SHIFT                 8</span></div>
<div class="line"><a name="l11240"></a><span class="lineno">11240</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AGWCKG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LAUSCR_AGWCKG_SHIFT))&amp;LCDC_LAUSCR_AGWCKG_MASK)</span></div>
<div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AGWCKR_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AGWCKR_SHIFT                 16</span></div>
<div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AGWCKR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LAUSCR_AGWCKR_SHIFT))&amp;LCDC_LAUSCR_AGWCKR_MASK)</span></div>
<div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AUS_Mode_MASK                0x80000000u</span></div>
<div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR_AUS_Mode_SHIFT               31</span></div>
<div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;<span class="comment">/* LAUSCCR Bit Fields */</span></div>
<div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_ACUR_COL_B_MASK             0xFFu</span></div>
<div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_ACUR_COL_B_SHIFT            0</span></div>
<div class="line"><a name="l11249"></a><span class="lineno">11249</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_ACUR_COL_B(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LAUSCCR_ACUR_COL_B_SHIFT))&amp;LCDC_LAUSCCR_ACUR_COL_B_MASK)</span></div>
<div class="line"><a name="l11250"></a><span class="lineno">11250</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_ACUR_COL_G_MASK             0xFF00u</span></div>
<div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_ACUR_COL_G_SHIFT            8</span></div>
<div class="line"><a name="l11252"></a><span class="lineno">11252</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_ACUR_COL_G(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LAUSCCR_ACUR_COL_G_SHIFT))&amp;LCDC_LAUSCCR_ACUR_COL_G_MASK)</span></div>
<div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_ACUR_COL_R_MASK             0xFF0000u</span></div>
<div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_ACUR_COL_R_SHIFT            16</span></div>
<div class="line"><a name="l11255"></a><span class="lineno">11255</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR_ACUR_COL_R(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;LCDC_LAUSCCR_ACUR_COL_R_SHIFT))&amp;LCDC_LAUSCCR_ACUR_COL_R_MASK)</span></div>
<div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160; <span class="comment">/* end of group LCDC_Register_Masks */</span></div>
<div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;</div>
<div class="line"><a name="l11261"></a><span class="lineno">11261</span>&#160;</div>
<div class="line"><a name="l11262"></a><span class="lineno">11262</span>&#160;<span class="comment">/* LCDC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l11264"></a><span class="lineno"><a class="line" href="group___l_c_d_c___peripheral.html#ga87dd9b3292c2c039290038a24dda01c4">11264</a></span>&#160;<span class="preprocessor">#define LCDC_BASE_PTR                            ((LCDC_MemMapPtr)0x400B6000u)</span></div>
<div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160;</div>
<div class="line"><a name="l11266"></a><span class="lineno"><a class="line" href="group___l_c_d_c___peripheral.html#ga82f1fb1d895768e620108f8fd5ab276a">11266</a></span>&#160;<span class="preprocessor">#define LCDC_BASE_PTRS                           { LCDC_BASE_PTR }</span></div>
<div class="line"><a name="l11267"></a><span class="lineno">11267</span>&#160;</div>
<div class="line"><a name="l11268"></a><span class="lineno">11268</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;<span class="comment">   -- LCDC - Register accessor macros</span></div>
<div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;</div>
<div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;<span class="comment">/* LCDC - Register instance definitions */</span></div>
<div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;<span class="comment">/* LCDC */</span></div>
<div class="line"><a name="l11280"></a><span class="lineno">11280</span>&#160;<span class="preprocessor">#define LCDC_LSSAR                               LCDC_LSSAR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;<span class="preprocessor">#define LCDC_LSR                                 LCDC_LSR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;<span class="preprocessor">#define LCDC_LVPWR                               LCDC_LVPWR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11283"></a><span class="lineno">11283</span>&#160;<span class="preprocessor">#define LCDC_LCPR                                LCDC_LCPR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;<span class="preprocessor">#define LCDC_LCWHB                               LCDC_LCWHB_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11285"></a><span class="lineno">11285</span>&#160;<span class="preprocessor">#define LCDC_LCCMR                               LCDC_LCCMR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11286"></a><span class="lineno">11286</span>&#160;<span class="preprocessor">#define LCDC_LPCR                                LCDC_LPCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11287"></a><span class="lineno">11287</span>&#160;<span class="preprocessor">#define LCDC_LHCR                                LCDC_LHCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11288"></a><span class="lineno">11288</span>&#160;<span class="preprocessor">#define LCDC_LVCR                                LCDC_LVCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="preprocessor">#define LCDC_LPOR                                LCDC_LPOR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;<span class="preprocessor">#define LCDC_LPCCR                               LCDC_LPCCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11291"></a><span class="lineno">11291</span>&#160;<span class="preprocessor">#define LCDC_LDCR                                LCDC_LDCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11292"></a><span class="lineno">11292</span>&#160;<span class="preprocessor">#define LCDC_LRMCR                               LCDC_LRMCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11293"></a><span class="lineno">11293</span>&#160;<span class="preprocessor">#define LCDC_LICR                                LCDC_LICR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11294"></a><span class="lineno">11294</span>&#160;<span class="preprocessor">#define LCDC_LIER                                LCDC_LIER_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11295"></a><span class="lineno">11295</span>&#160;<span class="preprocessor">#define LCDC_LISR                                LCDC_LISR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;<span class="preprocessor">#define LCDC_LGWSAR                              LCDC_LGWSAR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;<span class="preprocessor">#define LCDC_LGWSR                               LCDC_LGWSR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="preprocessor">#define LCDC_LGWVPWR                             LCDC_LGWVPWR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;<span class="preprocessor">#define LCDC_LGWPOR                              LCDC_LGWPOR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11300"></a><span class="lineno">11300</span>&#160;<span class="preprocessor">#define LCDC_LGWPR                               LCDC_LGWPR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;<span class="preprocessor">#define LCDC_LGWCR                               LCDC_LGWCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11302"></a><span class="lineno">11302</span>&#160;<span class="preprocessor">#define LCDC_LGWDCR                              LCDC_LGWDCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11303"></a><span class="lineno">11303</span>&#160;<span class="preprocessor">#define LCDC_LAUSCR                              LCDC_LAUSCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11304"></a><span class="lineno">11304</span>&#160;<span class="preprocessor">#define LCDC_LAUSCCR                             LCDC_LAUSCCR_REG(LCDC_BASE_PTR)</span></div>
<div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160; <span class="comment">/* end of group LCDC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l11309"></a><span class="lineno">11309</span>&#160;</div>
<div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160; <span class="comment">/* end of group LCDC_Peripheral */</span></div>
<div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;</div>
<div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;</div>
<div class="line"><a name="l11316"></a><span class="lineno">11316</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11317"></a><span class="lineno">11317</span>&#160;<span class="comment">   -- LLWU</span></div>
<div class="line"><a name="l11318"></a><span class="lineno">11318</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11319"></a><span class="lineno">11319</span>&#160;</div>
<div class="line"><a name="l11326"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html">11326</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_l_w_u___mem_map.html">LLWU_MemMap</a> {</div>
<div class="line"><a name="l11327"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#abb0c4dd1142a84dc991e6dda4a8381d6">11327</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#abb0c4dd1142a84dc991e6dda4a8381d6">PE1</a>;                                     </div>
<div class="line"><a name="l11328"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a53d86f5153bce17f9927472da4fade5a">11328</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a53d86f5153bce17f9927472da4fade5a">PE2</a>;                                     </div>
<div class="line"><a name="l11329"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a96a722e1ae66ee87b88407ef622cf243">11329</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a96a722e1ae66ee87b88407ef622cf243">PE3</a>;                                     </div>
<div class="line"><a name="l11330"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a61ec3534039e161c5c71ea7f290f23d5">11330</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a61ec3534039e161c5c71ea7f290f23d5">PE4</a>;                                     </div>
<div class="line"><a name="l11331"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#ae8dea688fae93c1a5f9dd22b70cdc5cf">11331</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#ae8dea688fae93c1a5f9dd22b70cdc5cf">ME</a>;                                      </div>
<div class="line"><a name="l11332"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#acb7ec83bb70ec1313cd2e0682b1ee75c">11332</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#acb7ec83bb70ec1313cd2e0682b1ee75c">F1</a>;                                      </div>
<div class="line"><a name="l11333"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a108405432abc40a34ccbb2c0d7ecfdb4">11333</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a108405432abc40a34ccbb2c0d7ecfdb4">F2</a>;                                      </div>
<div class="line"><a name="l11334"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a47d12785dc2fc2afa376e2398c7619f1">11334</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a47d12785dc2fc2afa376e2398c7619f1">F3</a>;                                      </div>
<div class="line"><a name="l11335"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a80ad19326e9bf7209c71d7955e4ef044">11335</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a80ad19326e9bf7209c71d7955e4ef044">FILT1</a>;                                   </div>
<div class="line"><a name="l11336"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a84fdf2d8e40d91c4ad620512aaca152b">11336</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a84fdf2d8e40d91c4ad620512aaca152b">FILT2</a>;                                   </div>
<div class="line"><a name="l11337"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#a95c7e36f114e8ac7f235ad8ef335f1cf">11337</a></span>&#160;  uint8_t <a class="code" href="struct_l_l_w_u___mem_map.html#a95c7e36f114e8ac7f235ad8ef335f1cf">RST</a>;                                     </div>
<div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186">LLWU_MemMapPtr</a>;</div>
<div class="line"><a name="l11339"></a><span class="lineno">11339</span>&#160;</div>
<div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div>
<div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;</div>
<div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="comment">/* LLWU - Register accessors */</span></div>
<div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;<span class="preprocessor">#define LLWU_PE1_REG(base)                       ((base)-&gt;PE1)</span></div>
<div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;<span class="preprocessor">#define LLWU_PE2_REG(base)                       ((base)-&gt;PE2)</span></div>
<div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;<span class="preprocessor">#define LLWU_PE3_REG(base)                       ((base)-&gt;PE3)</span></div>
<div class="line"><a name="l11354"></a><span class="lineno">11354</span>&#160;<span class="preprocessor">#define LLWU_PE4_REG(base)                       ((base)-&gt;PE4)</span></div>
<div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;<span class="preprocessor">#define LLWU_ME_REG(base)                        ((base)-&gt;ME)</span></div>
<div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;<span class="preprocessor">#define LLWU_F1_REG(base)                        ((base)-&gt;F1)</span></div>
<div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="preprocessor">#define LLWU_F2_REG(base)                        ((base)-&gt;F2)</span></div>
<div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160;<span class="preprocessor">#define LLWU_F3_REG(base)                        ((base)-&gt;F3)</span></div>
<div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;<span class="preprocessor">#define LLWU_FILT1_REG(base)                     ((base)-&gt;FILT1)</span></div>
<div class="line"><a name="l11360"></a><span class="lineno">11360</span>&#160;<span class="preprocessor">#define LLWU_FILT2_REG(base)                     ((base)-&gt;FILT2)</span></div>
<div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="preprocessor">#define LLWU_RST_REG(base)                       ((base)-&gt;RST)</span></div>
<div class="line"><a name="l11362"></a><span class="lineno">11362</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l11366"></a><span class="lineno">11366</span>&#160;</div>
<div class="line"><a name="l11367"></a><span class="lineno">11367</span>&#160;</div>
<div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11369"></a><span class="lineno">11369</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div>
<div class="line"><a name="l11370"></a><span class="lineno">11370</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11371"></a><span class="lineno">11371</span>&#160;</div>
<div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div>
<div class="line"><a name="l11378"></a><span class="lineno">11378</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div>
<div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div>
<div class="line"><a name="l11380"></a><span class="lineno">11380</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div>
<div class="line"><a name="l11381"></a><span class="lineno">11381</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div>
<div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div>
<div class="line"><a name="l11383"></a><span class="lineno">11383</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div>
<div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div>
<div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div>
<div class="line"><a name="l11386"></a><span class="lineno">11386</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div>
<div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div>
<div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div>
<div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div>
<div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div>
<div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div>
<div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div>
<div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div>
<div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div>
<div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div>
<div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div>
<div class="line"><a name="l11397"></a><span class="lineno">11397</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div>
<div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div>
<div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div>
<div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div>
<div class="line"><a name="l11401"></a><span class="lineno">11401</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div>
<div class="line"><a name="l11402"></a><span class="lineno">11402</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div>
<div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div>
<div class="line"><a name="l11404"></a><span class="lineno">11404</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div>
<div class="line"><a name="l11405"></a><span class="lineno">11405</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div>
<div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div>
<div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div>
<div class="line"><a name="l11408"></a><span class="lineno">11408</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div>
<div class="line"><a name="l11409"></a><span class="lineno">11409</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div>
<div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div>
<div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div>
<div class="line"><a name="l11412"></a><span class="lineno">11412</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div>
<div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div>
<div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div>
<div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div>
<div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div>
<div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div>
<div class="line"><a name="l11418"></a><span class="lineno">11418</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div>
<div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div>
<div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div>
<div class="line"><a name="l11421"></a><span class="lineno">11421</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div>
<div class="line"><a name="l11422"></a><span class="lineno">11422</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div>
<div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div>
<div class="line"><a name="l11424"></a><span class="lineno">11424</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div>
<div class="line"><a name="l11425"></a><span class="lineno">11425</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div>
<div class="line"><a name="l11426"></a><span class="lineno">11426</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div>
<div class="line"><a name="l11427"></a><span class="lineno">11427</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div>
<div class="line"><a name="l11428"></a><span class="lineno">11428</span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div>
<div class="line"><a name="l11429"></a><span class="lineno">11429</span>&#160;<span class="comment">/* ME Bit Fields */</span></div>
<div class="line"><a name="l11430"></a><span class="lineno">11430</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div>
<div class="line"><a name="l11431"></a><span class="lineno">11431</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div>
<div class="line"><a name="l11432"></a><span class="lineno">11432</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div>
<div class="line"><a name="l11433"></a><span class="lineno">11433</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div>
<div class="line"><a name="l11434"></a><span class="lineno">11434</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div>
<div class="line"><a name="l11435"></a><span class="lineno">11435</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div>
<div class="line"><a name="l11436"></a><span class="lineno">11436</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div>
<div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div>
<div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div>
<div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div>
<div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div>
<div class="line"><a name="l11441"></a><span class="lineno">11441</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div>
<div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div>
<div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div>
<div class="line"><a name="l11444"></a><span class="lineno">11444</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div>
<div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div>
<div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div>
<div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div>
<div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div>
<div class="line"><a name="l11449"></a><span class="lineno">11449</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div>
<div class="line"><a name="l11450"></a><span class="lineno">11450</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div>
<div class="line"><a name="l11451"></a><span class="lineno">11451</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div>
<div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div>
<div class="line"><a name="l11453"></a><span class="lineno">11453</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div>
<div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div>
<div class="line"><a name="l11455"></a><span class="lineno">11455</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div>
<div class="line"><a name="l11456"></a><span class="lineno">11456</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div>
<div class="line"><a name="l11457"></a><span class="lineno">11457</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div>
<div class="line"><a name="l11458"></a><span class="lineno">11458</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div>
<div class="line"><a name="l11459"></a><span class="lineno">11459</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div>
<div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div>
<div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div>
<div class="line"><a name="l11462"></a><span class="lineno">11462</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div>
<div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div>
<div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div>
<div class="line"><a name="l11465"></a><span class="lineno">11465</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div>
<div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div>
<div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div>
<div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div>
<div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div>
<div class="line"><a name="l11470"></a><span class="lineno">11470</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div>
<div class="line"><a name="l11471"></a><span class="lineno">11471</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div>
<div class="line"><a name="l11472"></a><span class="lineno">11472</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div>
<div class="line"><a name="l11473"></a><span class="lineno">11473</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div>
<div class="line"><a name="l11474"></a><span class="lineno">11474</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div>
<div class="line"><a name="l11475"></a><span class="lineno">11475</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div>
<div class="line"><a name="l11476"></a><span class="lineno">11476</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div>
<div class="line"><a name="l11477"></a><span class="lineno">11477</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div>
<div class="line"><a name="l11478"></a><span class="lineno">11478</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div>
<div class="line"><a name="l11479"></a><span class="lineno">11479</span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div>
<div class="line"><a name="l11480"></a><span class="lineno">11480</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div>
<div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div>
<div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div>
<div class="line"><a name="l11483"></a><span class="lineno">11483</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div>
<div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div>
<div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div>
<div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div>
<div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div>
<div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div>
<div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div>
<div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div>
<div class="line"><a name="l11491"></a><span class="lineno">11491</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div>
<div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div>
<div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div>
<div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div>
<div class="line"><a name="l11495"></a><span class="lineno">11495</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div>
<div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div>
<div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160;<span class="comment">/* FILT1 Bit Fields */</span></div>
<div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div>
<div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div>
<div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div>
<div class="line"><a name="l11501"></a><span class="lineno">11501</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div>
<div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div>
<div class="line"><a name="l11503"></a><span class="lineno">11503</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div>
<div class="line"><a name="l11504"></a><span class="lineno">11504</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div>
<div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div>
<div class="line"><a name="l11506"></a><span class="lineno">11506</span>&#160;<span class="comment">/* FILT2 Bit Fields */</span></div>
<div class="line"><a name="l11507"></a><span class="lineno">11507</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div>
<div class="line"><a name="l11508"></a><span class="lineno">11508</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div>
<div class="line"><a name="l11509"></a><span class="lineno">11509</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div>
<div class="line"><a name="l11510"></a><span class="lineno">11510</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div>
<div class="line"><a name="l11511"></a><span class="lineno">11511</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div>
<div class="line"><a name="l11512"></a><span class="lineno">11512</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div>
<div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div>
<div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div>
<div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;<span class="comment">/* RST Bit Fields */</span></div>
<div class="line"><a name="l11516"></a><span class="lineno">11516</span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_MASK                    0x1u</span></div>
<div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;<span class="preprocessor">#define LLWU_RST_RSTFILT_SHIFT                   0</span></div>
<div class="line"><a name="l11518"></a><span class="lineno">11518</span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_MASK                     0x2u</span></div>
<div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;<span class="preprocessor">#define LLWU_RST_LLRSTE_SHIFT                    1</span></div>
<div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div>
<div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;</div>
<div class="line"><a name="l11525"></a><span class="lineno">11525</span>&#160;</div>
<div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l11528"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral.html#ga89c97b9e8756088cb3d8617c022ae6ac">11528</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                            ((LLWU_MemMapPtr)0x4007C000u)</span></div>
<div class="line"><a name="l11529"></a><span class="lineno">11529</span>&#160;</div>
<div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral.html#ga4826d688973513cc02a2f1d4f67c336b">11530</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU_BASE_PTR }</span></div>
<div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;</div>
<div class="line"><a name="l11532"></a><span class="lineno">11532</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div>
<div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11535"></a><span class="lineno">11535</span>&#160;</div>
<div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="comment">/* LLWU - Register instance definitions */</span></div>
<div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="comment">/* LLWU */</span></div>
<div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160;<span class="preprocessor">#define LLWU_PE1                                 LLWU_PE1_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11545"></a><span class="lineno">11545</span>&#160;<span class="preprocessor">#define LLWU_PE2                                 LLWU_PE2_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11546"></a><span class="lineno">11546</span>&#160;<span class="preprocessor">#define LLWU_PE3                                 LLWU_PE3_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11547"></a><span class="lineno">11547</span>&#160;<span class="preprocessor">#define LLWU_PE4                                 LLWU_PE4_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11548"></a><span class="lineno">11548</span>&#160;<span class="preprocessor">#define LLWU_ME                                  LLWU_ME_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;<span class="preprocessor">#define LLWU_F1                                  LLWU_F1_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11550"></a><span class="lineno">11550</span>&#160;<span class="preprocessor">#define LLWU_F2                                  LLWU_F2_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;<span class="preprocessor">#define LLWU_F3                                  LLWU_F3_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11552"></a><span class="lineno">11552</span>&#160;<span class="preprocessor">#define LLWU_FILT1                               LLWU_FILT1_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11553"></a><span class="lineno">11553</span>&#160;<span class="preprocessor">#define LLWU_FILT2                               LLWU_FILT2_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160;<span class="preprocessor">#define LLWU_RST                                 LLWU_RST_REG(LLWU_BASE_PTR)</span></div>
<div class="line"><a name="l11555"></a><span class="lineno">11555</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l11559"></a><span class="lineno">11559</span>&#160;</div>
<div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160; <span class="comment">/* end of group LLWU_Peripheral */</span></div>
<div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;</div>
<div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;</div>
<div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;<span class="comment">   -- LMEM</span></div>
<div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;</div>
<div class="line"><a name="l11576"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html">11576</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_m_e_m___mem_map.html">LMEM_MemMap</a> {</div>
<div class="line"><a name="l11577"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#a6c1a7b2233d1c876439a885960f24960">11577</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#a6c1a7b2233d1c876439a885960f24960">PCCCR</a>;                                  </div>
<div class="line"><a name="l11578"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#ad88f5f6b11fe26dbd6065a1767e6f4df">11578</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#ad88f5f6b11fe26dbd6065a1767e6f4df">PCCLCR</a>;                                 </div>
<div class="line"><a name="l11579"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#a2580365cbac4d397893ac168db87fa4d">11579</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#a2580365cbac4d397893ac168db87fa4d">PCCSAR</a>;                                 </div>
<div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#a0dd1ccb32a70f4e5463d84acebc78cf0">11580</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#a0dd1ccb32a70f4e5463d84acebc78cf0">PCCCVR</a>;                                 </div>
<div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;  uint8_t RESERVED_0[16];</div>
<div class="line"><a name="l11582"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#afd9bb5dd96464953c7be37e55627192e">11582</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#afd9bb5dd96464953c7be37e55627192e">PCCRMR</a>;                                 </div>
<div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;  uint8_t RESERVED_1[2012];</div>
<div class="line"><a name="l11584"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#ad26f05e85cf69da9518f970a37bf8c39">11584</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#ad26f05e85cf69da9518f970a37bf8c39">PSCCR</a>;                                  </div>
<div class="line"><a name="l11585"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#a9002773a5254b5d1ebb9a46218ef21c4">11585</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#a9002773a5254b5d1ebb9a46218ef21c4">PSCLCR</a>;                                 </div>
<div class="line"><a name="l11586"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#ad54ebfe0c32863df5645bc4416dfe3dc">11586</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#ad54ebfe0c32863df5645bc4416dfe3dc">PSCSAR</a>;                                 </div>
<div class="line"><a name="l11587"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#a4d271cf6da70b234d27d64eae216d3b7">11587</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#a4d271cf6da70b234d27d64eae216d3b7">PSCCVR</a>;                                 </div>
<div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;  uint8_t RESERVED_2[16];</div>
<div class="line"><a name="l11589"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___mem_map.html#a06dad54d3dcb178443d2c9b0d5ae2496">11589</a></span>&#160;  uint32_t <a class="code" href="struct_l_m_e_m___mem_map.html#a06dad54d3dcb178443d2c9b0d5ae2496">PSCRMR</a>;                                 </div>
<div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_m_e_m___peripheral.html#gad8e02e2903502eea2a0cc497a0dde6d8">LMEM_MemMapPtr</a>;</div>
<div class="line"><a name="l11591"></a><span class="lineno">11591</span>&#160;</div>
<div class="line"><a name="l11592"></a><span class="lineno">11592</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11593"></a><span class="lineno">11593</span>&#160;<span class="comment">   -- LMEM - Register accessor macros</span></div>
<div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;</div>
<div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160;<span class="comment">/* LMEM - Register accessors */</span></div>
<div class="line"><a name="l11603"></a><span class="lineno">11603</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_REG(base)                     ((base)-&gt;PCCCR)</span></div>
<div class="line"><a name="l11604"></a><span class="lineno">11604</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_REG(base)                    ((base)-&gt;PCCLCR)</span></div>
<div class="line"><a name="l11605"></a><span class="lineno">11605</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_REG(base)                    ((base)-&gt;PCCSAR)</span></div>
<div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_REG(base)                    ((base)-&gt;PCCCVR)</span></div>
<div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_REG(base)                    ((base)-&gt;PCCRMR)</span></div>
<div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_REG(base)                     ((base)-&gt;PSCCR)</span></div>
<div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_REG(base)                    ((base)-&gt;PSCLCR)</span></div>
<div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;<span class="preprocessor">#define LMEM_PSCSAR_REG(base)                    ((base)-&gt;PSCSAR)</span></div>
<div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;<span class="preprocessor">#define LMEM_PSCCVR_REG(base)                    ((base)-&gt;PSCCVR)</span></div>
<div class="line"><a name="l11612"></a><span class="lineno">11612</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_REG(base)                    ((base)-&gt;PSCRMR)</span></div>
<div class="line"><a name="l11613"></a><span class="lineno">11613</span>&#160; <span class="comment">/* end of group LMEM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l11617"></a><span class="lineno">11617</span>&#160;</div>
<div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;</div>
<div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;<span class="comment">   -- LMEM Register Masks</span></div>
<div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;</div>
<div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;<span class="comment">/* PCCCR Bit Fields */</span></div>
<div class="line"><a name="l11629"></a><span class="lineno">11629</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_MASK                  0x1u</span></div>
<div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_SHIFT                 0</span></div>
<div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENWRBUF_MASK                  0x2u</span></div>
<div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENWRBUF_SHIFT                 1</span></div>
<div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_MASK                    0x1000000u</span></div>
<div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_SHIFT                   24</span></div>
<div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_MASK                   0x2000000u</span></div>
<div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_SHIFT                  25</span></div>
<div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_MASK                    0x4000000u</span></div>
<div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_SHIFT                   26</span></div>
<div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_MASK                   0x8000000u</span></div>
<div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_SHIFT                  27</span></div>
<div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_MASK                       0x80000000u</span></div>
<div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_SHIFT                      31</span></div>
<div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;<span class="comment">/* PCCLCR Bit Fields */</span></div>
<div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_SHIFT                    0</span></div>
<div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_MASK               0xFFCu</span></div>
<div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_SHIFT              2</span></div>
<div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_CACHEADDR_SHIFT))&amp;LMEM_PCCLCR_CACHEADDR_MASK)</span></div>
<div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_MASK                    0x4000u</span></div>
<div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_SHIFT                   14</span></div>
<div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_MASK                   0x10000u</span></div>
<div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_SHIFT                  16</span></div>
<div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_MASK                   0x100000u</span></div>
<div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_SHIFT                  20</span></div>
<div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_MASK                   0x200000u</span></div>
<div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_SHIFT                  21</span></div>
<div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_MASK                   0x400000u</span></div>
<div class="line"><a name="l11658"></a><span class="lineno">11658</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_SHIFT                  22</span></div>
<div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_MASK                    0x3000000u</span></div>
<div class="line"><a name="l11660"></a><span class="lineno">11660</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_SHIFT                   24</span></div>
<div class="line"><a name="l11661"></a><span class="lineno">11661</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCMD_SHIFT))&amp;LMEM_PCCLCR_LCMD_MASK)</span></div>
<div class="line"><a name="l11662"></a><span class="lineno">11662</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_MASK                  0x4000000u</span></div>
<div class="line"><a name="l11663"></a><span class="lineno">11663</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_SHIFT                 26</span></div>
<div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_MASK                    0x8000000u</span></div>
<div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_SHIFT                   27</span></div>
<div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;<span class="comment">/* PCCSAR Bit Fields */</span></div>
<div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l11668"></a><span class="lineno">11668</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_SHIFT                    0</span></div>
<div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_MASK                 0xFFFFFFFCu</span></div>
<div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_SHIFT                2</span></div>
<div class="line"><a name="l11671"></a><span class="lineno">11671</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCSAR_PHYADDR_SHIFT))&amp;LMEM_PCCSAR_PHYADDR_MASK)</span></div>
<div class="line"><a name="l11672"></a><span class="lineno">11672</span>&#160;<span class="comment">/* PCCCVR Bit Fields */</span></div>
<div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_SHIFT                   0</span></div>
<div class="line"><a name="l11675"></a><span class="lineno">11675</span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCVR_DATA_SHIFT))&amp;LMEM_PCCCVR_DATA_MASK)</span></div>
<div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;<span class="comment">/* PCCRMR Bit Fields */</span></div>
<div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_MASK                     0x3u</span></div>
<div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_SHIFT                    0</span></div>
<div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R15_SHIFT))&amp;LMEM_PCCRMR_R15_MASK)</span></div>
<div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_MASK                     0xCu</span></div>
<div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_SHIFT                    2</span></div>
<div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R14_SHIFT))&amp;LMEM_PCCRMR_R14_MASK)</span></div>
<div class="line"><a name="l11683"></a><span class="lineno">11683</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_MASK                     0x30u</span></div>
<div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_SHIFT                    4</span></div>
<div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R13_SHIFT))&amp;LMEM_PCCRMR_R13_MASK)</span></div>
<div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_MASK                     0xC0u</span></div>
<div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_SHIFT                    6</span></div>
<div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R12_SHIFT))&amp;LMEM_PCCRMR_R12_MASK)</span></div>
<div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_MASK                     0x300u</span></div>
<div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_SHIFT                    8</span></div>
<div class="line"><a name="l11691"></a><span class="lineno">11691</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R11_SHIFT))&amp;LMEM_PCCRMR_R11_MASK)</span></div>
<div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_MASK                     0xC00u</span></div>
<div class="line"><a name="l11693"></a><span class="lineno">11693</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_SHIFT                    10</span></div>
<div class="line"><a name="l11694"></a><span class="lineno">11694</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R10_SHIFT))&amp;LMEM_PCCRMR_R10_MASK)</span></div>
<div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_MASK                      0x3000u</span></div>
<div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_SHIFT                     12</span></div>
<div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R9_SHIFT))&amp;LMEM_PCCRMR_R9_MASK)</span></div>
<div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_MASK                      0xC000u</span></div>
<div class="line"><a name="l11699"></a><span class="lineno">11699</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_SHIFT                     14</span></div>
<div class="line"><a name="l11700"></a><span class="lineno">11700</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R8_SHIFT))&amp;LMEM_PCCRMR_R8_MASK)</span></div>
<div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_MASK                      0x30000u</span></div>
<div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_SHIFT                     16</span></div>
<div class="line"><a name="l11703"></a><span class="lineno">11703</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R7_SHIFT))&amp;LMEM_PCCRMR_R7_MASK)</span></div>
<div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_MASK                      0xC0000u</span></div>
<div class="line"><a name="l11705"></a><span class="lineno">11705</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_SHIFT                     18</span></div>
<div class="line"><a name="l11706"></a><span class="lineno">11706</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R6_SHIFT))&amp;LMEM_PCCRMR_R6_MASK)</span></div>
<div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_MASK                      0x300000u</span></div>
<div class="line"><a name="l11708"></a><span class="lineno">11708</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_SHIFT                     20</span></div>
<div class="line"><a name="l11709"></a><span class="lineno">11709</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R5_SHIFT))&amp;LMEM_PCCRMR_R5_MASK)</span></div>
<div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_MASK                      0xC00000u</span></div>
<div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_SHIFT                     22</span></div>
<div class="line"><a name="l11712"></a><span class="lineno">11712</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R4_SHIFT))&amp;LMEM_PCCRMR_R4_MASK)</span></div>
<div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_MASK                      0x3000000u</span></div>
<div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_SHIFT                     24</span></div>
<div class="line"><a name="l11715"></a><span class="lineno">11715</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R3_SHIFT))&amp;LMEM_PCCRMR_R3_MASK)</span></div>
<div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_MASK                      0xC000000u</span></div>
<div class="line"><a name="l11717"></a><span class="lineno">11717</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_SHIFT                     26</span></div>
<div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R2_SHIFT))&amp;LMEM_PCCRMR_R2_MASK)</span></div>
<div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_MASK                      0x30000000u</span></div>
<div class="line"><a name="l11720"></a><span class="lineno">11720</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_SHIFT                     28</span></div>
<div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R1_SHIFT))&amp;LMEM_PCCRMR_R1_MASK)</span></div>
<div class="line"><a name="l11722"></a><span class="lineno">11722</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_SHIFT                     30</span></div>
<div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R0_SHIFT))&amp;LMEM_PCCRMR_R0_MASK)</span></div>
<div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;<span class="comment">/* PSCCR Bit Fields */</span></div>
<div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_ENCACHE_MASK                  0x1u</span></div>
<div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_ENCACHE_SHIFT                 0</span></div>
<div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_ENWRBUF_MASK                  0x2u</span></div>
<div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_ENWRBUF_SHIFT                 1</span></div>
<div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_INVW0_MASK                    0x1000000u</span></div>
<div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_INVW0_SHIFT                   24</span></div>
<div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_PUSHW0_MASK                   0x2000000u</span></div>
<div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_PUSHW0_SHIFT                  25</span></div>
<div class="line"><a name="l11734"></a><span class="lineno">11734</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_INVW1_MASK                    0x4000000u</span></div>
<div class="line"><a name="l11735"></a><span class="lineno">11735</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_INVW1_SHIFT                   26</span></div>
<div class="line"><a name="l11736"></a><span class="lineno">11736</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_PUSHW1_MASK                   0x8000000u</span></div>
<div class="line"><a name="l11737"></a><span class="lineno">11737</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_PUSHW1_SHIFT                  27</span></div>
<div class="line"><a name="l11738"></a><span class="lineno">11738</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_GO_MASK                       0x80000000u</span></div>
<div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;<span class="preprocessor">#define LMEM_PSCCR_GO_SHIFT                      31</span></div>
<div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="comment">/* PSCLCR Bit Fields */</span></div>
<div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LGO_SHIFT                    0</span></div>
<div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_CACHEADDR_MASK               0xFFCu</span></div>
<div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_CACHEADDR_SHIFT              2</span></div>
<div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_CACHEADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCLCR_CACHEADDR_SHIFT))&amp;LMEM_PSCLCR_CACHEADDR_MASK)</span></div>
<div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_WSEL_MASK                    0x4000u</span></div>
<div class="line"><a name="l11747"></a><span class="lineno">11747</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_WSEL_SHIFT                   14</span></div>
<div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_TDSEL_MASK                   0x10000u</span></div>
<div class="line"><a name="l11749"></a><span class="lineno">11749</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_TDSEL_SHIFT                  16</span></div>
<div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LCIVB_MASK                   0x100000u</span></div>
<div class="line"><a name="l11751"></a><span class="lineno">11751</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LCIVB_SHIFT                  20</span></div>
<div class="line"><a name="l11752"></a><span class="lineno">11752</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LCIMB_MASK                   0x200000u</span></div>
<div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LCIMB_SHIFT                  21</span></div>
<div class="line"><a name="l11754"></a><span class="lineno">11754</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LCWAY_MASK                   0x400000u</span></div>
<div class="line"><a name="l11755"></a><span class="lineno">11755</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LCWAY_SHIFT                  22</span></div>
<div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LCMD_MASK                    0x3000000u</span></div>
<div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LCMD_SHIFT                   24</span></div>
<div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LCMD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCLCR_LCMD_SHIFT))&amp;LMEM_PSCLCR_LCMD_MASK)</span></div>
<div class="line"><a name="l11759"></a><span class="lineno">11759</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LADSEL_MASK                  0x4000000u</span></div>
<div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LADSEL_SHIFT                 26</span></div>
<div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LACC_MASK                    0x8000000u</span></div>
<div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR_LACC_SHIFT                   27</span></div>
<div class="line"><a name="l11763"></a><span class="lineno">11763</span>&#160;<span class="comment">/* PSCSAR Bit Fields */</span></div>
<div class="line"><a name="l11764"></a><span class="lineno">11764</span>&#160;<span class="preprocessor">#define LMEM_PSCSAR_LGO_MASK                     0x1u</span></div>
<div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;<span class="preprocessor">#define LMEM_PSCSAR_LGO_SHIFT                    0</span></div>
<div class="line"><a name="l11766"></a><span class="lineno">11766</span>&#160;<span class="preprocessor">#define LMEM_PSCSAR_PHYADDR_MASK                 0xFFFFFFFCu</span></div>
<div class="line"><a name="l11767"></a><span class="lineno">11767</span>&#160;<span class="preprocessor">#define LMEM_PSCSAR_PHYADDR_SHIFT                2</span></div>
<div class="line"><a name="l11768"></a><span class="lineno">11768</span>&#160;<span class="preprocessor">#define LMEM_PSCSAR_PHYADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCSAR_PHYADDR_SHIFT))&amp;LMEM_PSCSAR_PHYADDR_MASK)</span></div>
<div class="line"><a name="l11769"></a><span class="lineno">11769</span>&#160;<span class="comment">/* PSCCVR Bit Fields */</span></div>
<div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;<span class="preprocessor">#define LMEM_PSCCVR_DATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="preprocessor">#define LMEM_PSCCVR_DATA_SHIFT                   0</span></div>
<div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="preprocessor">#define LMEM_PSCCVR_DATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCCVR_DATA_SHIFT))&amp;LMEM_PSCCVR_DATA_MASK)</span></div>
<div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;<span class="comment">/* PSCRMR Bit Fields */</span></div>
<div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R15_MASK                     0x3u</span></div>
<div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R15_SHIFT                    0</span></div>
<div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R15(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R15_SHIFT))&amp;LMEM_PSCRMR_R15_MASK)</span></div>
<div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R14_MASK                     0xCu</span></div>
<div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R14_SHIFT                    2</span></div>
<div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R14(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R14_SHIFT))&amp;LMEM_PSCRMR_R14_MASK)</span></div>
<div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R13_MASK                     0x30u</span></div>
<div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R13_SHIFT                    4</span></div>
<div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R13(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R13_SHIFT))&amp;LMEM_PSCRMR_R13_MASK)</span></div>
<div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R12_MASK                     0xC0u</span></div>
<div class="line"><a name="l11784"></a><span class="lineno">11784</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R12_SHIFT                    6</span></div>
<div class="line"><a name="l11785"></a><span class="lineno">11785</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R12(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R12_SHIFT))&amp;LMEM_PSCRMR_R12_MASK)</span></div>
<div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R11_MASK                     0x300u</span></div>
<div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R11_SHIFT                    8</span></div>
<div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R11(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R11_SHIFT))&amp;LMEM_PSCRMR_R11_MASK)</span></div>
<div class="line"><a name="l11789"></a><span class="lineno">11789</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R10_MASK                     0xC00u</span></div>
<div class="line"><a name="l11790"></a><span class="lineno">11790</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R10_SHIFT                    10</span></div>
<div class="line"><a name="l11791"></a><span class="lineno">11791</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R10_SHIFT))&amp;LMEM_PSCRMR_R10_MASK)</span></div>
<div class="line"><a name="l11792"></a><span class="lineno">11792</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R9_MASK                      0x3000u</span></div>
<div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R9_SHIFT                     12</span></div>
<div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R9(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R9_SHIFT))&amp;LMEM_PSCRMR_R9_MASK)</span></div>
<div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R8_MASK                      0xC000u</span></div>
<div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R8_SHIFT                     14</span></div>
<div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R8_SHIFT))&amp;LMEM_PSCRMR_R8_MASK)</span></div>
<div class="line"><a name="l11798"></a><span class="lineno">11798</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R7_MASK                      0x30000u</span></div>
<div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R7_SHIFT                     16</span></div>
<div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R7_SHIFT))&amp;LMEM_PSCRMR_R7_MASK)</span></div>
<div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R6_MASK                      0xC0000u</span></div>
<div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R6_SHIFT                     18</span></div>
<div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R6_SHIFT))&amp;LMEM_PSCRMR_R6_MASK)</span></div>
<div class="line"><a name="l11804"></a><span class="lineno">11804</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R5_MASK                      0x300000u</span></div>
<div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R5_SHIFT                     20</span></div>
<div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R5_SHIFT))&amp;LMEM_PSCRMR_R5_MASK)</span></div>
<div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R4_MASK                      0xC00000u</span></div>
<div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R4_SHIFT                     22</span></div>
<div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R4_SHIFT))&amp;LMEM_PSCRMR_R4_MASK)</span></div>
<div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R3_MASK                      0x3000000u</span></div>
<div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R3_SHIFT                     24</span></div>
<div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R3_SHIFT))&amp;LMEM_PSCRMR_R3_MASK)</span></div>
<div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R2_MASK                      0xC000000u</span></div>
<div class="line"><a name="l11814"></a><span class="lineno">11814</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R2_SHIFT                     26</span></div>
<div class="line"><a name="l11815"></a><span class="lineno">11815</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R2_SHIFT))&amp;LMEM_PSCRMR_R2_MASK)</span></div>
<div class="line"><a name="l11816"></a><span class="lineno">11816</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R1_MASK                      0x30000000u</span></div>
<div class="line"><a name="l11817"></a><span class="lineno">11817</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R1_SHIFT                     28</span></div>
<div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R1_SHIFT))&amp;LMEM_PSCRMR_R1_MASK)</span></div>
<div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R0_MASK                      0xC0000000u</span></div>
<div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R0_SHIFT                     30</span></div>
<div class="line"><a name="l11821"></a><span class="lineno">11821</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR_R0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PSCRMR_R0_SHIFT))&amp;LMEM_PSCRMR_R0_MASK)</span></div>
<div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160; <span class="comment">/* end of group LMEM_Register_Masks */</span></div>
<div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;</div>
<div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;</div>
<div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="comment">/* LMEM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l11830"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral.html#ga1666dc97b6d56a81369b43b1ee4ae240">11830</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_PTR                            ((LMEM_MemMapPtr)0xE0082000u)</span></div>
<div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;</div>
<div class="line"><a name="l11832"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral.html#ga3b8cec218a8a57a762a94905faf149b4">11832</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_PTRS                           { LMEM_BASE_PTR }</span></div>
<div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;</div>
<div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="comment">   -- LMEM - Register accessor macros</span></div>
<div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;</div>
<div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;<span class="comment">/* LMEM - Register instance definitions */</span></div>
<div class="line"><a name="l11845"></a><span class="lineno">11845</span>&#160;<span class="comment">/* LMEM */</span></div>
<div class="line"><a name="l11846"></a><span class="lineno">11846</span>&#160;<span class="preprocessor">#define LMEM_PCCCR                               LMEM_PCCCR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR                              LMEM_PCCLCR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR                              LMEM_PCCSAR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11849"></a><span class="lineno">11849</span>&#160;<span class="preprocessor">#define LMEM_PCCCVR                              LMEM_PCCCVR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR                              LMEM_PCCRMR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;<span class="preprocessor">#define LMEM_PSCCR                               LMEM_PSCCR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="preprocessor">#define LMEM_PSCLCR                              LMEM_PSCLCR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="preprocessor">#define LMEM_PSCSAR                              LMEM_PSCSAR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="preprocessor">#define LMEM_PSCCVR                              LMEM_PSCCVR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11855"></a><span class="lineno">11855</span>&#160;<span class="preprocessor">#define LMEM_PSCRMR                              LMEM_PSCRMR_REG(LMEM_BASE_PTR)</span></div>
<div class="line"><a name="l11856"></a><span class="lineno">11856</span>&#160; <span class="comment">/* end of group LMEM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;</div>
<div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160; <span class="comment">/* end of group LMEM_Peripheral */</span></div>
<div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;</div>
<div class="line"><a name="l11866"></a><span class="lineno">11866</span>&#160;</div>
<div class="line"><a name="l11867"></a><span class="lineno">11867</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;<span class="comment">   -- LPTMR</span></div>
<div class="line"><a name="l11869"></a><span class="lineno">11869</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;</div>
<div class="line"><a name="l11877"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html">11877</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_p_t_m_r___mem_map.html">LPTMR_MemMap</a> {</div>
<div class="line"><a name="l11878"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#a4dcb593756f09d67e3d064d95e3f2d68">11878</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#a4dcb593756f09d67e3d064d95e3f2d68">CSR</a>;                                    </div>
<div class="line"><a name="l11879"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#a05f0c5c90722e5a1757c262c818d2462">11879</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#a05f0c5c90722e5a1757c262c818d2462">PSR</a>;                                    </div>
<div class="line"><a name="l11880"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#a28ac745e518d40e34527f5cf70f75d70">11880</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#a28ac745e518d40e34527f5cf70f75d70">CMR</a>;                                    </div>
<div class="line"><a name="l11881"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___mem_map.html#adda036ea26ea5cc89d7957779c5680f0">11881</a></span>&#160;  uint32_t <a class="code" href="struct_l_p_t_m_r___mem_map.html#adda036ea26ea5cc89d7957779c5680f0">CNR</a>;                                    </div>
<div class="line"><a name="l11882"></a><span class="lineno">11882</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_p_t_m_r___peripheral.html#ga765226e2eeb35160c12820d4a2541320">LPTMR_MemMapPtr</a>;</div>
<div class="line"><a name="l11883"></a><span class="lineno">11883</span>&#160;</div>
<div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11885"></a><span class="lineno">11885</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div>
<div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;</div>
<div class="line"><a name="l11894"></a><span class="lineno">11894</span>&#160;<span class="comment">/* LPTMR - Register accessors */</span></div>
<div class="line"><a name="l11895"></a><span class="lineno">11895</span>&#160;<span class="preprocessor">#define LPTMR_CSR_REG(base)                      ((base)-&gt;CSR)</span></div>
<div class="line"><a name="l11896"></a><span class="lineno">11896</span>&#160;<span class="preprocessor">#define LPTMR_PSR_REG(base)                      ((base)-&gt;PSR)</span></div>
<div class="line"><a name="l11897"></a><span class="lineno">11897</span>&#160;<span class="preprocessor">#define LPTMR_CMR_REG(base)                      ((base)-&gt;CMR)</span></div>
<div class="line"><a name="l11898"></a><span class="lineno">11898</span>&#160;<span class="preprocessor">#define LPTMR_CNR_REG(base)                      ((base)-&gt;CNR)</span></div>
<div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l11903"></a><span class="lineno">11903</span>&#160;</div>
<div class="line"><a name="l11904"></a><span class="lineno">11904</span>&#160;</div>
<div class="line"><a name="l11905"></a><span class="lineno">11905</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div>
<div class="line"><a name="l11907"></a><span class="lineno">11907</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;</div>
<div class="line"><a name="l11914"></a><span class="lineno">11914</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div>
<div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div>
<div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div>
<div class="line"><a name="l11918"></a><span class="lineno">11918</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div>
<div class="line"><a name="l11919"></a><span class="lineno">11919</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div>
<div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div>
<div class="line"><a name="l11921"></a><span class="lineno">11921</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div>
<div class="line"><a name="l11922"></a><span class="lineno">11922</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div>
<div class="line"><a name="l11923"></a><span class="lineno">11923</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div>
<div class="line"><a name="l11924"></a><span class="lineno">11924</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div>
<div class="line"><a name="l11925"></a><span class="lineno">11925</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div>
<div class="line"><a name="l11926"></a><span class="lineno">11926</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div>
<div class="line"><a name="l11927"></a><span class="lineno">11927</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div>
<div class="line"><a name="l11928"></a><span class="lineno">11928</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div>
<div class="line"><a name="l11929"></a><span class="lineno">11929</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div>
<div class="line"><a name="l11930"></a><span class="lineno">11930</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div>
<div class="line"><a name="l11931"></a><span class="lineno">11931</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div>
<div class="line"><a name="l11932"></a><span class="lineno">11932</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div>
<div class="line"><a name="l11933"></a><span class="lineno">11933</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div>
<div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div>
<div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div>
<div class="line"><a name="l11936"></a><span class="lineno">11936</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div>
<div class="line"><a name="l11937"></a><span class="lineno">11937</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div>
<div class="line"><a name="l11938"></a><span class="lineno">11938</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div>
<div class="line"><a name="l11939"></a><span class="lineno">11939</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div>
<div class="line"><a name="l11940"></a><span class="lineno">11940</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div>
<div class="line"><a name="l11942"></a><span class="lineno">11942</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div>
<div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div>
<div class="line"><a name="l11944"></a><span class="lineno">11944</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div>
<div class="line"><a name="l11946"></a><span class="lineno">11946</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div>
<div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div>
<div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;</div>
<div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160;</div>
<div class="line"><a name="l11953"></a><span class="lineno">11953</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l11955"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral.html#ga90a9194151ad11b422bcab162e797eda">11955</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                          ((LPTMR_MemMapPtr)0x40040000u)</span></div>
<div class="line"><a name="l11956"></a><span class="lineno">11956</span>&#160;</div>
<div class="line"><a name="l11957"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral.html#gac92660dedc63be48d689d43efc9f2c82">11957</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0_BASE_PTR }</span></div>
<div class="line"><a name="l11958"></a><span class="lineno">11958</span>&#160;</div>
<div class="line"><a name="l11959"></a><span class="lineno">11959</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11960"></a><span class="lineno">11960</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div>
<div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11962"></a><span class="lineno">11962</span>&#160;</div>
<div class="line"><a name="l11969"></a><span class="lineno">11969</span>&#160;<span class="comment">/* LPTMR - Register instance definitions */</span></div>
<div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;<span class="comment">/* LPTMR0 */</span></div>
<div class="line"><a name="l11971"></a><span class="lineno">11971</span>&#160;<span class="preprocessor">#define LPTMR0_CSR                               LPTMR_CSR_REG(LPTMR0_BASE_PTR)</span></div>
<div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;<span class="preprocessor">#define LPTMR0_PSR                               LPTMR_PSR_REG(LPTMR0_BASE_PTR)</span></div>
<div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160;<span class="preprocessor">#define LPTMR0_CMR                               LPTMR_CMR_REG(LPTMR0_BASE_PTR)</span></div>
<div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;<span class="preprocessor">#define LPTMR0_CNR                               LPTMR_CNR_REG(LPTMR0_BASE_PTR)</span></div>
<div class="line"><a name="l11975"></a><span class="lineno">11975</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l11979"></a><span class="lineno">11979</span>&#160;</div>
<div class="line"><a name="l11980"></a><span class="lineno">11980</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral */</span></div>
<div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;</div>
<div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;</div>
<div class="line"><a name="l11986"></a><span class="lineno">11986</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l11987"></a><span class="lineno">11987</span>&#160;<span class="comment">   -- MCG</span></div>
<div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l11989"></a><span class="lineno">11989</span>&#160;</div>
<div class="line"><a name="l11996"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html">11996</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_g___mem_map.html">MCG_MemMap</a> {</div>
<div class="line"><a name="l11997"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a433a36d1aeb9d033b502ee263c1495a1">11997</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a433a36d1aeb9d033b502ee263c1495a1">C1</a>;                                      </div>
<div class="line"><a name="l11998"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a7323696b9a1cb6631b8c04ffad3947e5">11998</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a7323696b9a1cb6631b8c04ffad3947e5">C2</a>;                                      </div>
<div class="line"><a name="l11999"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a58ca70b30279c98af3471abe38280f01">11999</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a58ca70b30279c98af3471abe38280f01">C3</a>;                                      </div>
<div class="line"><a name="l12000"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a3c5615d70ed3f2d3664de1a8fdbe9983">12000</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a3c5615d70ed3f2d3664de1a8fdbe9983">C4</a>;                                      </div>
<div class="line"><a name="l12001"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a0e385950fe0f38c82eae57eb4ea2aaf3">12001</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a0e385950fe0f38c82eae57eb4ea2aaf3">C5</a>;                                      </div>
<div class="line"><a name="l12002"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#ae7f9f9ae65de91e230a236ca4629380c">12002</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#ae7f9f9ae65de91e230a236ca4629380c">C6</a>;                                      </div>
<div class="line"><a name="l12003"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a65ee0333e0d5c462c7dd8c2402bf93be">12003</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a65ee0333e0d5c462c7dd8c2402bf93be">S</a>;                                       </div>
<div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;  uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l12005"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#aeff584aa52340d7c66dc06789ad05310">12005</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#aeff584aa52340d7c66dc06789ad05310">SC</a>;                                      </div>
<div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;  uint8_t RESERVED_1[1];</div>
<div class="line"><a name="l12007"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a74fee35955b4ec57aa8058bd57a926a8">12007</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a74fee35955b4ec57aa8058bd57a926a8">ATCVH</a>;                                   </div>
<div class="line"><a name="l12008"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a913b6fd7776c0377e299fdf0eeb166af">12008</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a913b6fd7776c0377e299fdf0eeb166af">ATCVL</a>;                                   </div>
<div class="line"><a name="l12009"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a7be430dafe8d0fddf4dbb83781946201">12009</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a7be430dafe8d0fddf4dbb83781946201">C7</a>;                                      </div>
<div class="line"><a name="l12010"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a346a8b8c5c2c675e6297aaa1f14798df">12010</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a346a8b8c5c2c675e6297aaa1f14798df">C8</a>;                                      </div>
<div class="line"><a name="l12011"></a><span class="lineno">12011</span>&#160;  uint8_t RESERVED_2[1];</div>
<div class="line"><a name="l12012"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a184325f5e5750f8e816b01aeed13d695">12012</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a184325f5e5750f8e816b01aeed13d695">C10</a>;                                     </div>
<div class="line"><a name="l12013"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a75c88fec125448ba651f4853f99ecc11">12013</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a75c88fec125448ba651f4853f99ecc11">C11</a>;                                     </div>
<div class="line"><a name="l12014"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a51b6f129c0114441288747fbe336d1cb">12014</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a51b6f129c0114441288747fbe336d1cb">C12</a>;                                     </div>
<div class="line"><a name="l12015"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a97d548f46a8b3fa3cd094dbbd5e579af">12015</a></span>&#160;  uint8_t <a class="code" href="struct_m_c_g___mem_map.html#a97d548f46a8b3fa3cd094dbbd5e579af">S2</a>;                                      </div>
<div class="line"><a name="l12016"></a><span class="lineno">12016</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_c_g___peripheral.html#ga1cb93dd00863c129e7753ec45a7c3563">MCG_MemMapPtr</a>;</div>
<div class="line"><a name="l12017"></a><span class="lineno">12017</span>&#160;</div>
<div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12019"></a><span class="lineno">12019</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div>
<div class="line"><a name="l12020"></a><span class="lineno">12020</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;</div>
<div class="line"><a name="l12028"></a><span class="lineno">12028</span>&#160;<span class="comment">/* MCG - Register accessors */</span></div>
<div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;<span class="preprocessor">#define MCG_C1_REG(base)                         ((base)-&gt;C1)</span></div>
<div class="line"><a name="l12030"></a><span class="lineno">12030</span>&#160;<span class="preprocessor">#define MCG_C2_REG(base)                         ((base)-&gt;C2)</span></div>
<div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;<span class="preprocessor">#define MCG_C3_REG(base)                         ((base)-&gt;C3)</span></div>
<div class="line"><a name="l12032"></a><span class="lineno">12032</span>&#160;<span class="preprocessor">#define MCG_C4_REG(base)                         ((base)-&gt;C4)</span></div>
<div class="line"><a name="l12033"></a><span class="lineno">12033</span>&#160;<span class="preprocessor">#define MCG_C5_REG(base)                         ((base)-&gt;C5)</span></div>
<div class="line"><a name="l12034"></a><span class="lineno">12034</span>&#160;<span class="preprocessor">#define MCG_C6_REG(base)                         ((base)-&gt;C6)</span></div>
<div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;<span class="preprocessor">#define MCG_S_REG(base)                          ((base)-&gt;S)</span></div>
<div class="line"><a name="l12036"></a><span class="lineno">12036</span>&#160;<span class="preprocessor">#define MCG_SC_REG(base)                         ((base)-&gt;SC)</span></div>
<div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;<span class="preprocessor">#define MCG_ATCVH_REG(base)                      ((base)-&gt;ATCVH)</span></div>
<div class="line"><a name="l12038"></a><span class="lineno">12038</span>&#160;<span class="preprocessor">#define MCG_ATCVL_REG(base)                      ((base)-&gt;ATCVL)</span></div>
<div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;<span class="preprocessor">#define MCG_C7_REG(base)                         ((base)-&gt;C7)</span></div>
<div class="line"><a name="l12040"></a><span class="lineno">12040</span>&#160;<span class="preprocessor">#define MCG_C8_REG(base)                         ((base)-&gt;C8)</span></div>
<div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;<span class="preprocessor">#define MCG_C10_REG(base)                        ((base)-&gt;C10)</span></div>
<div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;<span class="preprocessor">#define MCG_C11_REG(base)                        ((base)-&gt;C11)</span></div>
<div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;<span class="preprocessor">#define MCG_C12_REG(base)                        ((base)-&gt;C12)</span></div>
<div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="preprocessor">#define MCG_S2_REG(base)                         ((base)-&gt;S2)</span></div>
<div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;</div>
<div class="line"><a name="l12050"></a><span class="lineno">12050</span>&#160;</div>
<div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="comment">   -- MCG Register Masks</span></div>
<div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;</div>
<div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div>
<div class="line"><a name="l12062"></a><span class="lineno">12062</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div>
<div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div>
<div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div>
<div class="line"><a name="l12065"></a><span class="lineno">12065</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div>
<div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div>
<div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div>
<div class="line"><a name="l12068"></a><span class="lineno">12068</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div>
<div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div>
<div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div>
<div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div>
<div class="line"><a name="l12072"></a><span class="lineno">12072</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div>
<div class="line"><a name="l12073"></a><span class="lineno">12073</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l12074"></a><span class="lineno">12074</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div>
<div class="line"><a name="l12075"></a><span class="lineno">12075</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div>
<div class="line"><a name="l12076"></a><span class="lineno">12076</span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div>
<div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div>
<div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       0x4u</span></div>
<div class="line"><a name="l12079"></a><span class="lineno">12079</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      2</span></div>
<div class="line"><a name="l12080"></a><span class="lineno">12080</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         0x8u</span></div>
<div class="line"><a name="l12081"></a><span class="lineno">12081</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        3</span></div>
<div class="line"><a name="l12082"></a><span class="lineno">12082</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       0x30u</span></div>
<div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      4</span></div>
<div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE0_SHIFT))&amp;MCG_C2_RANGE0_MASK)</span></div>
<div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div>
<div class="line"><a name="l12086"></a><span class="lineno">12086</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div>
<div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div>
<div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div>
<div class="line"><a name="l12089"></a><span class="lineno">12089</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div>
<div class="line"><a name="l12090"></a><span class="lineno">12090</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div>
<div class="line"><a name="l12091"></a><span class="lineno">12091</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div>
<div class="line"><a name="l12092"></a><span class="lineno">12092</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div>
<div class="line"><a name="l12093"></a><span class="lineno">12093</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div>
<div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div>
<div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div>
<div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div>
<div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div>
<div class="line"><a name="l12098"></a><span class="lineno">12098</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div>
<div class="line"><a name="l12099"></a><span class="lineno">12099</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div>
<div class="line"><a name="l12100"></a><span class="lineno">12100</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div>
<div class="line"><a name="l12101"></a><span class="lineno">12101</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div>
<div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div>
<div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                       0x7u</span></div>
<div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_SHIFT                      0</span></div>
<div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV0_SHIFT))&amp;MCG_C5_PRDIV0_MASK)</span></div>
<div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_MASK                     0x20u</span></div>
<div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN0_SHIFT                    5</span></div>
<div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_MASK                    0x40u</span></div>
<div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN0_SHIFT                   6</span></div>
<div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;<span class="preprocessor">#define MCG_C5_PLLREFSEL0_MASK                   0x80u</span></div>
<div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;<span class="preprocessor">#define MCG_C5_PLLREFSEL0_SHIFT                  7</span></div>
<div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div>
<div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                        0x1Fu</span></div>
<div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_SHIFT                       0</span></div>
<div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV0_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div>
<div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         0x20u</span></div>
<div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        5</span></div>
<div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div>
<div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div>
<div class="line"><a name="l12120"></a><span class="lineno">12120</span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_MASK                       0x80u</span></div>
<div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE0_SHIFT                      7</span></div>
<div class="line"><a name="l12122"></a><span class="lineno">12122</span>&#160;<span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l12123"></a><span class="lineno">12123</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div>
<div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div>
<div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div>
<div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div>
<div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div>
<div class="line"><a name="l12128"></a><span class="lineno">12128</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div>
<div class="line"><a name="l12129"></a><span class="lineno">12129</span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div>
<div class="line"><a name="l12130"></a><span class="lineno">12130</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div>
<div class="line"><a name="l12131"></a><span class="lineno">12131</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div>
<div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div>
<div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div>
<div class="line"><a name="l12134"></a><span class="lineno">12134</span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                         0x40u</span></div>
<div class="line"><a name="l12135"></a><span class="lineno">12135</span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_SHIFT                        6</span></div>
<div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_MASK                         0x80u</span></div>
<div class="line"><a name="l12137"></a><span class="lineno">12137</span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_SHIFT                        7</span></div>
<div class="line"><a name="l12138"></a><span class="lineno">12138</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div>
<div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div>
<div class="line"><a name="l12141"></a><span class="lineno">12141</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div>
<div class="line"><a name="l12142"></a><span class="lineno">12142</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div>
<div class="line"><a name="l12143"></a><span class="lineno">12143</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div>
<div class="line"><a name="l12144"></a><span class="lineno">12144</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div>
<div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div>
<div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div>
<div class="line"><a name="l12147"></a><span class="lineno">12147</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div>
<div class="line"><a name="l12148"></a><span class="lineno">12148</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div>
<div class="line"><a name="l12149"></a><span class="lineno">12149</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div>
<div class="line"><a name="l12150"></a><span class="lineno">12150</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div>
<div class="line"><a name="l12151"></a><span class="lineno">12151</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div>
<div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div>
<div class="line"><a name="l12153"></a><span class="lineno">12153</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div>
<div class="line"><a name="l12154"></a><span class="lineno">12154</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div>
<div class="line"><a name="l12155"></a><span class="lineno">12155</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div>
<div class="line"><a name="l12156"></a><span class="lineno">12156</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div>
<div class="line"><a name="l12157"></a><span class="lineno">12157</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div>
<div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div>
<div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div>
<div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;<span class="comment">/* C7 Bit Fields */</span></div>
<div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_MASK                       0x1u</span></div>
<div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_SHIFT                      0</span></div>
<div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;<span class="comment">/* C8 Bit Fields */</span></div>
<div class="line"><a name="l12164"></a><span class="lineno">12164</span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_MASK                        0x1u</span></div>
<div class="line"><a name="l12165"></a><span class="lineno">12165</span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_SHIFT                       0</span></div>
<div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;<span class="preprocessor">#define MCG_C8_CME1_MASK                         0x20u</span></div>
<div class="line"><a name="l12167"></a><span class="lineno">12167</span>&#160;<span class="preprocessor">#define MCG_C8_CME1_SHIFT                        5</span></div>
<div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_MASK                       0x80u</span></div>
<div class="line"><a name="l12169"></a><span class="lineno">12169</span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_SHIFT                      7</span></div>
<div class="line"><a name="l12170"></a><span class="lineno">12170</span>&#160;<span class="comment">/* C10 Bit Fields */</span></div>
<div class="line"><a name="l12171"></a><span class="lineno">12171</span>&#160;<span class="preprocessor">#define MCG_C10_EREFS1_MASK                      0x4u</span></div>
<div class="line"><a name="l12172"></a><span class="lineno">12172</span>&#160;<span class="preprocessor">#define MCG_C10_EREFS1_SHIFT                     2</span></div>
<div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;<span class="preprocessor">#define MCG_C10_HGO1_MASK                        0x8u</span></div>
<div class="line"><a name="l12174"></a><span class="lineno">12174</span>&#160;<span class="preprocessor">#define MCG_C10_HGO1_SHIFT                       3</span></div>
<div class="line"><a name="l12175"></a><span class="lineno">12175</span>&#160;<span class="preprocessor">#define MCG_C10_RANGE1_MASK                      0x30u</span></div>
<div class="line"><a name="l12176"></a><span class="lineno">12176</span>&#160;<span class="preprocessor">#define MCG_C10_RANGE1_SHIFT                     4</span></div>
<div class="line"><a name="l12177"></a><span class="lineno">12177</span>&#160;<span class="preprocessor">#define MCG_C10_RANGE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C10_RANGE1_SHIFT))&amp;MCG_C10_RANGE1_MASK)</span></div>
<div class="line"><a name="l12178"></a><span class="lineno">12178</span>&#160;<span class="preprocessor">#define MCG_C10_LOCRE2_MASK                      0x80u</span></div>
<div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160;<span class="preprocessor">#define MCG_C10_LOCRE2_SHIFT                     7</span></div>
<div class="line"><a name="l12180"></a><span class="lineno">12180</span>&#160;<span class="comment">/* C11 Bit Fields */</span></div>
<div class="line"><a name="l12181"></a><span class="lineno">12181</span>&#160;<span class="preprocessor">#define MCG_C11_PRDIV1_MASK                      0x7u</span></div>
<div class="line"><a name="l12182"></a><span class="lineno">12182</span>&#160;<span class="preprocessor">#define MCG_C11_PRDIV1_SHIFT                     0</span></div>
<div class="line"><a name="l12183"></a><span class="lineno">12183</span>&#160;<span class="preprocessor">#define MCG_C11_PRDIV1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C11_PRDIV1_SHIFT))&amp;MCG_C11_PRDIV1_MASK)</span></div>
<div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160;<span class="preprocessor">#define MCG_C11_PLLCS_MASK                       0x10u</span></div>
<div class="line"><a name="l12185"></a><span class="lineno">12185</span>&#160;<span class="preprocessor">#define MCG_C11_PLLCS_SHIFT                      4</span></div>
<div class="line"><a name="l12186"></a><span class="lineno">12186</span>&#160;<span class="preprocessor">#define MCG_C11_PLLSTEN1_MASK                    0x20u</span></div>
<div class="line"><a name="l12187"></a><span class="lineno">12187</span>&#160;<span class="preprocessor">#define MCG_C11_PLLSTEN1_SHIFT                   5</span></div>
<div class="line"><a name="l12188"></a><span class="lineno">12188</span>&#160;<span class="preprocessor">#define MCG_C11_PLLCLKEN1_MASK                   0x40u</span></div>
<div class="line"><a name="l12189"></a><span class="lineno">12189</span>&#160;<span class="preprocessor">#define MCG_C11_PLLCLKEN1_SHIFT                  6</span></div>
<div class="line"><a name="l12190"></a><span class="lineno">12190</span>&#160;<span class="preprocessor">#define MCG_C11_PLLREFSEL1_MASK                  0x80u</span></div>
<div class="line"><a name="l12191"></a><span class="lineno">12191</span>&#160;<span class="preprocessor">#define MCG_C11_PLLREFSEL1_SHIFT                 7</span></div>
<div class="line"><a name="l12192"></a><span class="lineno">12192</span>&#160;<span class="comment">/* C12 Bit Fields */</span></div>
<div class="line"><a name="l12193"></a><span class="lineno">12193</span>&#160;<span class="preprocessor">#define MCG_C12_VDIV1_MASK                       0x1Fu</span></div>
<div class="line"><a name="l12194"></a><span class="lineno">12194</span>&#160;<span class="preprocessor">#define MCG_C12_VDIV1_SHIFT                      0</span></div>
<div class="line"><a name="l12195"></a><span class="lineno">12195</span>&#160;<span class="preprocessor">#define MCG_C12_VDIV1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C12_VDIV1_SHIFT))&amp;MCG_C12_VDIV1_MASK)</span></div>
<div class="line"><a name="l12196"></a><span class="lineno">12196</span>&#160;<span class="preprocessor">#define MCG_C12_CME2_MASK                        0x20u</span></div>
<div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;<span class="preprocessor">#define MCG_C12_CME2_SHIFT                       5</span></div>
<div class="line"><a name="l12198"></a><span class="lineno">12198</span>&#160;<span class="preprocessor">#define MCG_C12_LOLIE1_MASK                      0x80u</span></div>
<div class="line"><a name="l12199"></a><span class="lineno">12199</span>&#160;<span class="preprocessor">#define MCG_C12_LOLIE1_SHIFT                     7</span></div>
<div class="line"><a name="l12200"></a><span class="lineno">12200</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div>
<div class="line"><a name="l12201"></a><span class="lineno">12201</span>&#160;<span class="preprocessor">#define MCG_S2_LOCS2_MASK                        0x1u</span></div>
<div class="line"><a name="l12202"></a><span class="lineno">12202</span>&#160;<span class="preprocessor">#define MCG_S2_LOCS2_SHIFT                       0</span></div>
<div class="line"><a name="l12203"></a><span class="lineno">12203</span>&#160;<span class="preprocessor">#define MCG_S2_OSCINIT1_MASK                     0x2u</span></div>
<div class="line"><a name="l12204"></a><span class="lineno">12204</span>&#160;<span class="preprocessor">#define MCG_S2_OSCINIT1_SHIFT                    1</span></div>
<div class="line"><a name="l12205"></a><span class="lineno">12205</span>&#160;<span class="preprocessor">#define MCG_S2_PLLCST_MASK                       0x10u</span></div>
<div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;<span class="preprocessor">#define MCG_S2_PLLCST_SHIFT                      4</span></div>
<div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;<span class="preprocessor">#define MCG_S2_LOCK1_MASK                        0x40u</span></div>
<div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;<span class="preprocessor">#define MCG_S2_LOCK1_SHIFT                       6</span></div>
<div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;<span class="preprocessor">#define MCG_S2_LOLS1_MASK                        0x80u</span></div>
<div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;<span class="preprocessor">#define MCG_S2_LOLS1_SHIFT                       7</span></div>
<div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div>
<div class="line"><a name="l12215"></a><span class="lineno">12215</span>&#160;</div>
<div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;</div>
<div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l12219"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral.html#gaceefc72e93a47a35f59a31c57dddf41b">12219</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                             ((MCG_MemMapPtr)0x40064000u)</span></div>
<div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;</div>
<div class="line"><a name="l12221"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral.html#ga3e6aec328b7327acc1f7bff70bec388c">12221</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG_BASE_PTR }</span></div>
<div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;</div>
<div class="line"><a name="l12223"></a><span class="lineno">12223</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div>
<div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12226"></a><span class="lineno">12226</span>&#160;</div>
<div class="line"><a name="l12233"></a><span class="lineno">12233</span>&#160;<span class="comment">/* MCG - Register instance definitions */</span></div>
<div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;<span class="comment">/* MCG */</span></div>
<div class="line"><a name="l12235"></a><span class="lineno">12235</span>&#160;<span class="preprocessor">#define MCG_C1                                   MCG_C1_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12236"></a><span class="lineno">12236</span>&#160;<span class="preprocessor">#define MCG_C2                                   MCG_C2_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12237"></a><span class="lineno">12237</span>&#160;<span class="preprocessor">#define MCG_C3                                   MCG_C3_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12238"></a><span class="lineno">12238</span>&#160;<span class="preprocessor">#define MCG_C4                                   MCG_C4_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12239"></a><span class="lineno">12239</span>&#160;<span class="preprocessor">#define MCG_C5                                   MCG_C5_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160;<span class="preprocessor">#define MCG_C6                                   MCG_C6_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12241"></a><span class="lineno">12241</span>&#160;<span class="preprocessor">#define MCG_S                                    MCG_S_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12242"></a><span class="lineno">12242</span>&#160;<span class="preprocessor">#define MCG_SC                                   MCG_SC_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12243"></a><span class="lineno">12243</span>&#160;<span class="preprocessor">#define MCG_ATCVH                                MCG_ATCVH_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;<span class="preprocessor">#define MCG_ATCVL                                MCG_ATCVL_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;<span class="preprocessor">#define MCG_C7                                   MCG_C7_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;<span class="preprocessor">#define MCG_C8                                   MCG_C8_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12247"></a><span class="lineno">12247</span>&#160;<span class="preprocessor">#define MCG_C10                                  MCG_C10_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12248"></a><span class="lineno">12248</span>&#160;<span class="preprocessor">#define MCG_C11                                  MCG_C11_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12249"></a><span class="lineno">12249</span>&#160;<span class="preprocessor">#define MCG_C12                                  MCG_C12_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12250"></a><span class="lineno">12250</span>&#160;<span class="preprocessor">#define MCG_S2                                   MCG_S2_REG(MCG_BASE_PTR)</span></div>
<div class="line"><a name="l12251"></a><span class="lineno">12251</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160;</div>
<div class="line"><a name="l12256"></a><span class="lineno">12256</span>&#160; <span class="comment">/* end of group MCG_Peripheral */</span></div>
<div class="line"><a name="l12260"></a><span class="lineno">12260</span>&#160;</div>
<div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;</div>
<div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;<span class="comment">   -- MCM</span></div>
<div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;</div>
<div class="line"><a name="l12272"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html">12272</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_m___mem_map.html">MCM_MemMap</a> {</div>
<div class="line"><a name="l12273"></a><span class="lineno">12273</span>&#160;  uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l12274"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#ad68f64d82524bb0b181a837967b8e248">12274</a></span>&#160;  uint16_t <a class="code" href="struct_m_c_m___mem_map.html#ad68f64d82524bb0b181a837967b8e248">PLASC</a>;                                  </div>
<div class="line"><a name="l12275"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a7d749b910777a6b67ea94f2379c628ee">12275</a></span>&#160;  uint16_t <a class="code" href="struct_m_c_m___mem_map.html#a7d749b910777a6b67ea94f2379c628ee">PLAMC</a>;                                  </div>
<div class="line"><a name="l12276"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a7bc89132595b7fb75318b4ba285957cd">12276</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#a7bc89132595b7fb75318b4ba285957cd">CR</a>;                                     </div>
<div class="line"><a name="l12277"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a69e6005b95d37157e53bfcd24535c55e">12277</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#a69e6005b95d37157e53bfcd24535c55e">ISCR</a>;                                   </div>
<div class="line"><a name="l12278"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a2d99ca168bd0840c724da29daca2c355">12278</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#a2d99ca168bd0840c724da29daca2c355">ETBCC</a>;                                  </div>
<div class="line"><a name="l12279"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#ae4d8c3979038482e324840c3bfa856d7">12279</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#ae4d8c3979038482e324840c3bfa856d7">ETBRL</a>;                                  </div>
<div class="line"><a name="l12280"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#adfc2ce9910687ae02d33cb7a1584a919">12280</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#adfc2ce9910687ae02d33cb7a1584a919">ETBCNT</a>;                                 </div>
<div class="line"><a name="l12281"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a24197ee74384716a50d20fcff8808e23">12281</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#a24197ee74384716a50d20fcff8808e23">FADR</a>;                                   </div>
<div class="line"><a name="l12282"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#abb947ea49f229a18c367c028b2512619">12282</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#abb947ea49f229a18c367c028b2512619">FATR</a>;                                   </div>
<div class="line"><a name="l12283"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a39ba2ce19e224175a9164c1781bf16c3">12283</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#a39ba2ce19e224175a9164c1781bf16c3">FDR</a>;                                    </div>
<div class="line"><a name="l12284"></a><span class="lineno">12284</span>&#160;  uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l12285"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a41b1890f596f706bcd94c2d49c1e44f7">12285</a></span>&#160;  uint32_t <a class="code" href="struct_m_c_m___mem_map.html#a41b1890f596f706bcd94c2d49c1e44f7">PID</a>;                                    </div>
<div class="line"><a name="l12286"></a><span class="lineno">12286</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_c_m___peripheral.html#ga72e8bbe428d9410917903164d3a5f675">MCM_MemMapPtr</a>;</div>
<div class="line"><a name="l12287"></a><span class="lineno">12287</span>&#160;</div>
<div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12289"></a><span class="lineno">12289</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div>
<div class="line"><a name="l12290"></a><span class="lineno">12290</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12291"></a><span class="lineno">12291</span>&#160;</div>
<div class="line"><a name="l12298"></a><span class="lineno">12298</span>&#160;<span class="comment">/* MCM - Register accessors */</span></div>
<div class="line"><a name="l12299"></a><span class="lineno">12299</span>&#160;<span class="preprocessor">#define MCM_PLASC_REG(base)                      ((base)-&gt;PLASC)</span></div>
<div class="line"><a name="l12300"></a><span class="lineno">12300</span>&#160;<span class="preprocessor">#define MCM_PLAMC_REG(base)                      ((base)-&gt;PLAMC)</span></div>
<div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;<span class="preprocessor">#define MCM_CR_REG(base)                         ((base)-&gt;CR)</span></div>
<div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;<span class="preprocessor">#define MCM_ISCR_REG(base)                       ((base)-&gt;ISCR)</span></div>
<div class="line"><a name="l12303"></a><span class="lineno">12303</span>&#160;<span class="preprocessor">#define MCM_ETBCC_REG(base)                      ((base)-&gt;ETBCC)</span></div>
<div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;<span class="preprocessor">#define MCM_ETBRL_REG(base)                      ((base)-&gt;ETBRL)</span></div>
<div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;<span class="preprocessor">#define MCM_ETBCNT_REG(base)                     ((base)-&gt;ETBCNT)</span></div>
<div class="line"><a name="l12306"></a><span class="lineno">12306</span>&#160;<span class="preprocessor">#define MCM_FADR_REG(base)                       ((base)-&gt;FADR)</span></div>
<div class="line"><a name="l12307"></a><span class="lineno">12307</span>&#160;<span class="preprocessor">#define MCM_FATR_REG(base)                       ((base)-&gt;FATR)</span></div>
<div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;<span class="preprocessor">#define MCM_FDR_REG(base)                        ((base)-&gt;FDR)</span></div>
<div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;<span class="preprocessor">#define MCM_PID_REG(base)                        ((base)-&gt;PID)</span></div>
<div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l12314"></a><span class="lineno">12314</span>&#160;</div>
<div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;</div>
<div class="line"><a name="l12316"></a><span class="lineno">12316</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12317"></a><span class="lineno">12317</span>&#160;<span class="comment">   -- MCM Register Masks</span></div>
<div class="line"><a name="l12318"></a><span class="lineno">12318</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12319"></a><span class="lineno">12319</span>&#160;</div>
<div class="line"><a name="l12325"></a><span class="lineno">12325</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div>
<div class="line"><a name="l12326"></a><span class="lineno">12326</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div>
<div class="line"><a name="l12327"></a><span class="lineno">12327</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div>
<div class="line"><a name="l12328"></a><span class="lineno">12328</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div>
<div class="line"><a name="l12329"></a><span class="lineno">12329</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div>
<div class="line"><a name="l12330"></a><span class="lineno">12330</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div>
<div class="line"><a name="l12331"></a><span class="lineno">12331</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div>
<div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div>
<div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l12334"></a><span class="lineno">12334</span>&#160;<span class="preprocessor">#define MCM_CR_DDRSIZE_MASK                      0x300000u</span></div>
<div class="line"><a name="l12335"></a><span class="lineno">12335</span>&#160;<span class="preprocessor">#define MCM_CR_DDRSIZE_SHIFT                     20</span></div>
<div class="line"><a name="l12336"></a><span class="lineno">12336</span>&#160;<span class="preprocessor">#define MCM_CR_DDRSIZE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CR_DDRSIZE_SHIFT))&amp;MCM_CR_DDRSIZE_MASK)</span></div>
<div class="line"><a name="l12337"></a><span class="lineno">12337</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP_MASK                      0x3000000u</span></div>
<div class="line"><a name="l12338"></a><span class="lineno">12338</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP_SHIFT                     24</span></div>
<div class="line"><a name="l12339"></a><span class="lineno">12339</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUAP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CR_SRAMUAP_SHIFT))&amp;MCM_CR_SRAMUAP_MASK)</span></div>
<div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUWP_MASK                      0x4000000u</span></div>
<div class="line"><a name="l12341"></a><span class="lineno">12341</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMUWP_SHIFT                     26</span></div>
<div class="line"><a name="l12342"></a><span class="lineno">12342</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLAP_MASK                      0x30000000u</span></div>
<div class="line"><a name="l12343"></a><span class="lineno">12343</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLAP_SHIFT                     28</span></div>
<div class="line"><a name="l12344"></a><span class="lineno">12344</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLAP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CR_SRAMLAP_SHIFT))&amp;MCM_CR_SRAMLAP_MASK)</span></div>
<div class="line"><a name="l12345"></a><span class="lineno">12345</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLWP_MASK                      0x40000000u</span></div>
<div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;<span class="preprocessor">#define MCM_CR_SRAMLWP_SHIFT                     30</span></div>
<div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="comment">/* ISCR Bit Fields */</span></div>
<div class="line"><a name="l12348"></a><span class="lineno">12348</span>&#160;<span class="preprocessor">#define MCM_ISCR_IRQ_MASK                        0x2u</span></div>
<div class="line"><a name="l12349"></a><span class="lineno">12349</span>&#160;<span class="preprocessor">#define MCM_ISCR_IRQ_SHIFT                       1</span></div>
<div class="line"><a name="l12350"></a><span class="lineno">12350</span>&#160;<span class="preprocessor">#define MCM_ISCR_NMI_MASK                        0x4u</span></div>
<div class="line"><a name="l12351"></a><span class="lineno">12351</span>&#160;<span class="preprocessor">#define MCM_ISCR_NMI_SHIFT                       2</span></div>
<div class="line"><a name="l12352"></a><span class="lineno">12352</span>&#160;<span class="preprocessor">#define MCM_ISCR_DHREQ_MASK                      0x8u</span></div>
<div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;<span class="preprocessor">#define MCM_ISCR_DHREQ_SHIFT                     3</span></div>
<div class="line"><a name="l12354"></a><span class="lineno">12354</span>&#160;<span class="preprocessor">#define MCM_ISCR_CWBER_MASK                      0x10u</span></div>
<div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;<span class="preprocessor">#define MCM_ISCR_CWBER_SHIFT                     4</span></div>
<div class="line"><a name="l12356"></a><span class="lineno">12356</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_MASK                       0x100u</span></div>
<div class="line"><a name="l12357"></a><span class="lineno">12357</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_SHIFT                      8</span></div>
<div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_MASK                       0x200u</span></div>
<div class="line"><a name="l12359"></a><span class="lineno">12359</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_SHIFT                      9</span></div>
<div class="line"><a name="l12360"></a><span class="lineno">12360</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_MASK                       0x400u</span></div>
<div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_SHIFT                      10</span></div>
<div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_MASK                       0x800u</span></div>
<div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_SHIFT                      11</span></div>
<div class="line"><a name="l12364"></a><span class="lineno">12364</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_MASK                       0x1000u</span></div>
<div class="line"><a name="l12365"></a><span class="lineno">12365</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_SHIFT                      12</span></div>
<div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_MASK                       0x8000u</span></div>
<div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_SHIFT                      15</span></div>
<div class="line"><a name="l12368"></a><span class="lineno">12368</span>&#160;<span class="preprocessor">#define MCM_ISCR_CWBEE_MASK                      0x100000u</span></div>
<div class="line"><a name="l12369"></a><span class="lineno">12369</span>&#160;<span class="preprocessor">#define MCM_ISCR_CWBEE_SHIFT                     20</span></div>
<div class="line"><a name="l12370"></a><span class="lineno">12370</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_MASK                      0x1000000u</span></div>
<div class="line"><a name="l12371"></a><span class="lineno">12371</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_SHIFT                     24</span></div>
<div class="line"><a name="l12372"></a><span class="lineno">12372</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_MASK                      0x2000000u</span></div>
<div class="line"><a name="l12373"></a><span class="lineno">12373</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_SHIFT                     25</span></div>
<div class="line"><a name="l12374"></a><span class="lineno">12374</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_MASK                      0x4000000u</span></div>
<div class="line"><a name="l12375"></a><span class="lineno">12375</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_SHIFT                     26</span></div>
<div class="line"><a name="l12376"></a><span class="lineno">12376</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_MASK                      0x8000000u</span></div>
<div class="line"><a name="l12377"></a><span class="lineno">12377</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_SHIFT                     27</span></div>
<div class="line"><a name="l12378"></a><span class="lineno">12378</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_MASK                      0x10000000u</span></div>
<div class="line"><a name="l12379"></a><span class="lineno">12379</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_SHIFT                     28</span></div>
<div class="line"><a name="l12380"></a><span class="lineno">12380</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_MASK                      0x80000000u</span></div>
<div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_SHIFT                     31</span></div>
<div class="line"><a name="l12382"></a><span class="lineno">12382</span>&#160;<span class="comment">/* ETBCC Bit Fields */</span></div>
<div class="line"><a name="l12383"></a><span class="lineno">12383</span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_MASK                     0x1u</span></div>
<div class="line"><a name="l12384"></a><span class="lineno">12384</span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_SHIFT                    0</span></div>
<div class="line"><a name="l12385"></a><span class="lineno">12385</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_MASK                      0x6u</span></div>
<div class="line"><a name="l12386"></a><span class="lineno">12386</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_SHIFT                     1</span></div>
<div class="line"><a name="l12387"></a><span class="lineno">12387</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCC_RSPT_SHIFT))&amp;MCM_ETBCC_RSPT_MASK)</span></div>
<div class="line"><a name="l12388"></a><span class="lineno">12388</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_MASK                      0x8u</span></div>
<div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_SHIFT                     3</span></div>
<div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_MASK                     0x10u</span></div>
<div class="line"><a name="l12391"></a><span class="lineno">12391</span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_SHIFT                    4</span></div>
<div class="line"><a name="l12392"></a><span class="lineno">12392</span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_MASK                     0x20u</span></div>
<div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_SHIFT                    5</span></div>
<div class="line"><a name="l12394"></a><span class="lineno">12394</span>&#160;<span class="comment">/* ETBRL Bit Fields */</span></div>
<div class="line"><a name="l12395"></a><span class="lineno">12395</span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_MASK                    0x7FFu</span></div>
<div class="line"><a name="l12396"></a><span class="lineno">12396</span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_SHIFT                   0</span></div>
<div class="line"><a name="l12397"></a><span class="lineno">12397</span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBRL_RELOAD_SHIFT))&amp;MCM_ETBRL_RELOAD_MASK)</span></div>
<div class="line"><a name="l12398"></a><span class="lineno">12398</span>&#160;<span class="comment">/* ETBCNT Bit Fields */</span></div>
<div class="line"><a name="l12399"></a><span class="lineno">12399</span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_MASK                  0x7FFu</span></div>
<div class="line"><a name="l12400"></a><span class="lineno">12400</span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_SHIFT                 0</span></div>
<div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCNT_COUNTER_SHIFT))&amp;MCM_ETBCNT_COUNTER_MASK)</span></div>
<div class="line"><a name="l12402"></a><span class="lineno">12402</span>&#160;<span class="comment">/* FADR Bit Fields */</span></div>
<div class="line"><a name="l12403"></a><span class="lineno">12403</span>&#160;<span class="preprocessor">#define MCM_FADR_ADDRESS_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;<span class="preprocessor">#define MCM_FADR_ADDRESS_SHIFT                   0</span></div>
<div class="line"><a name="l12405"></a><span class="lineno">12405</span>&#160;<span class="preprocessor">#define MCM_FADR_ADDRESS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_FADR_ADDRESS_SHIFT))&amp;MCM_FADR_ADDRESS_MASK)</span></div>
<div class="line"><a name="l12406"></a><span class="lineno">12406</span>&#160;<span class="comment">/* FATR Bit Fields */</span></div>
<div class="line"><a name="l12407"></a><span class="lineno">12407</span>&#160;<span class="preprocessor">#define MCM_FATR_BEDA_MASK                       0x1u</span></div>
<div class="line"><a name="l12408"></a><span class="lineno">12408</span>&#160;<span class="preprocessor">#define MCM_FATR_BEDA_SHIFT                      0</span></div>
<div class="line"><a name="l12409"></a><span class="lineno">12409</span>&#160;<span class="preprocessor">#define MCM_FATR_BEMD_MASK                       0x2u</span></div>
<div class="line"><a name="l12410"></a><span class="lineno">12410</span>&#160;<span class="preprocessor">#define MCM_FATR_BEMD_SHIFT                      1</span></div>
<div class="line"><a name="l12411"></a><span class="lineno">12411</span>&#160;<span class="preprocessor">#define MCM_FATR_BESZ_MASK                       0x30u</span></div>
<div class="line"><a name="l12412"></a><span class="lineno">12412</span>&#160;<span class="preprocessor">#define MCM_FATR_BESZ_SHIFT                      4</span></div>
<div class="line"><a name="l12413"></a><span class="lineno">12413</span>&#160;<span class="preprocessor">#define MCM_FATR_BESZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_FATR_BESZ_SHIFT))&amp;MCM_FATR_BESZ_MASK)</span></div>
<div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160;<span class="preprocessor">#define MCM_FATR_BEWT_MASK                       0x80u</span></div>
<div class="line"><a name="l12415"></a><span class="lineno">12415</span>&#160;<span class="preprocessor">#define MCM_FATR_BEWT_SHIFT                      7</span></div>
<div class="line"><a name="l12416"></a><span class="lineno">12416</span>&#160;<span class="preprocessor">#define MCM_FATR_BEMN_MASK                       0xF00u</span></div>
<div class="line"><a name="l12417"></a><span class="lineno">12417</span>&#160;<span class="preprocessor">#define MCM_FATR_BEMN_SHIFT                      8</span></div>
<div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;<span class="preprocessor">#define MCM_FATR_BEMN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_FATR_BEMN_SHIFT))&amp;MCM_FATR_BEMN_MASK)</span></div>
<div class="line"><a name="l12419"></a><span class="lineno">12419</span>&#160;<span class="preprocessor">#define MCM_FATR_BEOVR_MASK                      0x80000000u</span></div>
<div class="line"><a name="l12420"></a><span class="lineno">12420</span>&#160;<span class="preprocessor">#define MCM_FATR_BEOVR_SHIFT                     31</span></div>
<div class="line"><a name="l12421"></a><span class="lineno">12421</span>&#160;<span class="comment">/* FDR Bit Fields */</span></div>
<div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;<span class="preprocessor">#define MCM_FDR_DATA_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;<span class="preprocessor">#define MCM_FDR_DATA_SHIFT                       0</span></div>
<div class="line"><a name="l12424"></a><span class="lineno">12424</span>&#160;<span class="preprocessor">#define MCM_FDR_DATA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_FDR_DATA_SHIFT))&amp;MCM_FDR_DATA_MASK)</span></div>
<div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;<span class="comment">/* PID Bit Fields */</span></div>
<div class="line"><a name="l12426"></a><span class="lineno">12426</span>&#160;<span class="preprocessor">#define MCM_PID_PID_MASK                         0xFFu</span></div>
<div class="line"><a name="l12427"></a><span class="lineno">12427</span>&#160;<span class="preprocessor">#define MCM_PID_PID_SHIFT                        0</span></div>
<div class="line"><a name="l12428"></a><span class="lineno">12428</span>&#160;<span class="preprocessor">#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PID_PID_SHIFT))&amp;MCM_PID_PID_MASK)</span></div>
<div class="line"><a name="l12429"></a><span class="lineno">12429</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div>
<div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;</div>
<div class="line"><a name="l12434"></a><span class="lineno">12434</span>&#160;</div>
<div class="line"><a name="l12435"></a><span class="lineno">12435</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l12437"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral.html#gad41e931f176c230831e3dbad45117841">12437</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                             ((MCM_MemMapPtr)0xE0080000u)</span></div>
<div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;</div>
<div class="line"><a name="l12439"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral.html#gae2d5e838ce7d2d4108738c05bf224272">12439</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM_BASE_PTR }</span></div>
<div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;</div>
<div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div>
<div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;</div>
<div class="line"><a name="l12451"></a><span class="lineno">12451</span>&#160;<span class="comment">/* MCM - Register instance definitions */</span></div>
<div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;<span class="comment">/* MCM */</span></div>
<div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;<span class="preprocessor">#define MCM_PLASC                                MCM_PLASC_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;<span class="preprocessor">#define MCM_PLAMC                                MCM_PLAMC_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;<span class="preprocessor">#define MCM_CR                                   MCM_CR_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;<span class="preprocessor">#define MCM_ISCR                                 MCM_ISCR_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;<span class="preprocessor">#define MCM_ETBCC                                MCM_ETBCC_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;<span class="preprocessor">#define MCM_ETBRL                                MCM_ETBRL_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;<span class="preprocessor">#define MCM_ETBCNT                               MCM_ETBCNT_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12460"></a><span class="lineno">12460</span>&#160;<span class="preprocessor">#define MCM_FADR                                 MCM_FADR_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12461"></a><span class="lineno">12461</span>&#160;<span class="preprocessor">#define MCM_FATR                                 MCM_FATR_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;<span class="preprocessor">#define MCM_FDR                                  MCM_FDR_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12463"></a><span class="lineno">12463</span>&#160;<span class="preprocessor">#define MCM_PID                                  MCM_PID_REG(MCM_BASE_PTR)</span></div>
<div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l12468"></a><span class="lineno">12468</span>&#160;</div>
<div class="line"><a name="l12469"></a><span class="lineno">12469</span>&#160; <span class="comment">/* end of group MCM_Peripheral */</span></div>
<div class="line"><a name="l12473"></a><span class="lineno">12473</span>&#160;</div>
<div class="line"><a name="l12474"></a><span class="lineno">12474</span>&#160;</div>
<div class="line"><a name="l12475"></a><span class="lineno">12475</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12476"></a><span class="lineno">12476</span>&#160;<span class="comment">   -- MPU</span></div>
<div class="line"><a name="l12477"></a><span class="lineno">12477</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;</div>
<div class="line"><a name="l12485"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html">12485</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_p_u___mem_map.html">MPU_MemMap</a> {</div>
<div class="line"><a name="l12486"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#a1cc318bbbdd6c24c5d1ce0df9ebc3c8a">12486</a></span>&#160;  uint32_t <a class="code" href="struct_m_p_u___mem_map.html#a1cc318bbbdd6c24c5d1ce0df9ebc3c8a">CESR</a>;                                   </div>
<div class="line"><a name="l12487"></a><span class="lineno">12487</span>&#160;  uint8_t RESERVED_0[12];</div>
<div class="line"><a name="l12488"></a><span class="lineno">12488</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div>
<div class="line"><a name="l12489"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#af28c58a8a9b1388f572207a9fcb3cad6">12489</a></span>&#160;    uint32_t <a class="code" href="struct_m_p_u___mem_map.html#af28c58a8a9b1388f572207a9fcb3cad6">EAR</a>;                                    </div>
<div class="line"><a name="l12490"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#aada7844acbf37325b398320ad59b2049">12490</a></span>&#160;    uint32_t <a class="code" href="struct_m_p_u___mem_map.html#aada7844acbf37325b398320ad59b2049">EDR</a>;                                    </div>
<div class="line"><a name="l12491"></a><span class="lineno">12491</span>&#160;  } SP[5];</div>
<div class="line"><a name="l12492"></a><span class="lineno">12492</span>&#160;  uint8_t RESERVED_1[968];</div>
<div class="line"><a name="l12493"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#ac0f1b1c2b2f2b70a90e02302add086f1">12493</a></span>&#160;  uint32_t <a class="code" href="struct_m_p_u___mem_map.html#ac0f1b1c2b2f2b70a90e02302add086f1">WORD</a>[16][4];                            </div>
<div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;  uint8_t RESERVED_2[768];</div>
<div class="line"><a name="l12495"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#a7f9c813f610ff2ffa2027cec351b0b1f">12495</a></span>&#160;  uint32_t <a class="code" href="struct_m_p_u___mem_map.html#a7f9c813f610ff2ffa2027cec351b0b1f">RGDAAC</a>[16];                             </div>
<div class="line"><a name="l12496"></a><span class="lineno">12496</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_p_u___peripheral.html#gac3cd3449552560380e80c90b2207d18b">MPU_MemMapPtr</a>;</div>
<div class="line"><a name="l12497"></a><span class="lineno">12497</span>&#160;</div>
<div class="line"><a name="l12498"></a><span class="lineno">12498</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12499"></a><span class="lineno">12499</span>&#160;<span class="comment">   -- MPU - Register accessor macros</span></div>
<div class="line"><a name="l12500"></a><span class="lineno">12500</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12501"></a><span class="lineno">12501</span>&#160;</div>
<div class="line"><a name="l12508"></a><span class="lineno">12508</span>&#160;<span class="comment">/* MPU - Register accessors */</span></div>
<div class="line"><a name="l12509"></a><span class="lineno">12509</span>&#160;<span class="preprocessor">#define MPU_CESR_REG(base)                       ((base)-&gt;CESR)</span></div>
<div class="line"><a name="l12510"></a><span class="lineno">12510</span>&#160;<span class="preprocessor">#define MPU_EAR_REG(base,index)                  ((base)-&gt;SP[index].EAR)</span></div>
<div class="line"><a name="l12511"></a><span class="lineno">12511</span>&#160;<span class="preprocessor">#define MPU_EDR_REG(base,index)                  ((base)-&gt;SP[index].EDR)</span></div>
<div class="line"><a name="l12512"></a><span class="lineno">12512</span>&#160;<span class="preprocessor">#define MPU_WORD_REG(base,index,index2)          ((base)-&gt;WORD[index][index2])</span></div>
<div class="line"><a name="l12513"></a><span class="lineno">12513</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_REG(base,index)               ((base)-&gt;RGDAAC[index])</span></div>
<div class="line"><a name="l12514"></a><span class="lineno">12514</span>&#160; <span class="comment">/* end of group MPU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l12518"></a><span class="lineno">12518</span>&#160;</div>
<div class="line"><a name="l12519"></a><span class="lineno">12519</span>&#160;</div>
<div class="line"><a name="l12520"></a><span class="lineno">12520</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12521"></a><span class="lineno">12521</span>&#160;<span class="comment">   -- MPU Register Masks</span></div>
<div class="line"><a name="l12522"></a><span class="lineno">12522</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12523"></a><span class="lineno">12523</span>&#160;</div>
<div class="line"><a name="l12529"></a><span class="lineno">12529</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div>
<div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div>
<div class="line"><a name="l12531"></a><span class="lineno">12531</span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0</span></div>
<div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div>
<div class="line"><a name="l12533"></a><span class="lineno">12533</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8</span></div>
<div class="line"><a name="l12534"></a><span class="lineno">12534</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div>
<div class="line"><a name="l12535"></a><span class="lineno">12535</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div>
<div class="line"><a name="l12536"></a><span class="lineno">12536</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12</span></div>
<div class="line"><a name="l12537"></a><span class="lineno">12537</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div>
<div class="line"><a name="l12538"></a><span class="lineno">12538</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div>
<div class="line"><a name="l12539"></a><span class="lineno">12539</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16</span></div>
<div class="line"><a name="l12540"></a><span class="lineno">12540</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div>
<div class="line"><a name="l12541"></a><span class="lineno">12541</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_MASK                      0xFF000000u</span></div>
<div class="line"><a name="l12542"></a><span class="lineno">12542</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_SHIFT                     24</span></div>
<div class="line"><a name="l12543"></a><span class="lineno">12543</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR_SHIFT))&amp;MPU_CESR_SPERR_MASK)</span></div>
<div class="line"><a name="l12544"></a><span class="lineno">12544</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div>
<div class="line"><a name="l12545"></a><span class="lineno">12545</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l12546"></a><span class="lineno">12546</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0</span></div>
<div class="line"><a name="l12547"></a><span class="lineno">12547</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div>
<div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;<span class="comment">/* EDR Bit Fields */</span></div>
<div class="line"><a name="l12549"></a><span class="lineno">12549</span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div>
<div class="line"><a name="l12550"></a><span class="lineno">12550</span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0</span></div>
<div class="line"><a name="l12551"></a><span class="lineno">12551</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div>
<div class="line"><a name="l12552"></a><span class="lineno">12552</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1</span></div>
<div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div>
<div class="line"><a name="l12554"></a><span class="lineno">12554</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div>
<div class="line"><a name="l12555"></a><span class="lineno">12555</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4</span></div>
<div class="line"><a name="l12556"></a><span class="lineno">12556</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div>
<div class="line"><a name="l12557"></a><span class="lineno">12557</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_MASK                        0xFF00u</span></div>
<div class="line"><a name="l12558"></a><span class="lineno">12558</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_SHIFT                       8</span></div>
<div class="line"><a name="l12559"></a><span class="lineno">12559</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EPID_SHIFT))&amp;MPU_EDR_EPID_MASK)</span></div>
<div class="line"><a name="l12560"></a><span class="lineno">12560</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div>
<div class="line"><a name="l12561"></a><span class="lineno">12561</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16</span></div>
<div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div>
<div class="line"><a name="l12563"></a><span class="lineno">12563</span>&#160;<span class="comment">/* WORD Bit Fields */</span></div>
<div class="line"><a name="l12564"></a><span class="lineno">12564</span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_MASK                        0x1u</span></div>
<div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_SHIFT                       0</span></div>
<div class="line"><a name="l12566"></a><span class="lineno">12566</span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_MASK                       0x7u</span></div>
<div class="line"><a name="l12567"></a><span class="lineno">12567</span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_SHIFT                      0</span></div>
<div class="line"><a name="l12568"></a><span class="lineno">12568</span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0UM_SHIFT))&amp;MPU_WORD_M0UM_MASK)</span></div>
<div class="line"><a name="l12569"></a><span class="lineno">12569</span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_MASK                       0x18u</span></div>
<div class="line"><a name="l12570"></a><span class="lineno">12570</span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_SHIFT                      3</span></div>
<div class="line"><a name="l12571"></a><span class="lineno">12571</span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0SM_SHIFT))&amp;MPU_WORD_M0SM_MASK)</span></div>
<div class="line"><a name="l12572"></a><span class="lineno">12572</span>&#160;<span class="preprocessor">#define MPU_WORD_M0PE_MASK                       0x20u</span></div>
<div class="line"><a name="l12573"></a><span class="lineno">12573</span>&#160;<span class="preprocessor">#define MPU_WORD_M0PE_SHIFT                      5</span></div>
<div class="line"><a name="l12574"></a><span class="lineno">12574</span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_MASK                    0xFFFFFFE0u</span></div>
<div class="line"><a name="l12575"></a><span class="lineno">12575</span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_SHIFT                   5</span></div>
<div class="line"><a name="l12576"></a><span class="lineno">12576</span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_ENDADDR_SHIFT))&amp;MPU_WORD_ENDADDR_MASK)</span></div>
<div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_MASK                    0xFFFFFFE0u</span></div>
<div class="line"><a name="l12578"></a><span class="lineno">12578</span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_SHIFT                   5</span></div>
<div class="line"><a name="l12579"></a><span class="lineno">12579</span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_SRTADDR_SHIFT))&amp;MPU_WORD_SRTADDR_MASK)</span></div>
<div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_MASK                       0x1C0u</span></div>
<div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_SHIFT                      6</span></div>
<div class="line"><a name="l12582"></a><span class="lineno">12582</span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1UM_SHIFT))&amp;MPU_WORD_M1UM_MASK)</span></div>
<div class="line"><a name="l12583"></a><span class="lineno">12583</span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_MASK                       0x600u</span></div>
<div class="line"><a name="l12584"></a><span class="lineno">12584</span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_SHIFT                      9</span></div>
<div class="line"><a name="l12585"></a><span class="lineno">12585</span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1SM_SHIFT))&amp;MPU_WORD_M1SM_MASK)</span></div>
<div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;<span class="preprocessor">#define MPU_WORD_M1PE_MASK                       0x800u</span></div>
<div class="line"><a name="l12587"></a><span class="lineno">12587</span>&#160;<span class="preprocessor">#define MPU_WORD_M1PE_SHIFT                      11</span></div>
<div class="line"><a name="l12588"></a><span class="lineno">12588</span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_MASK                       0x7000u</span></div>
<div class="line"><a name="l12589"></a><span class="lineno">12589</span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_SHIFT                      12</span></div>
<div class="line"><a name="l12590"></a><span class="lineno">12590</span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2UM_SHIFT))&amp;MPU_WORD_M2UM_MASK)</span></div>
<div class="line"><a name="l12591"></a><span class="lineno">12591</span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_MASK                       0x18000u</span></div>
<div class="line"><a name="l12592"></a><span class="lineno">12592</span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_SHIFT                      15</span></div>
<div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2SM_SHIFT))&amp;MPU_WORD_M2SM_MASK)</span></div>
<div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;<span class="preprocessor">#define MPU_WORD_PIDMASK_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;<span class="preprocessor">#define MPU_WORD_PIDMASK_SHIFT                   16</span></div>
<div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;<span class="preprocessor">#define MPU_WORD_PIDMASK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_PIDMASK_SHIFT))&amp;MPU_WORD_PIDMASK_MASK)</span></div>
<div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;<span class="preprocessor">#define MPU_WORD_M2PE_MASK                       0x20000u</span></div>
<div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;<span class="preprocessor">#define MPU_WORD_M2PE_SHIFT                      17</span></div>
<div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_MASK                       0x1C0000u</span></div>
<div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_SHIFT                      18</span></div>
<div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3UM_SHIFT))&amp;MPU_WORD_M3UM_MASK)</span></div>
<div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_MASK                       0x600000u</span></div>
<div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_SHIFT                      21</span></div>
<div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3SM_SHIFT))&amp;MPU_WORD_M3SM_MASK)</span></div>
<div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160;<span class="preprocessor">#define MPU_WORD_M3PE_MASK                       0x800000u</span></div>
<div class="line"><a name="l12606"></a><span class="lineno">12606</span>&#160;<span class="preprocessor">#define MPU_WORD_M3PE_SHIFT                      23</span></div>
<div class="line"><a name="l12607"></a><span class="lineno">12607</span>&#160;<span class="preprocessor">#define MPU_WORD_PID_MASK                        0xFF000000u</span></div>
<div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;<span class="preprocessor">#define MPU_WORD_PID_SHIFT                       24</span></div>
<div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;<span class="preprocessor">#define MPU_WORD_PID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_PID_SHIFT))&amp;MPU_WORD_PID_MASK)</span></div>
<div class="line"><a name="l12610"></a><span class="lineno">12610</span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_MASK                       0x1000000u</span></div>
<div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_SHIFT                      24</span></div>
<div class="line"><a name="l12612"></a><span class="lineno">12612</span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_MASK                       0x2000000u</span></div>
<div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_SHIFT                      25</span></div>
<div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_MASK                       0x4000000u</span></div>
<div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_SHIFT                      26</span></div>
<div class="line"><a name="l12616"></a><span class="lineno">12616</span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_MASK                       0x8000000u</span></div>
<div class="line"><a name="l12617"></a><span class="lineno">12617</span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_SHIFT                      27</span></div>
<div class="line"><a name="l12618"></a><span class="lineno">12618</span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_MASK                       0x10000000u</span></div>
<div class="line"><a name="l12619"></a><span class="lineno">12619</span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_SHIFT                      28</span></div>
<div class="line"><a name="l12620"></a><span class="lineno">12620</span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_MASK                       0x20000000u</span></div>
<div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_SHIFT                      29</span></div>
<div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_MASK                       0x40000000u</span></div>
<div class="line"><a name="l12623"></a><span class="lineno">12623</span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_SHIFT                      30</span></div>
<div class="line"><a name="l12624"></a><span class="lineno">12624</span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_MASK                       0x80000000u</span></div>
<div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_SHIFT                      31</span></div>
<div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;<span class="comment">/* RGDAAC Bit Fields */</span></div>
<div class="line"><a name="l12627"></a><span class="lineno">12627</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div>
<div class="line"><a name="l12628"></a><span class="lineno">12628</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0</span></div>
<div class="line"><a name="l12629"></a><span class="lineno">12629</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div>
<div class="line"><a name="l12630"></a><span class="lineno">12630</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div>
<div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3</span></div>
<div class="line"><a name="l12632"></a><span class="lineno">12632</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div>
<div class="line"><a name="l12633"></a><span class="lineno">12633</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_MASK                     0x20u</span></div>
<div class="line"><a name="l12634"></a><span class="lineno">12634</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_SHIFT                    5</span></div>
<div class="line"><a name="l12635"></a><span class="lineno">12635</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div>
<div class="line"><a name="l12636"></a><span class="lineno">12636</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6</span></div>
<div class="line"><a name="l12637"></a><span class="lineno">12637</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div>
<div class="line"><a name="l12638"></a><span class="lineno">12638</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div>
<div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9</span></div>
<div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div>
<div class="line"><a name="l12641"></a><span class="lineno">12641</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_MASK                     0x800u</span></div>
<div class="line"><a name="l12642"></a><span class="lineno">12642</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_SHIFT                    11</span></div>
<div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div>
<div class="line"><a name="l12644"></a><span class="lineno">12644</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12</span></div>
<div class="line"><a name="l12645"></a><span class="lineno">12645</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div>
<div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div>
<div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15</span></div>
<div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div>
<div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2PE_MASK                     0x20000u</span></div>
<div class="line"><a name="l12650"></a><span class="lineno">12650</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2PE_SHIFT                    17</span></div>
<div class="line"><a name="l12651"></a><span class="lineno">12651</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div>
<div class="line"><a name="l12652"></a><span class="lineno">12652</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18</span></div>
<div class="line"><a name="l12653"></a><span class="lineno">12653</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div>
<div class="line"><a name="l12654"></a><span class="lineno">12654</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div>
<div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21</span></div>
<div class="line"><a name="l12656"></a><span class="lineno">12656</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div>
<div class="line"><a name="l12657"></a><span class="lineno">12657</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3PE_MASK                     0x800000u</span></div>
<div class="line"><a name="l12658"></a><span class="lineno">12658</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3PE_SHIFT                    23</span></div>
<div class="line"><a name="l12659"></a><span class="lineno">12659</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div>
<div class="line"><a name="l12660"></a><span class="lineno">12660</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24</span></div>
<div class="line"><a name="l12661"></a><span class="lineno">12661</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div>
<div class="line"><a name="l12662"></a><span class="lineno">12662</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25</span></div>
<div class="line"><a name="l12663"></a><span class="lineno">12663</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div>
<div class="line"><a name="l12664"></a><span class="lineno">12664</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26</span></div>
<div class="line"><a name="l12665"></a><span class="lineno">12665</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div>
<div class="line"><a name="l12666"></a><span class="lineno">12666</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27</span></div>
<div class="line"><a name="l12667"></a><span class="lineno">12667</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div>
<div class="line"><a name="l12668"></a><span class="lineno">12668</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28</span></div>
<div class="line"><a name="l12669"></a><span class="lineno">12669</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div>
<div class="line"><a name="l12670"></a><span class="lineno">12670</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29</span></div>
<div class="line"><a name="l12671"></a><span class="lineno">12671</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div>
<div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30</span></div>
<div class="line"><a name="l12673"></a><span class="lineno">12673</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div>
<div class="line"><a name="l12674"></a><span class="lineno">12674</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31</span></div>
<div class="line"><a name="l12675"></a><span class="lineno">12675</span>&#160; <span class="comment">/* end of group MPU_Register_Masks */</span></div>
<div class="line"><a name="l12679"></a><span class="lineno">12679</span>&#160;</div>
<div class="line"><a name="l12680"></a><span class="lineno">12680</span>&#160;</div>
<div class="line"><a name="l12681"></a><span class="lineno">12681</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l12683"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral.html#gae2d60f80178d84225d77e5f0214d1f1d">12683</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTR                             ((MPU_MemMapPtr)0x4000D000u)</span></div>
<div class="line"><a name="l12684"></a><span class="lineno">12684</span>&#160;</div>
<div class="line"><a name="l12685"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral.html#ga78460c4504e0b1effc8715d3fdb92f25">12685</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTRS                            { MPU_BASE_PTR }</span></div>
<div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;</div>
<div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12688"></a><span class="lineno">12688</span>&#160;<span class="comment">   -- MPU - Register accessor macros</span></div>
<div class="line"><a name="l12689"></a><span class="lineno">12689</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12690"></a><span class="lineno">12690</span>&#160;</div>
<div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160;<span class="comment">/* MPU - Register instance definitions */</span></div>
<div class="line"><a name="l12698"></a><span class="lineno">12698</span>&#160;<span class="comment">/* MPU */</span></div>
<div class="line"><a name="l12699"></a><span class="lineno">12699</span>&#160;<span class="preprocessor">#define MPU_CESR                                 MPU_CESR_REG(MPU_BASE_PTR)</span></div>
<div class="line"><a name="l12700"></a><span class="lineno">12700</span>&#160;<span class="preprocessor">#define MPU_EAR0                                 MPU_EAR_REG(MPU_BASE_PTR,0)</span></div>
<div class="line"><a name="l12701"></a><span class="lineno">12701</span>&#160;<span class="preprocessor">#define MPU_EDR0                                 MPU_EDR_REG(MPU_BASE_PTR,0)</span></div>
<div class="line"><a name="l12702"></a><span class="lineno">12702</span>&#160;<span class="preprocessor">#define MPU_EAR1                                 MPU_EAR_REG(MPU_BASE_PTR,1)</span></div>
<div class="line"><a name="l12703"></a><span class="lineno">12703</span>&#160;<span class="preprocessor">#define MPU_EDR1                                 MPU_EDR_REG(MPU_BASE_PTR,1)</span></div>
<div class="line"><a name="l12704"></a><span class="lineno">12704</span>&#160;<span class="preprocessor">#define MPU_EAR2                                 MPU_EAR_REG(MPU_BASE_PTR,2)</span></div>
<div class="line"><a name="l12705"></a><span class="lineno">12705</span>&#160;<span class="preprocessor">#define MPU_EDR2                                 MPU_EDR_REG(MPU_BASE_PTR,2)</span></div>
<div class="line"><a name="l12706"></a><span class="lineno">12706</span>&#160;<span class="preprocessor">#define MPU_EAR3                                 MPU_EAR_REG(MPU_BASE_PTR,3)</span></div>
<div class="line"><a name="l12707"></a><span class="lineno">12707</span>&#160;<span class="preprocessor">#define MPU_EDR3                                 MPU_EDR_REG(MPU_BASE_PTR,3)</span></div>
<div class="line"><a name="l12708"></a><span class="lineno">12708</span>&#160;<span class="preprocessor">#define MPU_EAR4                                 MPU_EAR_REG(MPU_BASE_PTR,4)</span></div>
<div class="line"><a name="l12709"></a><span class="lineno">12709</span>&#160;<span class="preprocessor">#define MPU_EDR4                                 MPU_EDR_REG(MPU_BASE_PTR,4)</span></div>
<div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,0,0)</span></div>
<div class="line"><a name="l12711"></a><span class="lineno">12711</span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,0,1)</span></div>
<div class="line"><a name="l12712"></a><span class="lineno">12712</span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,0,2)</span></div>
<div class="line"><a name="l12713"></a><span class="lineno">12713</span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,0,3)</span></div>
<div class="line"><a name="l12714"></a><span class="lineno">12714</span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,1,0)</span></div>
<div class="line"><a name="l12715"></a><span class="lineno">12715</span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,1,1)</span></div>
<div class="line"><a name="l12716"></a><span class="lineno">12716</span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,1,2)</span></div>
<div class="line"><a name="l12717"></a><span class="lineno">12717</span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,1,3)</span></div>
<div class="line"><a name="l12718"></a><span class="lineno">12718</span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,2,0)</span></div>
<div class="line"><a name="l12719"></a><span class="lineno">12719</span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,2,1)</span></div>
<div class="line"><a name="l12720"></a><span class="lineno">12720</span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,2,2)</span></div>
<div class="line"><a name="l12721"></a><span class="lineno">12721</span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,2,3)</span></div>
<div class="line"><a name="l12722"></a><span class="lineno">12722</span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,3,0)</span></div>
<div class="line"><a name="l12723"></a><span class="lineno">12723</span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,3,1)</span></div>
<div class="line"><a name="l12724"></a><span class="lineno">12724</span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,3,2)</span></div>
<div class="line"><a name="l12725"></a><span class="lineno">12725</span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,3,3)</span></div>
<div class="line"><a name="l12726"></a><span class="lineno">12726</span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,4,0)</span></div>
<div class="line"><a name="l12727"></a><span class="lineno">12727</span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,4,1)</span></div>
<div class="line"><a name="l12728"></a><span class="lineno">12728</span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,4,2)</span></div>
<div class="line"><a name="l12729"></a><span class="lineno">12729</span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,4,3)</span></div>
<div class="line"><a name="l12730"></a><span class="lineno">12730</span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,5,0)</span></div>
<div class="line"><a name="l12731"></a><span class="lineno">12731</span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,5,1)</span></div>
<div class="line"><a name="l12732"></a><span class="lineno">12732</span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,5,2)</span></div>
<div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,5,3)</span></div>
<div class="line"><a name="l12734"></a><span class="lineno">12734</span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,6,0)</span></div>
<div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,6,1)</span></div>
<div class="line"><a name="l12736"></a><span class="lineno">12736</span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,6,2)</span></div>
<div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,6,3)</span></div>
<div class="line"><a name="l12738"></a><span class="lineno">12738</span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,7,0)</span></div>
<div class="line"><a name="l12739"></a><span class="lineno">12739</span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,7,1)</span></div>
<div class="line"><a name="l12740"></a><span class="lineno">12740</span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,7,2)</span></div>
<div class="line"><a name="l12741"></a><span class="lineno">12741</span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,7,3)</span></div>
<div class="line"><a name="l12742"></a><span class="lineno">12742</span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,8,0)</span></div>
<div class="line"><a name="l12743"></a><span class="lineno">12743</span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,8,1)</span></div>
<div class="line"><a name="l12744"></a><span class="lineno">12744</span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,8,2)</span></div>
<div class="line"><a name="l12745"></a><span class="lineno">12745</span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,8,3)</span></div>
<div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,9,0)</span></div>
<div class="line"><a name="l12747"></a><span class="lineno">12747</span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,9,1)</span></div>
<div class="line"><a name="l12748"></a><span class="lineno">12748</span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,9,2)</span></div>
<div class="line"><a name="l12749"></a><span class="lineno">12749</span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,9,3)</span></div>
<div class="line"><a name="l12750"></a><span class="lineno">12750</span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD0                          MPU_WORD_REG(MPU_BASE_PTR,10,0)</span></div>
<div class="line"><a name="l12751"></a><span class="lineno">12751</span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD1                          MPU_WORD_REG(MPU_BASE_PTR,10,1)</span></div>
<div class="line"><a name="l12752"></a><span class="lineno">12752</span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD2                          MPU_WORD_REG(MPU_BASE_PTR,10,2)</span></div>
<div class="line"><a name="l12753"></a><span class="lineno">12753</span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD3                          MPU_WORD_REG(MPU_BASE_PTR,10,3)</span></div>
<div class="line"><a name="l12754"></a><span class="lineno">12754</span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD0                          MPU_WORD_REG(MPU_BASE_PTR,11,0)</span></div>
<div class="line"><a name="l12755"></a><span class="lineno">12755</span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD1                          MPU_WORD_REG(MPU_BASE_PTR,11,1)</span></div>
<div class="line"><a name="l12756"></a><span class="lineno">12756</span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD2                          MPU_WORD_REG(MPU_BASE_PTR,11,2)</span></div>
<div class="line"><a name="l12757"></a><span class="lineno">12757</span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD3                          MPU_WORD_REG(MPU_BASE_PTR,11,3)</span></div>
<div class="line"><a name="l12758"></a><span class="lineno">12758</span>&#160;<span class="preprocessor">#define MPU_RGD12_WORD0                          MPU_WORD_REG(MPU_BASE_PTR,12,0)</span></div>
<div class="line"><a name="l12759"></a><span class="lineno">12759</span>&#160;<span class="preprocessor">#define MPU_RGD12_WORD1                          MPU_WORD_REG(MPU_BASE_PTR,12,1)</span></div>
<div class="line"><a name="l12760"></a><span class="lineno">12760</span>&#160;<span class="preprocessor">#define MPU_RGD12_WORD2                          MPU_WORD_REG(MPU_BASE_PTR,12,2)</span></div>
<div class="line"><a name="l12761"></a><span class="lineno">12761</span>&#160;<span class="preprocessor">#define MPU_RGD12_WORD3                          MPU_WORD_REG(MPU_BASE_PTR,12,3)</span></div>
<div class="line"><a name="l12762"></a><span class="lineno">12762</span>&#160;<span class="preprocessor">#define MPU_RGD13_WORD0                          MPU_WORD_REG(MPU_BASE_PTR,13,0)</span></div>
<div class="line"><a name="l12763"></a><span class="lineno">12763</span>&#160;<span class="preprocessor">#define MPU_RGD13_WORD1                          MPU_WORD_REG(MPU_BASE_PTR,13,1)</span></div>
<div class="line"><a name="l12764"></a><span class="lineno">12764</span>&#160;<span class="preprocessor">#define MPU_RGD13_WORD2                          MPU_WORD_REG(MPU_BASE_PTR,13,2)</span></div>
<div class="line"><a name="l12765"></a><span class="lineno">12765</span>&#160;<span class="preprocessor">#define MPU_RGD13_WORD3                          MPU_WORD_REG(MPU_BASE_PTR,13,3)</span></div>
<div class="line"><a name="l12766"></a><span class="lineno">12766</span>&#160;<span class="preprocessor">#define MPU_RGD14_WORD0                          MPU_WORD_REG(MPU_BASE_PTR,14,0)</span></div>
<div class="line"><a name="l12767"></a><span class="lineno">12767</span>&#160;<span class="preprocessor">#define MPU_RGD14_WORD1                          MPU_WORD_REG(MPU_BASE_PTR,14,1)</span></div>
<div class="line"><a name="l12768"></a><span class="lineno">12768</span>&#160;<span class="preprocessor">#define MPU_RGD14_WORD2                          MPU_WORD_REG(MPU_BASE_PTR,14,2)</span></div>
<div class="line"><a name="l12769"></a><span class="lineno">12769</span>&#160;<span class="preprocessor">#define MPU_RGD14_WORD3                          MPU_WORD_REG(MPU_BASE_PTR,14,3)</span></div>
<div class="line"><a name="l12770"></a><span class="lineno">12770</span>&#160;<span class="preprocessor">#define MPU_RGD15_WORD0                          MPU_WORD_REG(MPU_BASE_PTR,15,0)</span></div>
<div class="line"><a name="l12771"></a><span class="lineno">12771</span>&#160;<span class="preprocessor">#define MPU_RGD15_WORD1                          MPU_WORD_REG(MPU_BASE_PTR,15,1)</span></div>
<div class="line"><a name="l12772"></a><span class="lineno">12772</span>&#160;<span class="preprocessor">#define MPU_RGD15_WORD2                          MPU_WORD_REG(MPU_BASE_PTR,15,2)</span></div>
<div class="line"><a name="l12773"></a><span class="lineno">12773</span>&#160;<span class="preprocessor">#define MPU_RGD15_WORD3                          MPU_WORD_REG(MPU_BASE_PTR,15,3)</span></div>
<div class="line"><a name="l12774"></a><span class="lineno">12774</span>&#160;<span class="preprocessor">#define MPU_RGDAAC0                              MPU_RGDAAC_REG(MPU_BASE_PTR,0)</span></div>
<div class="line"><a name="l12775"></a><span class="lineno">12775</span>&#160;<span class="preprocessor">#define MPU_RGDAAC1                              MPU_RGDAAC_REG(MPU_BASE_PTR,1)</span></div>
<div class="line"><a name="l12776"></a><span class="lineno">12776</span>&#160;<span class="preprocessor">#define MPU_RGDAAC2                              MPU_RGDAAC_REG(MPU_BASE_PTR,2)</span></div>
<div class="line"><a name="l12777"></a><span class="lineno">12777</span>&#160;<span class="preprocessor">#define MPU_RGDAAC3                              MPU_RGDAAC_REG(MPU_BASE_PTR,3)</span></div>
<div class="line"><a name="l12778"></a><span class="lineno">12778</span>&#160;<span class="preprocessor">#define MPU_RGDAAC4                              MPU_RGDAAC_REG(MPU_BASE_PTR,4)</span></div>
<div class="line"><a name="l12779"></a><span class="lineno">12779</span>&#160;<span class="preprocessor">#define MPU_RGDAAC5                              MPU_RGDAAC_REG(MPU_BASE_PTR,5)</span></div>
<div class="line"><a name="l12780"></a><span class="lineno">12780</span>&#160;<span class="preprocessor">#define MPU_RGDAAC6                              MPU_RGDAAC_REG(MPU_BASE_PTR,6)</span></div>
<div class="line"><a name="l12781"></a><span class="lineno">12781</span>&#160;<span class="preprocessor">#define MPU_RGDAAC7                              MPU_RGDAAC_REG(MPU_BASE_PTR,7)</span></div>
<div class="line"><a name="l12782"></a><span class="lineno">12782</span>&#160;<span class="preprocessor">#define MPU_RGDAAC8                              MPU_RGDAAC_REG(MPU_BASE_PTR,8)</span></div>
<div class="line"><a name="l12783"></a><span class="lineno">12783</span>&#160;<span class="preprocessor">#define MPU_RGDAAC9                              MPU_RGDAAC_REG(MPU_BASE_PTR,9)</span></div>
<div class="line"><a name="l12784"></a><span class="lineno">12784</span>&#160;<span class="preprocessor">#define MPU_RGDAAC10                             MPU_RGDAAC_REG(MPU_BASE_PTR,10)</span></div>
<div class="line"><a name="l12785"></a><span class="lineno">12785</span>&#160;<span class="preprocessor">#define MPU_RGDAAC11                             MPU_RGDAAC_REG(MPU_BASE_PTR,11)</span></div>
<div class="line"><a name="l12786"></a><span class="lineno">12786</span>&#160;<span class="preprocessor">#define MPU_RGDAAC12                             MPU_RGDAAC_REG(MPU_BASE_PTR,12)</span></div>
<div class="line"><a name="l12787"></a><span class="lineno">12787</span>&#160;<span class="preprocessor">#define MPU_RGDAAC13                             MPU_RGDAAC_REG(MPU_BASE_PTR,13)</span></div>
<div class="line"><a name="l12788"></a><span class="lineno">12788</span>&#160;<span class="preprocessor">#define MPU_RGDAAC14                             MPU_RGDAAC_REG(MPU_BASE_PTR,14)</span></div>
<div class="line"><a name="l12789"></a><span class="lineno">12789</span>&#160;<span class="preprocessor">#define MPU_RGDAAC15                             MPU_RGDAAC_REG(MPU_BASE_PTR,15)</span></div>
<div class="line"><a name="l12790"></a><span class="lineno">12790</span>&#160;</div>
<div class="line"><a name="l12791"></a><span class="lineno">12791</span>&#160;<span class="comment">/* MPU - Register array accessors */</span></div>
<div class="line"><a name="l12792"></a><span class="lineno">12792</span>&#160;<span class="preprocessor">#define MPU_EAR(index)                           MPU_EAR_REG(MPU_BASE_PTR,index)</span></div>
<div class="line"><a name="l12793"></a><span class="lineno">12793</span>&#160;<span class="preprocessor">#define MPU_EDR(index)                           MPU_EDR_REG(MPU_BASE_PTR,index)</span></div>
<div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="preprocessor">#define MPU_WORD(index,index2)                   MPU_WORD_REG(MPU_BASE_PTR,index,index2)</span></div>
<div class="line"><a name="l12795"></a><span class="lineno">12795</span>&#160;<span class="preprocessor">#define MPU_RGDAAC(index)                        MPU_RGDAAC_REG(MPU_BASE_PTR,index)</span></div>
<div class="line"><a name="l12796"></a><span class="lineno">12796</span>&#160; <span class="comment">/* end of group MPU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;</div>
<div class="line"><a name="l12801"></a><span class="lineno">12801</span>&#160; <span class="comment">/* end of group MPU_Peripheral */</span></div>
<div class="line"><a name="l12805"></a><span class="lineno">12805</span>&#160;</div>
<div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;</div>
<div class="line"><a name="l12807"></a><span class="lineno">12807</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12808"></a><span class="lineno">12808</span>&#160;<span class="comment">   -- NFC</span></div>
<div class="line"><a name="l12809"></a><span class="lineno">12809</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12810"></a><span class="lineno">12810</span>&#160;</div>
<div class="line"><a name="l12821"></a><span class="lineno"><a class="line" href="group___n_f_c___peripheral.html#ga32c5323845ab95c7cfead7aae2bf765c">12821</a></span>&#160;<span class="preprocessor">#define NFC_SRAM_B0_REG(base,index)       ((base)-&gt;RESERVED_0[index])</span></div>
<div class="line"><a name="l12822"></a><span class="lineno">12822</span>&#160;<span class="preprocessor">#define NFC_SRAM_B1_REG(base,index)       ((base)-&gt;RESERVED_0[index+0x1000u])</span></div>
<div class="line"><a name="l12823"></a><span class="lineno">12823</span>&#160;<span class="preprocessor">#define NFC_SRAM_B2_REG(base,index)       ((base)-&gt;RESERVED_0[index+0x2000u])</span></div>
<div class="line"><a name="l12824"></a><span class="lineno">12824</span>&#160;<span class="preprocessor">#define NFC_SRAM_B3_REG(base,index)       ((base)-&gt;RESERVED_0[index+0x3000u])</span></div>
<div class="line"><a name="l12825"></a><span class="lineno">12825</span>&#160;</div>
<div class="line"><a name="l12826"></a><span class="lineno">12826</span>&#160;<span class="preprocessor">#define NFC_SRAM_B0(index)                 NFC_SRAM_B0_REG(NFC_BASE_PTR,index)</span></div>
<div class="line"><a name="l12827"></a><span class="lineno">12827</span>&#160;<span class="preprocessor">#define NFC_SRAM_B1(index)                 NFC_SRAM_B1_REG(NFC_BASE_PTR,index)</span></div>
<div class="line"><a name="l12828"></a><span class="lineno">12828</span>&#160;<span class="preprocessor">#define NFC_SRAM_B2(index)                 NFC_SRAM_B2_REG(NFC_BASE_PTR,index)</span></div>
<div class="line"><a name="l12829"></a><span class="lineno">12829</span>&#160;<span class="preprocessor">#define NFC_SRAM_B3(index)                 NFC_SRAM_B3_REG(NFC_BASE_PTR,index)</span></div>
<div class="line"><a name="l12830"></a><span class="lineno">12830</span>&#160;</div>
<div class="line"><a name="l12832"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html">12832</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_f_c___mem_map.html">NFC_MemMap</a> {</div>
<div class="line"><a name="l12833"></a><span class="lineno">12833</span>&#160;  uint8_t RESERVED_0[16128];</div>
<div class="line"><a name="l12834"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#a38a4f2f5e205a3efabe1b57a630df44a">12834</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#a38a4f2f5e205a3efabe1b57a630df44a">CMD1</a>;                                   </div>
<div class="line"><a name="l12835"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#a0445e1306dc6c5367e5fcbe28af5549d">12835</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#a0445e1306dc6c5367e5fcbe28af5549d">CMD2</a>;                                   </div>
<div class="line"><a name="l12836"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#aa3489d3c17a78186e56e52e2a6a13fd5">12836</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#aa3489d3c17a78186e56e52e2a6a13fd5">CAR</a>;                                    </div>
<div class="line"><a name="l12837"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#a3f377c9911d9d67731bb4df00fdfd4ce">12837</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#a3f377c9911d9d67731bb4df00fdfd4ce">RAR</a>;                                    </div>
<div class="line"><a name="l12838"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#a04979c6bc6304d65c8eb943a841f147a">12838</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#a04979c6bc6304d65c8eb943a841f147a">RPT</a>;                                    </div>
<div class="line"><a name="l12839"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#ac1117c3d35d9348dac417db834474995">12839</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#ac1117c3d35d9348dac417db834474995">RAI</a>;                                    </div>
<div class="line"><a name="l12840"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#aa8cce6d11c86d6e15a8dcb5df513627e">12840</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#aa8cce6d11c86d6e15a8dcb5df513627e">SR1</a>;                                    </div>
<div class="line"><a name="l12841"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#ac3b02492f50adbb1ec4c964536f627b6">12841</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#ac3b02492f50adbb1ec4c964536f627b6">SR2</a>;                                    </div>
<div class="line"><a name="l12842"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#a32bec2bfd84ae10fe9ddaaab24ff5c22">12842</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#a32bec2bfd84ae10fe9ddaaab24ff5c22">DMA1</a>;                                   </div>
<div class="line"><a name="l12843"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#a2298f2d3e420d2c1fce42acf53f21162">12843</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#a2298f2d3e420d2c1fce42acf53f21162">DMACFG</a>;                                 </div>
<div class="line"><a name="l12844"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#acb4d1261ff3c34b54bc5c14496f742ac">12844</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#acb4d1261ff3c34b54bc5c14496f742ac">SWAP</a>;                                   </div>
<div class="line"><a name="l12845"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#a8263ed8790e41b153858d933ec8c7fef">12845</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#a8263ed8790e41b153858d933ec8c7fef">SECSZ</a>;                                  </div>
<div class="line"><a name="l12846"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#ae368f579cd01d726ce07b35082b929ac">12846</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#ae368f579cd01d726ce07b35082b929ac">CFG</a>;                                    </div>
<div class="line"><a name="l12847"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#aa2667641c24abf862e7607182a7be1cb">12847</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#aa2667641c24abf862e7607182a7be1cb">DMA2</a>;                                   </div>
<div class="line"><a name="l12848"></a><span class="lineno"><a class="line" href="struct_n_f_c___mem_map.html#ab881e0b3bb6ef5ea9a34096c0968cedb">12848</a></span>&#160;  uint32_t <a class="code" href="struct_n_f_c___mem_map.html#ab881e0b3bb6ef5ea9a34096c0968cedb">ISR</a>;                                    </div>
<div class="line"><a name="l12849"></a><span class="lineno">12849</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___n_f_c___peripheral.html#gaf3e8f07065c3774f37c511c92cb3a80c">NFC_MemMapPtr</a>;</div>
<div class="line"><a name="l12850"></a><span class="lineno">12850</span>&#160;</div>
<div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12852"></a><span class="lineno">12852</span>&#160;<span class="comment">   -- NFC - Register accessor macros</span></div>
<div class="line"><a name="l12853"></a><span class="lineno">12853</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12854"></a><span class="lineno">12854</span>&#160;</div>
<div class="line"><a name="l12861"></a><span class="lineno">12861</span>&#160;<span class="comment">/* NFC - Register accessors */</span></div>
<div class="line"><a name="l12862"></a><span class="lineno">12862</span>&#160;<span class="preprocessor">#define NFC_CMD1_REG(base)                       ((base)-&gt;CMD1)</span></div>
<div class="line"><a name="l12863"></a><span class="lineno">12863</span>&#160;<span class="preprocessor">#define NFC_CMD2_REG(base)                       ((base)-&gt;CMD2)</span></div>
<div class="line"><a name="l12864"></a><span class="lineno">12864</span>&#160;<span class="preprocessor">#define NFC_CAR_REG(base)                        ((base)-&gt;CAR)</span></div>
<div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160;<span class="preprocessor">#define NFC_RAR_REG(base)                        ((base)-&gt;RAR)</span></div>
<div class="line"><a name="l12866"></a><span class="lineno">12866</span>&#160;<span class="preprocessor">#define NFC_RPT_REG(base)                        ((base)-&gt;RPT)</span></div>
<div class="line"><a name="l12867"></a><span class="lineno">12867</span>&#160;<span class="preprocessor">#define NFC_RAI_REG(base)                        ((base)-&gt;RAI)</span></div>
<div class="line"><a name="l12868"></a><span class="lineno">12868</span>&#160;<span class="preprocessor">#define NFC_SR1_REG(base)                        ((base)-&gt;SR1)</span></div>
<div class="line"><a name="l12869"></a><span class="lineno">12869</span>&#160;<span class="preprocessor">#define NFC_SR2_REG(base)                        ((base)-&gt;SR2)</span></div>
<div class="line"><a name="l12870"></a><span class="lineno">12870</span>&#160;<span class="preprocessor">#define NFC_DMA1_REG(base)                       ((base)-&gt;DMA1)</span></div>
<div class="line"><a name="l12871"></a><span class="lineno">12871</span>&#160;<span class="preprocessor">#define NFC_DMACFG_REG(base)                     ((base)-&gt;DMACFG)</span></div>
<div class="line"><a name="l12872"></a><span class="lineno">12872</span>&#160;<span class="preprocessor">#define NFC_SWAP_REG(base)                       ((base)-&gt;SWAP)</span></div>
<div class="line"><a name="l12873"></a><span class="lineno">12873</span>&#160;<span class="preprocessor">#define NFC_SECSZ_REG(base)                      ((base)-&gt;SECSZ)</span></div>
<div class="line"><a name="l12874"></a><span class="lineno">12874</span>&#160;<span class="preprocessor">#define NFC_CFG_REG(base)                        ((base)-&gt;CFG)</span></div>
<div class="line"><a name="l12875"></a><span class="lineno">12875</span>&#160;<span class="preprocessor">#define NFC_DMA2_REG(base)                       ((base)-&gt;DMA2)</span></div>
<div class="line"><a name="l12876"></a><span class="lineno">12876</span>&#160;<span class="preprocessor">#define NFC_ISR_REG(base)                        ((base)-&gt;ISR)</span></div>
<div class="line"><a name="l12877"></a><span class="lineno">12877</span>&#160; <span class="comment">/* end of group NFC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l12881"></a><span class="lineno">12881</span>&#160;</div>
<div class="line"><a name="l12882"></a><span class="lineno">12882</span>&#160;</div>
<div class="line"><a name="l12883"></a><span class="lineno">12883</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l12884"></a><span class="lineno">12884</span>&#160;<span class="comment">   -- NFC Register Masks</span></div>
<div class="line"><a name="l12885"></a><span class="lineno">12885</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;</div>
<div class="line"><a name="l12892"></a><span class="lineno">12892</span>&#160;<span class="comment">/* CMD1 Bit Fields */</span></div>
<div class="line"><a name="l12893"></a><span class="lineno">12893</span>&#160;<span class="preprocessor">#define NFC_CMD1_BYTE3_MASK                      0xFF0000u</span></div>
<div class="line"><a name="l12894"></a><span class="lineno">12894</span>&#160;<span class="preprocessor">#define NFC_CMD1_BYTE3_SHIFT                     16</span></div>
<div class="line"><a name="l12895"></a><span class="lineno">12895</span>&#160;<span class="preprocessor">#define NFC_CMD1_BYTE3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CMD1_BYTE3_SHIFT))&amp;NFC_CMD1_BYTE3_MASK)</span></div>
<div class="line"><a name="l12896"></a><span class="lineno">12896</span>&#160;<span class="preprocessor">#define NFC_CMD1_BYTE2_MASK                      0xFF000000u</span></div>
<div class="line"><a name="l12897"></a><span class="lineno">12897</span>&#160;<span class="preprocessor">#define NFC_CMD1_BYTE2_SHIFT                     24</span></div>
<div class="line"><a name="l12898"></a><span class="lineno">12898</span>&#160;<span class="preprocessor">#define NFC_CMD1_BYTE2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CMD1_BYTE2_SHIFT))&amp;NFC_CMD1_BYTE2_MASK)</span></div>
<div class="line"><a name="l12899"></a><span class="lineno">12899</span>&#160;<span class="comment">/* CMD2 Bit Fields */</span></div>
<div class="line"><a name="l12900"></a><span class="lineno">12900</span>&#160;<span class="preprocessor">#define NFC_CMD2_BUSY_START_MASK                 0x1u</span></div>
<div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;<span class="preprocessor">#define NFC_CMD2_BUSY_START_SHIFT                0</span></div>
<div class="line"><a name="l12902"></a><span class="lineno">12902</span>&#160;<span class="preprocessor">#define NFC_CMD2_BUFNO_MASK                      0x6u</span></div>
<div class="line"><a name="l12903"></a><span class="lineno">12903</span>&#160;<span class="preprocessor">#define NFC_CMD2_BUFNO_SHIFT                     1</span></div>
<div class="line"><a name="l12904"></a><span class="lineno">12904</span>&#160;<span class="preprocessor">#define NFC_CMD2_BUFNO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CMD2_BUFNO_SHIFT))&amp;NFC_CMD2_BUFNO_MASK)</span></div>
<div class="line"><a name="l12905"></a><span class="lineno">12905</span>&#160;<span class="preprocessor">#define NFC_CMD2_CODE_MASK                       0xFFFF00u</span></div>
<div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;<span class="preprocessor">#define NFC_CMD2_CODE_SHIFT                      8</span></div>
<div class="line"><a name="l12907"></a><span class="lineno">12907</span>&#160;<span class="preprocessor">#define NFC_CMD2_CODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CMD2_CODE_SHIFT))&amp;NFC_CMD2_CODE_MASK)</span></div>
<div class="line"><a name="l12908"></a><span class="lineno">12908</span>&#160;<span class="preprocessor">#define NFC_CMD2_BYTE1_MASK                      0xFF000000u</span></div>
<div class="line"><a name="l12909"></a><span class="lineno">12909</span>&#160;<span class="preprocessor">#define NFC_CMD2_BYTE1_SHIFT                     24</span></div>
<div class="line"><a name="l12910"></a><span class="lineno">12910</span>&#160;<span class="preprocessor">#define NFC_CMD2_BYTE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CMD2_BYTE1_SHIFT))&amp;NFC_CMD2_BYTE1_MASK)</span></div>
<div class="line"><a name="l12911"></a><span class="lineno">12911</span>&#160;<span class="comment">/* CAR Bit Fields */</span></div>
<div class="line"><a name="l12912"></a><span class="lineno">12912</span>&#160;<span class="preprocessor">#define NFC_CAR_BYTE1_MASK                       0xFFu</span></div>
<div class="line"><a name="l12913"></a><span class="lineno">12913</span>&#160;<span class="preprocessor">#define NFC_CAR_BYTE1_SHIFT                      0</span></div>
<div class="line"><a name="l12914"></a><span class="lineno">12914</span>&#160;<span class="preprocessor">#define NFC_CAR_BYTE1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CAR_BYTE1_SHIFT))&amp;NFC_CAR_BYTE1_MASK)</span></div>
<div class="line"><a name="l12915"></a><span class="lineno">12915</span>&#160;<span class="preprocessor">#define NFC_CAR_BYTE2_MASK                       0xFF00u</span></div>
<div class="line"><a name="l12916"></a><span class="lineno">12916</span>&#160;<span class="preprocessor">#define NFC_CAR_BYTE2_SHIFT                      8</span></div>
<div class="line"><a name="l12917"></a><span class="lineno">12917</span>&#160;<span class="preprocessor">#define NFC_CAR_BYTE2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CAR_BYTE2_SHIFT))&amp;NFC_CAR_BYTE2_MASK)</span></div>
<div class="line"><a name="l12918"></a><span class="lineno">12918</span>&#160;<span class="comment">/* RAR Bit Fields */</span></div>
<div class="line"><a name="l12919"></a><span class="lineno">12919</span>&#160;<span class="preprocessor">#define NFC_RAR_BYTE1_MASK                       0xFFu</span></div>
<div class="line"><a name="l12920"></a><span class="lineno">12920</span>&#160;<span class="preprocessor">#define NFC_RAR_BYTE1_SHIFT                      0</span></div>
<div class="line"><a name="l12921"></a><span class="lineno">12921</span>&#160;<span class="preprocessor">#define NFC_RAR_BYTE1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_RAR_BYTE1_SHIFT))&amp;NFC_RAR_BYTE1_MASK)</span></div>
<div class="line"><a name="l12922"></a><span class="lineno">12922</span>&#160;<span class="preprocessor">#define NFC_RAR_BYTE2_MASK                       0xFF00u</span></div>
<div class="line"><a name="l12923"></a><span class="lineno">12923</span>&#160;<span class="preprocessor">#define NFC_RAR_BYTE2_SHIFT                      8</span></div>
<div class="line"><a name="l12924"></a><span class="lineno">12924</span>&#160;<span class="preprocessor">#define NFC_RAR_BYTE2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_RAR_BYTE2_SHIFT))&amp;NFC_RAR_BYTE2_MASK)</span></div>
<div class="line"><a name="l12925"></a><span class="lineno">12925</span>&#160;<span class="preprocessor">#define NFC_RAR_BYTE3_MASK                       0xFF0000u</span></div>
<div class="line"><a name="l12926"></a><span class="lineno">12926</span>&#160;<span class="preprocessor">#define NFC_RAR_BYTE3_SHIFT                      16</span></div>
<div class="line"><a name="l12927"></a><span class="lineno">12927</span>&#160;<span class="preprocessor">#define NFC_RAR_BYTE3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_RAR_BYTE3_SHIFT))&amp;NFC_RAR_BYTE3_MASK)</span></div>
<div class="line"><a name="l12928"></a><span class="lineno">12928</span>&#160;<span class="preprocessor">#define NFC_RAR_RB0_MASK                         0x1000000u</span></div>
<div class="line"><a name="l12929"></a><span class="lineno">12929</span>&#160;<span class="preprocessor">#define NFC_RAR_RB0_SHIFT                        24</span></div>
<div class="line"><a name="l12930"></a><span class="lineno">12930</span>&#160;<span class="preprocessor">#define NFC_RAR_RB1_MASK                         0x2000000u</span></div>
<div class="line"><a name="l12931"></a><span class="lineno">12931</span>&#160;<span class="preprocessor">#define NFC_RAR_RB1_SHIFT                        25</span></div>
<div class="line"><a name="l12932"></a><span class="lineno">12932</span>&#160;<span class="preprocessor">#define NFC_RAR_CS0_MASK                         0x10000000u</span></div>
<div class="line"><a name="l12933"></a><span class="lineno">12933</span>&#160;<span class="preprocessor">#define NFC_RAR_CS0_SHIFT                        28</span></div>
<div class="line"><a name="l12934"></a><span class="lineno">12934</span>&#160;<span class="preprocessor">#define NFC_RAR_CS1_MASK                         0x20000000u</span></div>
<div class="line"><a name="l12935"></a><span class="lineno">12935</span>&#160;<span class="preprocessor">#define NFC_RAR_CS1_SHIFT                        29</span></div>
<div class="line"><a name="l12936"></a><span class="lineno">12936</span>&#160;<span class="comment">/* RPT Bit Fields */</span></div>
<div class="line"><a name="l12937"></a><span class="lineno">12937</span>&#160;<span class="preprocessor">#define NFC_RPT_COUNT_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l12938"></a><span class="lineno">12938</span>&#160;<span class="preprocessor">#define NFC_RPT_COUNT_SHIFT                      0</span></div>
<div class="line"><a name="l12939"></a><span class="lineno">12939</span>&#160;<span class="preprocessor">#define NFC_RPT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_RPT_COUNT_SHIFT))&amp;NFC_RPT_COUNT_MASK)</span></div>
<div class="line"><a name="l12940"></a><span class="lineno">12940</span>&#160;<span class="comment">/* RAI Bit Fields */</span></div>
<div class="line"><a name="l12941"></a><span class="lineno">12941</span>&#160;<span class="preprocessor">#define NFC_RAI_INC1_MASK                        0xFFu</span></div>
<div class="line"><a name="l12942"></a><span class="lineno">12942</span>&#160;<span class="preprocessor">#define NFC_RAI_INC1_SHIFT                       0</span></div>
<div class="line"><a name="l12943"></a><span class="lineno">12943</span>&#160;<span class="preprocessor">#define NFC_RAI_INC1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_RAI_INC1_SHIFT))&amp;NFC_RAI_INC1_MASK)</span></div>
<div class="line"><a name="l12944"></a><span class="lineno">12944</span>&#160;<span class="preprocessor">#define NFC_RAI_INC2_MASK                        0xFF00u</span></div>
<div class="line"><a name="l12945"></a><span class="lineno">12945</span>&#160;<span class="preprocessor">#define NFC_RAI_INC2_SHIFT                       8</span></div>
<div class="line"><a name="l12946"></a><span class="lineno">12946</span>&#160;<span class="preprocessor">#define NFC_RAI_INC2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_RAI_INC2_SHIFT))&amp;NFC_RAI_INC2_MASK)</span></div>
<div class="line"><a name="l12947"></a><span class="lineno">12947</span>&#160;<span class="preprocessor">#define NFC_RAI_INC3_MASK                        0xFF0000u</span></div>
<div class="line"><a name="l12948"></a><span class="lineno">12948</span>&#160;<span class="preprocessor">#define NFC_RAI_INC3_SHIFT                       16</span></div>
<div class="line"><a name="l12949"></a><span class="lineno">12949</span>&#160;<span class="preprocessor">#define NFC_RAI_INC3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_RAI_INC3_SHIFT))&amp;NFC_RAI_INC3_MASK)</span></div>
<div class="line"><a name="l12950"></a><span class="lineno">12950</span>&#160;<span class="comment">/* SR1 Bit Fields */</span></div>
<div class="line"><a name="l12951"></a><span class="lineno">12951</span>&#160;<span class="preprocessor">#define NFC_SR1_ID4_MASK                         0xFFu</span></div>
<div class="line"><a name="l12952"></a><span class="lineno">12952</span>&#160;<span class="preprocessor">#define NFC_SR1_ID4_SHIFT                        0</span></div>
<div class="line"><a name="l12953"></a><span class="lineno">12953</span>&#160;<span class="preprocessor">#define NFC_SR1_ID4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_SR1_ID4_SHIFT))&amp;NFC_SR1_ID4_MASK)</span></div>
<div class="line"><a name="l12954"></a><span class="lineno">12954</span>&#160;<span class="preprocessor">#define NFC_SR1_ID3_MASK                         0xFF00u</span></div>
<div class="line"><a name="l12955"></a><span class="lineno">12955</span>&#160;<span class="preprocessor">#define NFC_SR1_ID3_SHIFT                        8</span></div>
<div class="line"><a name="l12956"></a><span class="lineno">12956</span>&#160;<span class="preprocessor">#define NFC_SR1_ID3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_SR1_ID3_SHIFT))&amp;NFC_SR1_ID3_MASK)</span></div>
<div class="line"><a name="l12957"></a><span class="lineno">12957</span>&#160;<span class="preprocessor">#define NFC_SR1_ID2_MASK                         0xFF0000u</span></div>
<div class="line"><a name="l12958"></a><span class="lineno">12958</span>&#160;<span class="preprocessor">#define NFC_SR1_ID2_SHIFT                        16</span></div>
<div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;<span class="preprocessor">#define NFC_SR1_ID2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_SR1_ID2_SHIFT))&amp;NFC_SR1_ID2_MASK)</span></div>
<div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;<span class="preprocessor">#define NFC_SR1_ID1_MASK                         0xFF000000u</span></div>
<div class="line"><a name="l12961"></a><span class="lineno">12961</span>&#160;<span class="preprocessor">#define NFC_SR1_ID1_SHIFT                        24</span></div>
<div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160;<span class="preprocessor">#define NFC_SR1_ID1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_SR1_ID1_SHIFT))&amp;NFC_SR1_ID1_MASK)</span></div>
<div class="line"><a name="l12963"></a><span class="lineno">12963</span>&#160;<span class="comment">/* SR2 Bit Fields */</span></div>
<div class="line"><a name="l12964"></a><span class="lineno">12964</span>&#160;<span class="preprocessor">#define NFC_SR2_STATUS1_MASK                     0xFFu</span></div>
<div class="line"><a name="l12965"></a><span class="lineno">12965</span>&#160;<span class="preprocessor">#define NFC_SR2_STATUS1_SHIFT                    0</span></div>
<div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;<span class="preprocessor">#define NFC_SR2_STATUS1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_SR2_STATUS1_SHIFT))&amp;NFC_SR2_STATUS1_MASK)</span></div>
<div class="line"><a name="l12967"></a><span class="lineno">12967</span>&#160;<span class="preprocessor">#define NFC_SR2_ID5_MASK                         0xFF000000u</span></div>
<div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;<span class="preprocessor">#define NFC_SR2_ID5_SHIFT                        24</span></div>
<div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;<span class="preprocessor">#define NFC_SR2_ID5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_SR2_ID5_SHIFT))&amp;NFC_SR2_ID5_MASK)</span></div>
<div class="line"><a name="l12970"></a><span class="lineno">12970</span>&#160;<span class="comment">/* DMA1 Bit Fields */</span></div>
<div class="line"><a name="l12971"></a><span class="lineno">12971</span>&#160;<span class="preprocessor">#define NFC_DMA1_ADDRESS_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l12972"></a><span class="lineno">12972</span>&#160;<span class="preprocessor">#define NFC_DMA1_ADDRESS_SHIFT                   0</span></div>
<div class="line"><a name="l12973"></a><span class="lineno">12973</span>&#160;<span class="preprocessor">#define NFC_DMA1_ADDRESS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_DMA1_ADDRESS_SHIFT))&amp;NFC_DMA1_ADDRESS_MASK)</span></div>
<div class="line"><a name="l12974"></a><span class="lineno">12974</span>&#160;<span class="comment">/* DMACFG Bit Fields */</span></div>
<div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;<span class="preprocessor">#define NFC_DMACFG_ACT2_MASK                     0x1u</span></div>
<div class="line"><a name="l12976"></a><span class="lineno">12976</span>&#160;<span class="preprocessor">#define NFC_DMACFG_ACT2_SHIFT                    0</span></div>
<div class="line"><a name="l12977"></a><span class="lineno">12977</span>&#160;<span class="preprocessor">#define NFC_DMACFG_ACT1_MASK                     0x2u</span></div>
<div class="line"><a name="l12978"></a><span class="lineno">12978</span>&#160;<span class="preprocessor">#define NFC_DMACFG_ACT1_SHIFT                    1</span></div>
<div class="line"><a name="l12979"></a><span class="lineno">12979</span>&#160;<span class="preprocessor">#define NFC_DMACFG_OFFSET2_MASK                  0x1E00u</span></div>
<div class="line"><a name="l12980"></a><span class="lineno">12980</span>&#160;<span class="preprocessor">#define NFC_DMACFG_OFFSET2_SHIFT                 9</span></div>
<div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;<span class="preprocessor">#define NFC_DMACFG_OFFSET2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_DMACFG_OFFSET2_SHIFT))&amp;NFC_DMACFG_OFFSET2_MASK)</span></div>
<div class="line"><a name="l12982"></a><span class="lineno">12982</span>&#160;<span class="preprocessor">#define NFC_DMACFG_COUNT2_MASK                   0xFE000u</span></div>
<div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;<span class="preprocessor">#define NFC_DMACFG_COUNT2_SHIFT                  13</span></div>
<div class="line"><a name="l12984"></a><span class="lineno">12984</span>&#160;<span class="preprocessor">#define NFC_DMACFG_COUNT2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_DMACFG_COUNT2_SHIFT))&amp;NFC_DMACFG_COUNT2_MASK)</span></div>
<div class="line"><a name="l12985"></a><span class="lineno">12985</span>&#160;<span class="preprocessor">#define NFC_DMACFG_COUNT1_MASK                   0xFFF00000u</span></div>
<div class="line"><a name="l12986"></a><span class="lineno">12986</span>&#160;<span class="preprocessor">#define NFC_DMACFG_COUNT1_SHIFT                  20</span></div>
<div class="line"><a name="l12987"></a><span class="lineno">12987</span>&#160;<span class="preprocessor">#define NFC_DMACFG_COUNT1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_DMACFG_COUNT1_SHIFT))&amp;NFC_DMACFG_COUNT1_MASK)</span></div>
<div class="line"><a name="l12988"></a><span class="lineno">12988</span>&#160;<span class="comment">/* SWAP Bit Fields */</span></div>
<div class="line"><a name="l12989"></a><span class="lineno">12989</span>&#160;<span class="preprocessor">#define NFC_SWAP_ADDR2_MASK                      0xFFEu</span></div>
<div class="line"><a name="l12990"></a><span class="lineno">12990</span>&#160;<span class="preprocessor">#define NFC_SWAP_ADDR2_SHIFT                     1</span></div>
<div class="line"><a name="l12991"></a><span class="lineno">12991</span>&#160;<span class="preprocessor">#define NFC_SWAP_ADDR2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_SWAP_ADDR2_SHIFT))&amp;NFC_SWAP_ADDR2_MASK)</span></div>
<div class="line"><a name="l12992"></a><span class="lineno">12992</span>&#160;<span class="preprocessor">#define NFC_SWAP_ADDR1_MASK                      0xFFE0000u</span></div>
<div class="line"><a name="l12993"></a><span class="lineno">12993</span>&#160;<span class="preprocessor">#define NFC_SWAP_ADDR1_SHIFT                     17</span></div>
<div class="line"><a name="l12994"></a><span class="lineno">12994</span>&#160;<span class="preprocessor">#define NFC_SWAP_ADDR1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_SWAP_ADDR1_SHIFT))&amp;NFC_SWAP_ADDR1_MASK)</span></div>
<div class="line"><a name="l12995"></a><span class="lineno">12995</span>&#160;<span class="comment">/* SECSZ Bit Fields */</span></div>
<div class="line"><a name="l12996"></a><span class="lineno">12996</span>&#160;<span class="preprocessor">#define NFC_SECSZ_SIZE_MASK                      0x1FFFu</span></div>
<div class="line"><a name="l12997"></a><span class="lineno">12997</span>&#160;<span class="preprocessor">#define NFC_SECSZ_SIZE_SHIFT                     0</span></div>
<div class="line"><a name="l12998"></a><span class="lineno">12998</span>&#160;<span class="preprocessor">#define NFC_SECSZ_SIZE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_SECSZ_SIZE_SHIFT))&amp;NFC_SECSZ_SIZE_MASK)</span></div>
<div class="line"><a name="l12999"></a><span class="lineno">12999</span>&#160;<span class="comment">/* CFG Bit Fields */</span></div>
<div class="line"><a name="l13000"></a><span class="lineno">13000</span>&#160;<span class="preprocessor">#define NFC_CFG_PAGECNT_MASK                     0xFu</span></div>
<div class="line"><a name="l13001"></a><span class="lineno">13001</span>&#160;<span class="preprocessor">#define NFC_CFG_PAGECNT_SHIFT                    0</span></div>
<div class="line"><a name="l13002"></a><span class="lineno">13002</span>&#160;<span class="preprocessor">#define NFC_CFG_PAGECNT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CFG_PAGECNT_SHIFT))&amp;NFC_CFG_PAGECNT_MASK)</span></div>
<div class="line"><a name="l13003"></a><span class="lineno">13003</span>&#160;<span class="preprocessor">#define NFC_CFG_AIBN_MASK                        0x10u</span></div>
<div class="line"><a name="l13004"></a><span class="lineno">13004</span>&#160;<span class="preprocessor">#define NFC_CFG_AIBN_SHIFT                       4</span></div>
<div class="line"><a name="l13005"></a><span class="lineno">13005</span>&#160;<span class="preprocessor">#define NFC_CFG_AIAD_MASK                        0x20u</span></div>
<div class="line"><a name="l13006"></a><span class="lineno">13006</span>&#160;<span class="preprocessor">#define NFC_CFG_AIAD_SHIFT                       5</span></div>
<div class="line"><a name="l13007"></a><span class="lineno">13007</span>&#160;<span class="preprocessor">#define NFC_CFG_BITWIDTH_MASK                    0x80u</span></div>
<div class="line"><a name="l13008"></a><span class="lineno">13008</span>&#160;<span class="preprocessor">#define NFC_CFG_BITWIDTH_SHIFT                   7</span></div>
<div class="line"><a name="l13009"></a><span class="lineno">13009</span>&#160;<span class="preprocessor">#define NFC_CFG_TIMEOUT_MASK                     0x1F00u</span></div>
<div class="line"><a name="l13010"></a><span class="lineno">13010</span>&#160;<span class="preprocessor">#define NFC_CFG_TIMEOUT_SHIFT                    8</span></div>
<div class="line"><a name="l13011"></a><span class="lineno">13011</span>&#160;<span class="preprocessor">#define NFC_CFG_TIMEOUT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CFG_TIMEOUT_SHIFT))&amp;NFC_CFG_TIMEOUT_MASK)</span></div>
<div class="line"><a name="l13012"></a><span class="lineno">13012</span>&#160;<span class="preprocessor">#define NFC_CFG_IDCNT_MASK                       0xE000u</span></div>
<div class="line"><a name="l13013"></a><span class="lineno">13013</span>&#160;<span class="preprocessor">#define NFC_CFG_IDCNT_SHIFT                      13</span></div>
<div class="line"><a name="l13014"></a><span class="lineno">13014</span>&#160;<span class="preprocessor">#define NFC_CFG_IDCNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CFG_IDCNT_SHIFT))&amp;NFC_CFG_IDCNT_MASK)</span></div>
<div class="line"><a name="l13015"></a><span class="lineno">13015</span>&#160;<span class="preprocessor">#define NFC_CFG_FAST_MASK                        0x10000u</span></div>
<div class="line"><a name="l13016"></a><span class="lineno">13016</span>&#160;<span class="preprocessor">#define NFC_CFG_FAST_SHIFT                       16</span></div>
<div class="line"><a name="l13017"></a><span class="lineno">13017</span>&#160;<span class="preprocessor">#define NFC_CFG_ECCMODE_MASK                     0xE0000u</span></div>
<div class="line"><a name="l13018"></a><span class="lineno">13018</span>&#160;<span class="preprocessor">#define NFC_CFG_ECCMODE_SHIFT                    17</span></div>
<div class="line"><a name="l13019"></a><span class="lineno">13019</span>&#160;<span class="preprocessor">#define NFC_CFG_ECCMODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CFG_ECCMODE_SHIFT))&amp;NFC_CFG_ECCMODE_MASK)</span></div>
<div class="line"><a name="l13020"></a><span class="lineno">13020</span>&#160;<span class="preprocessor">#define NFC_CFG_DMAREQ_MASK                      0x100000u</span></div>
<div class="line"><a name="l13021"></a><span class="lineno">13021</span>&#160;<span class="preprocessor">#define NFC_CFG_DMAREQ_SHIFT                     20</span></div>
<div class="line"><a name="l13022"></a><span class="lineno">13022</span>&#160;<span class="preprocessor">#define NFC_CFG_ECCSRAM_MASK                     0x200000u</span></div>
<div class="line"><a name="l13023"></a><span class="lineno">13023</span>&#160;<span class="preprocessor">#define NFC_CFG_ECCSRAM_SHIFT                    21</span></div>
<div class="line"><a name="l13024"></a><span class="lineno">13024</span>&#160;<span class="preprocessor">#define NFC_CFG_ECCAD_MASK                       0x7FC00000u</span></div>
<div class="line"><a name="l13025"></a><span class="lineno">13025</span>&#160;<span class="preprocessor">#define NFC_CFG_ECCAD_SHIFT                      22</span></div>
<div class="line"><a name="l13026"></a><span class="lineno">13026</span>&#160;<span class="preprocessor">#define NFC_CFG_ECCAD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_CFG_ECCAD_SHIFT))&amp;NFC_CFG_ECCAD_MASK)</span></div>
<div class="line"><a name="l13027"></a><span class="lineno">13027</span>&#160;<span class="preprocessor">#define NFC_CFG_STOPWERR_MASK                    0x80000000u</span></div>
<div class="line"><a name="l13028"></a><span class="lineno">13028</span>&#160;<span class="preprocessor">#define NFC_CFG_STOPWERR_SHIFT                   31</span></div>
<div class="line"><a name="l13029"></a><span class="lineno">13029</span>&#160;<span class="comment">/* DMA2 Bit Fields */</span></div>
<div class="line"><a name="l13030"></a><span class="lineno">13030</span>&#160;<span class="preprocessor">#define NFC_DMA2_ADDRESS_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l13031"></a><span class="lineno">13031</span>&#160;<span class="preprocessor">#define NFC_DMA2_ADDRESS_SHIFT                   0</span></div>
<div class="line"><a name="l13032"></a><span class="lineno">13032</span>&#160;<span class="preprocessor">#define NFC_DMA2_ADDRESS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_DMA2_ADDRESS_SHIFT))&amp;NFC_DMA2_ADDRESS_MASK)</span></div>
<div class="line"><a name="l13033"></a><span class="lineno">13033</span>&#160;<span class="comment">/* ISR Bit Fields */</span></div>
<div class="line"><a name="l13034"></a><span class="lineno">13034</span>&#160;<span class="preprocessor">#define NFC_ISR_DMABN_MASK                       0x3u</span></div>
<div class="line"><a name="l13035"></a><span class="lineno">13035</span>&#160;<span class="preprocessor">#define NFC_ISR_DMABN_SHIFT                      0</span></div>
<div class="line"><a name="l13036"></a><span class="lineno">13036</span>&#160;<span class="preprocessor">#define NFC_ISR_DMABN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_ISR_DMABN_SHIFT))&amp;NFC_ISR_DMABN_MASK)</span></div>
<div class="line"><a name="l13037"></a><span class="lineno">13037</span>&#160;<span class="preprocessor">#define NFC_ISR_ECCBN_MASK                       0xCu</span></div>
<div class="line"><a name="l13038"></a><span class="lineno">13038</span>&#160;<span class="preprocessor">#define NFC_ISR_ECCBN_SHIFT                      2</span></div>
<div class="line"><a name="l13039"></a><span class="lineno">13039</span>&#160;<span class="preprocessor">#define NFC_ISR_ECCBN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_ISR_ECCBN_SHIFT))&amp;NFC_ISR_ECCBN_MASK)</span></div>
<div class="line"><a name="l13040"></a><span class="lineno">13040</span>&#160;<span class="preprocessor">#define NFC_ISR_RESBN_MASK                       0x30u</span></div>
<div class="line"><a name="l13041"></a><span class="lineno">13041</span>&#160;<span class="preprocessor">#define NFC_ISR_RESBN_SHIFT                      4</span></div>
<div class="line"><a name="l13042"></a><span class="lineno">13042</span>&#160;<span class="preprocessor">#define NFC_ISR_RESBN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;NFC_ISR_RESBN_SHIFT))&amp;NFC_ISR_RESBN_MASK)</span></div>
<div class="line"><a name="l13043"></a><span class="lineno">13043</span>&#160;<span class="preprocessor">#define NFC_ISR_IDLECLR_MASK                     0x20000u</span></div>
<div class="line"><a name="l13044"></a><span class="lineno">13044</span>&#160;<span class="preprocessor">#define NFC_ISR_IDLECLR_SHIFT                    17</span></div>
<div class="line"><a name="l13045"></a><span class="lineno">13045</span>&#160;<span class="preprocessor">#define NFC_ISR_DONECLR_MASK                     0x40000u</span></div>
<div class="line"><a name="l13046"></a><span class="lineno">13046</span>&#160;<span class="preprocessor">#define NFC_ISR_DONECLR_SHIFT                    18</span></div>
<div class="line"><a name="l13047"></a><span class="lineno">13047</span>&#160;<span class="preprocessor">#define NFC_ISR_WERRCLR_MASK                     0x80000u</span></div>
<div class="line"><a name="l13048"></a><span class="lineno">13048</span>&#160;<span class="preprocessor">#define NFC_ISR_WERRCLR_SHIFT                    19</span></div>
<div class="line"><a name="l13049"></a><span class="lineno">13049</span>&#160;<span class="preprocessor">#define NFC_ISR_IDLEEN_MASK                      0x100000u</span></div>
<div class="line"><a name="l13050"></a><span class="lineno">13050</span>&#160;<span class="preprocessor">#define NFC_ISR_IDLEEN_SHIFT                     20</span></div>
<div class="line"><a name="l13051"></a><span class="lineno">13051</span>&#160;<span class="preprocessor">#define NFC_ISR_DONEEN_MASK                      0x200000u</span></div>
<div class="line"><a name="l13052"></a><span class="lineno">13052</span>&#160;<span class="preprocessor">#define NFC_ISR_DONEEN_SHIFT                     21</span></div>
<div class="line"><a name="l13053"></a><span class="lineno">13053</span>&#160;<span class="preprocessor">#define NFC_ISR_WERREN_MASK                      0x400000u</span></div>
<div class="line"><a name="l13054"></a><span class="lineno">13054</span>&#160;<span class="preprocessor">#define NFC_ISR_WERREN_SHIFT                     22</span></div>
<div class="line"><a name="l13055"></a><span class="lineno">13055</span>&#160;<span class="preprocessor">#define NFC_ISR_DMABUSY_MASK                     0x800000u</span></div>
<div class="line"><a name="l13056"></a><span class="lineno">13056</span>&#160;<span class="preprocessor">#define NFC_ISR_DMABUSY_SHIFT                    23</span></div>
<div class="line"><a name="l13057"></a><span class="lineno">13057</span>&#160;<span class="preprocessor">#define NFC_ISR_ECCBUSY_MASK                     0x1000000u</span></div>
<div class="line"><a name="l13058"></a><span class="lineno">13058</span>&#160;<span class="preprocessor">#define NFC_ISR_ECCBUSY_SHIFT                    24</span></div>
<div class="line"><a name="l13059"></a><span class="lineno">13059</span>&#160;<span class="preprocessor">#define NFC_ISR_RESBUSY_MASK                     0x2000000u</span></div>
<div class="line"><a name="l13060"></a><span class="lineno">13060</span>&#160;<span class="preprocessor">#define NFC_ISR_RESBUSY_SHIFT                    25</span></div>
<div class="line"><a name="l13061"></a><span class="lineno">13061</span>&#160;<span class="preprocessor">#define NFC_ISR_CMDBUSY_MASK                     0x4000000u</span></div>
<div class="line"><a name="l13062"></a><span class="lineno">13062</span>&#160;<span class="preprocessor">#define NFC_ISR_CMDBUSY_SHIFT                    26</span></div>
<div class="line"><a name="l13063"></a><span class="lineno">13063</span>&#160;<span class="preprocessor">#define NFC_ISR_WERRNS_MASK                      0x8000000u</span></div>
<div class="line"><a name="l13064"></a><span class="lineno">13064</span>&#160;<span class="preprocessor">#define NFC_ISR_WERRNS_SHIFT                     27</span></div>
<div class="line"><a name="l13065"></a><span class="lineno">13065</span>&#160;<span class="preprocessor">#define NFC_ISR_IDLE_MASK                        0x20000000u</span></div>
<div class="line"><a name="l13066"></a><span class="lineno">13066</span>&#160;<span class="preprocessor">#define NFC_ISR_IDLE_SHIFT                       29</span></div>
<div class="line"><a name="l13067"></a><span class="lineno">13067</span>&#160;<span class="preprocessor">#define NFC_ISR_DONE_MASK                        0x40000000u</span></div>
<div class="line"><a name="l13068"></a><span class="lineno">13068</span>&#160;<span class="preprocessor">#define NFC_ISR_DONE_SHIFT                       30</span></div>
<div class="line"><a name="l13069"></a><span class="lineno">13069</span>&#160;<span class="preprocessor">#define NFC_ISR_WERR_MASK                        0x80000000u</span></div>
<div class="line"><a name="l13070"></a><span class="lineno">13070</span>&#160;<span class="preprocessor">#define NFC_ISR_WERR_SHIFT                       31</span></div>
<div class="line"><a name="l13071"></a><span class="lineno">13071</span>&#160; <span class="comment">/* end of group NFC_Register_Masks */</span></div>
<div class="line"><a name="l13075"></a><span class="lineno">13075</span>&#160;</div>
<div class="line"><a name="l13076"></a><span class="lineno">13076</span>&#160;</div>
<div class="line"><a name="l13077"></a><span class="lineno">13077</span>&#160;<span class="comment">/* NFC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l13079"></a><span class="lineno"><a class="line" href="group___n_f_c___peripheral.html#ga0777810803d598d0a435f71acd967563">13079</a></span>&#160;<span class="preprocessor">#define NFC_BASE_PTR                             ((NFC_MemMapPtr)0x400A8000u)</span></div>
<div class="line"><a name="l13080"></a><span class="lineno">13080</span>&#160;</div>
<div class="line"><a name="l13081"></a><span class="lineno"><a class="line" href="group___n_f_c___peripheral.html#ga064c3ab7af82539da0d333201ec4da24">13081</a></span>&#160;<span class="preprocessor">#define NFC_BASE_PTRS                            { NFC_BASE_PTR }</span></div>
<div class="line"><a name="l13082"></a><span class="lineno">13082</span>&#160;</div>
<div class="line"><a name="l13083"></a><span class="lineno">13083</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13084"></a><span class="lineno">13084</span>&#160;<span class="comment">   -- NFC - Register accessor macros</span></div>
<div class="line"><a name="l13085"></a><span class="lineno">13085</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13086"></a><span class="lineno">13086</span>&#160;</div>
<div class="line"><a name="l13093"></a><span class="lineno">13093</span>&#160;<span class="comment">/* NFC - Register instance definitions */</span></div>
<div class="line"><a name="l13094"></a><span class="lineno">13094</span>&#160;<span class="comment">/* NFC */</span></div>
<div class="line"><a name="l13095"></a><span class="lineno">13095</span>&#160;<span class="preprocessor">#define NFC_CMD1                                 NFC_CMD1_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13096"></a><span class="lineno">13096</span>&#160;<span class="preprocessor">#define NFC_CMD2                                 NFC_CMD2_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13097"></a><span class="lineno">13097</span>&#160;<span class="preprocessor">#define NFC_CAR                                  NFC_CAR_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13098"></a><span class="lineno">13098</span>&#160;<span class="preprocessor">#define NFC_RAR                                  NFC_RAR_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13099"></a><span class="lineno">13099</span>&#160;<span class="preprocessor">#define NFC_RPT                                  NFC_RPT_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13100"></a><span class="lineno">13100</span>&#160;<span class="preprocessor">#define NFC_RAI                                  NFC_RAI_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13101"></a><span class="lineno">13101</span>&#160;<span class="preprocessor">#define NFC_SR1                                  NFC_SR1_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13102"></a><span class="lineno">13102</span>&#160;<span class="preprocessor">#define NFC_SR2                                  NFC_SR2_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13103"></a><span class="lineno">13103</span>&#160;<span class="preprocessor">#define NFC_DMA1                                 NFC_DMA1_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13104"></a><span class="lineno">13104</span>&#160;<span class="preprocessor">#define NFC_DMACFG                               NFC_DMACFG_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13105"></a><span class="lineno">13105</span>&#160;<span class="preprocessor">#define NFC_SWAP                                 NFC_SWAP_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13106"></a><span class="lineno">13106</span>&#160;<span class="preprocessor">#define NFC_SECSZ                                NFC_SECSZ_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13107"></a><span class="lineno">13107</span>&#160;<span class="preprocessor">#define NFC_CFG                                  NFC_CFG_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13108"></a><span class="lineno">13108</span>&#160;<span class="preprocessor">#define NFC_DMA2                                 NFC_DMA2_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13109"></a><span class="lineno">13109</span>&#160;<span class="preprocessor">#define NFC_ISR                                  NFC_ISR_REG(NFC_BASE_PTR)</span></div>
<div class="line"><a name="l13110"></a><span class="lineno">13110</span>&#160; <span class="comment">/* end of group NFC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l13114"></a><span class="lineno">13114</span>&#160;</div>
<div class="line"><a name="l13115"></a><span class="lineno">13115</span>&#160; <span class="comment">/* end of group NFC_Peripheral */</span></div>
<div class="line"><a name="l13119"></a><span class="lineno">13119</span>&#160;</div>
<div class="line"><a name="l13120"></a><span class="lineno">13120</span>&#160;</div>
<div class="line"><a name="l13121"></a><span class="lineno">13121</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13122"></a><span class="lineno">13122</span>&#160;<span class="comment">   -- NV</span></div>
<div class="line"><a name="l13123"></a><span class="lineno">13123</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13124"></a><span class="lineno">13124</span>&#160;</div>
<div class="line"><a name="l13131"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html">13131</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v___mem_map.html">NV_MemMap</a> {</div>
<div class="line"><a name="l13132"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a836e107cd6936ce8acd9279af7e9657e">13132</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a836e107cd6936ce8acd9279af7e9657e">BACKKEY3</a>;                                </div>
<div class="line"><a name="l13133"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#af746c853a18c5e8910e556b32073f938">13133</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#af746c853a18c5e8910e556b32073f938">BACKKEY2</a>;                                </div>
<div class="line"><a name="l13134"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#ab43748ac2b6d99cef1a62072d17a707b">13134</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#ab43748ac2b6d99cef1a62072d17a707b">BACKKEY1</a>;                                </div>
<div class="line"><a name="l13135"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#ad6d790fea8e791ef5cda3685fe306a08">13135</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#ad6d790fea8e791ef5cda3685fe306a08">BACKKEY0</a>;                                </div>
<div class="line"><a name="l13136"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a398eb38f0e2b4a9da6562e42ed7a40b3">13136</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a398eb38f0e2b4a9da6562e42ed7a40b3">BACKKEY7</a>;                                </div>
<div class="line"><a name="l13137"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#aa2013cbf54568a1ed52cd6205b4b0b35">13137</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#aa2013cbf54568a1ed52cd6205b4b0b35">BACKKEY6</a>;                                </div>
<div class="line"><a name="l13138"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a46e84393478a41f6958c4f382cad11b7">13138</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a46e84393478a41f6958c4f382cad11b7">BACKKEY5</a>;                                </div>
<div class="line"><a name="l13139"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#ae4e87676d4d9881d1d60af4176b6d6f5">13139</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#ae4e87676d4d9881d1d60af4176b6d6f5">BACKKEY4</a>;                                </div>
<div class="line"><a name="l13140"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a944089b14b23cff0b4f8a16e13f8b9d6">13140</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a944089b14b23cff0b4f8a16e13f8b9d6">FPROT3</a>;                                  </div>
<div class="line"><a name="l13141"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#aace11e44cee29095fe7c0bf683039f57">13141</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#aace11e44cee29095fe7c0bf683039f57">FPROT2</a>;                                  </div>
<div class="line"><a name="l13142"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a87204afdff32b371c03caafdf5a07b69">13142</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a87204afdff32b371c03caafdf5a07b69">FPROT1</a>;                                  </div>
<div class="line"><a name="l13143"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a93d4a444c27eba9b9d8939e52440e8e8">13143</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a93d4a444c27eba9b9d8939e52440e8e8">FPROT0</a>;                                  </div>
<div class="line"><a name="l13144"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#acb89fbc884fb10887ef063d1aa892b29">13144</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#acb89fbc884fb10887ef063d1aa892b29">FSEC</a>;                                    </div>
<div class="line"><a name="l13145"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a3a3c0ec53723a865f6686bf4696800ba">13145</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a3a3c0ec53723a865f6686bf4696800ba">FOPT</a>;                                    </div>
<div class="line"><a name="l13146"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a8de06ecef5c15ac5c29f613d79c9e491">13146</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a8de06ecef5c15ac5c29f613d79c9e491">FEPROT</a>;                                  </div>
<div class="line"><a name="l13147"></a><span class="lineno"><a class="line" href="struct_n_v___mem_map.html#a335c056263e0dae36f7a3bb82d08bce8">13147</a></span>&#160;  uint8_t <a class="code" href="struct_n_v___mem_map.html#a335c056263e0dae36f7a3bb82d08bce8">FDPROT</a>;                                  </div>
<div class="line"><a name="l13148"></a><span class="lineno">13148</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___n_v___peripheral.html#ga9aac431b01e6b976f2f4e32409ab725f">NV_MemMapPtr</a>;</div>
<div class="line"><a name="l13149"></a><span class="lineno">13149</span>&#160;</div>
<div class="line"><a name="l13150"></a><span class="lineno">13150</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13151"></a><span class="lineno">13151</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div>
<div class="line"><a name="l13152"></a><span class="lineno">13152</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13153"></a><span class="lineno">13153</span>&#160;</div>
<div class="line"><a name="l13160"></a><span class="lineno">13160</span>&#160;<span class="comment">/* NV - Register accessors */</span></div>
<div class="line"><a name="l13161"></a><span class="lineno">13161</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_REG(base)                    ((base)-&gt;BACKKEY3)</span></div>
<div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_REG(base)                    ((base)-&gt;BACKKEY2)</span></div>
<div class="line"><a name="l13163"></a><span class="lineno">13163</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_REG(base)                    ((base)-&gt;BACKKEY1)</span></div>
<div class="line"><a name="l13164"></a><span class="lineno">13164</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_REG(base)                    ((base)-&gt;BACKKEY0)</span></div>
<div class="line"><a name="l13165"></a><span class="lineno">13165</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_REG(base)                    ((base)-&gt;BACKKEY7)</span></div>
<div class="line"><a name="l13166"></a><span class="lineno">13166</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_REG(base)                    ((base)-&gt;BACKKEY6)</span></div>
<div class="line"><a name="l13167"></a><span class="lineno">13167</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_REG(base)                    ((base)-&gt;BACKKEY5)</span></div>
<div class="line"><a name="l13168"></a><span class="lineno">13168</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_REG(base)                    ((base)-&gt;BACKKEY4)</span></div>
<div class="line"><a name="l13169"></a><span class="lineno">13169</span>&#160;<span class="preprocessor">#define NV_FPROT3_REG(base)                      ((base)-&gt;FPROT3)</span></div>
<div class="line"><a name="l13170"></a><span class="lineno">13170</span>&#160;<span class="preprocessor">#define NV_FPROT2_REG(base)                      ((base)-&gt;FPROT2)</span></div>
<div class="line"><a name="l13171"></a><span class="lineno">13171</span>&#160;<span class="preprocessor">#define NV_FPROT1_REG(base)                      ((base)-&gt;FPROT1)</span></div>
<div class="line"><a name="l13172"></a><span class="lineno">13172</span>&#160;<span class="preprocessor">#define NV_FPROT0_REG(base)                      ((base)-&gt;FPROT0)</span></div>
<div class="line"><a name="l13173"></a><span class="lineno">13173</span>&#160;<span class="preprocessor">#define NV_FSEC_REG(base)                        ((base)-&gt;FSEC)</span></div>
<div class="line"><a name="l13174"></a><span class="lineno">13174</span>&#160;<span class="preprocessor">#define NV_FOPT_REG(base)                        ((base)-&gt;FOPT)</span></div>
<div class="line"><a name="l13175"></a><span class="lineno">13175</span>&#160;<span class="preprocessor">#define NV_FEPROT_REG(base)                      ((base)-&gt;FEPROT)</span></div>
<div class="line"><a name="l13176"></a><span class="lineno">13176</span>&#160;<span class="preprocessor">#define NV_FDPROT_REG(base)                      ((base)-&gt;FDPROT)</span></div>
<div class="line"><a name="l13177"></a><span class="lineno">13177</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l13181"></a><span class="lineno">13181</span>&#160;</div>
<div class="line"><a name="l13182"></a><span class="lineno">13182</span>&#160;</div>
<div class="line"><a name="l13183"></a><span class="lineno">13183</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13184"></a><span class="lineno">13184</span>&#160;<span class="comment">   -- NV Register Masks</span></div>
<div class="line"><a name="l13185"></a><span class="lineno">13185</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13186"></a><span class="lineno">13186</span>&#160;</div>
<div class="line"><a name="l13192"></a><span class="lineno">13192</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div>
<div class="line"><a name="l13193"></a><span class="lineno">13193</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l13194"></a><span class="lineno">13194</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l13195"></a><span class="lineno">13195</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div>
<div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div>
<div class="line"><a name="l13197"></a><span class="lineno">13197</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l13198"></a><span class="lineno">13198</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l13199"></a><span class="lineno">13199</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div>
<div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div>
<div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l13203"></a><span class="lineno">13203</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div>
<div class="line"><a name="l13204"></a><span class="lineno">13204</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div>
<div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l13207"></a><span class="lineno">13207</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div>
<div class="line"><a name="l13208"></a><span class="lineno">13208</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div>
<div class="line"><a name="l13209"></a><span class="lineno">13209</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l13210"></a><span class="lineno">13210</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l13211"></a><span class="lineno">13211</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div>
<div class="line"><a name="l13212"></a><span class="lineno">13212</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div>
<div class="line"><a name="l13213"></a><span class="lineno">13213</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l13214"></a><span class="lineno">13214</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l13215"></a><span class="lineno">13215</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div>
<div class="line"><a name="l13216"></a><span class="lineno">13216</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div>
<div class="line"><a name="l13217"></a><span class="lineno">13217</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l13218"></a><span class="lineno">13218</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l13219"></a><span class="lineno">13219</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div>
<div class="line"><a name="l13220"></a><span class="lineno">13220</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div>
<div class="line"><a name="l13221"></a><span class="lineno">13221</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div>
<div class="line"><a name="l13222"></a><span class="lineno">13222</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div>
<div class="line"><a name="l13223"></a><span class="lineno">13223</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div>
<div class="line"><a name="l13224"></a><span class="lineno">13224</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div>
<div class="line"><a name="l13225"></a><span class="lineno">13225</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l13227"></a><span class="lineno">13227</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div>
<div class="line"><a name="l13228"></a><span class="lineno">13228</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div>
<div class="line"><a name="l13229"></a><span class="lineno">13229</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l13230"></a><span class="lineno">13230</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l13231"></a><span class="lineno">13231</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div>
<div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div>
<div class="line"><a name="l13233"></a><span class="lineno">13233</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l13234"></a><span class="lineno">13234</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l13235"></a><span class="lineno">13235</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div>
<div class="line"><a name="l13236"></a><span class="lineno">13236</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div>
<div class="line"><a name="l13237"></a><span class="lineno">13237</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div>
<div class="line"><a name="l13238"></a><span class="lineno">13238</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div>
<div class="line"><a name="l13239"></a><span class="lineno">13239</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div>
<div class="line"><a name="l13240"></a><span class="lineno">13240</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div>
<div class="line"><a name="l13241"></a><span class="lineno">13241</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div>
<div class="line"><a name="l13242"></a><span class="lineno">13242</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div>
<div class="line"><a name="l13243"></a><span class="lineno">13243</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div>
<div class="line"><a name="l13244"></a><span class="lineno">13244</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div>
<div class="line"><a name="l13245"></a><span class="lineno">13245</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div>
<div class="line"><a name="l13246"></a><span class="lineno">13246</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div>
<div class="line"><a name="l13247"></a><span class="lineno">13247</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div>
<div class="line"><a name="l13248"></a><span class="lineno">13248</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div>
<div class="line"><a name="l13249"></a><span class="lineno">13249</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div>
<div class="line"><a name="l13250"></a><span class="lineno">13250</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div>
<div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div>
<div class="line"><a name="l13252"></a><span class="lineno">13252</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div>
<div class="line"><a name="l13253"></a><span class="lineno">13253</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div>
<div class="line"><a name="l13254"></a><span class="lineno">13254</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_MASK                      0x1u</span></div>
<div class="line"><a name="l13255"></a><span class="lineno">13255</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_SHIFT                     0</span></div>
<div class="line"><a name="l13256"></a><span class="lineno">13256</span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  0x2u</span></div>
<div class="line"><a name="l13257"></a><span class="lineno">13257</span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 1</span></div>
<div class="line"><a name="l13258"></a><span class="lineno">13258</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div>
<div class="line"><a name="l13259"></a><span class="lineno">13259</span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_MASK                     0xFFu</span></div>
<div class="line"><a name="l13260"></a><span class="lineno">13260</span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_SHIFT                    0</span></div>
<div class="line"><a name="l13261"></a><span class="lineno">13261</span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FEPROT_EPROT_SHIFT))&amp;NV_FEPROT_EPROT_MASK)</span></div>
<div class="line"><a name="l13262"></a><span class="lineno">13262</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div>
<div class="line"><a name="l13263"></a><span class="lineno">13263</span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_MASK                     0xFFu</span></div>
<div class="line"><a name="l13264"></a><span class="lineno">13264</span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_SHIFT                    0</span></div>
<div class="line"><a name="l13265"></a><span class="lineno">13265</span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FDPROT_DPROT_SHIFT))&amp;NV_FDPROT_DPROT_MASK)</span></div>
<div class="line"><a name="l13266"></a><span class="lineno">13266</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div>
<div class="line"><a name="l13270"></a><span class="lineno">13270</span>&#160;</div>
<div class="line"><a name="l13271"></a><span class="lineno">13271</span>&#160;</div>
<div class="line"><a name="l13272"></a><span class="lineno">13272</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l13274"></a><span class="lineno"><a class="line" href="group___n_v___peripheral.html#ga824c84d1d5dcc180128d85f4f676b4c5">13274</a></span>&#160;<span class="preprocessor">#define FTFE_FlashConfig_BASE_PTR                ((NV_MemMapPtr)0x400u)</span></div>
<div class="line"><a name="l13275"></a><span class="lineno">13275</span>&#160;</div>
<div class="line"><a name="l13276"></a><span class="lineno"><a class="line" href="group___n_v___peripheral.html#ga1e44e66a8945b675dcebb6fbd6bdc85b">13276</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFE_FlashConfig_BASE_PTR }</span></div>
<div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160;</div>
<div class="line"><a name="l13278"></a><span class="lineno">13278</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13279"></a><span class="lineno">13279</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div>
<div class="line"><a name="l13280"></a><span class="lineno">13280</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13281"></a><span class="lineno">13281</span>&#160;</div>
<div class="line"><a name="l13288"></a><span class="lineno">13288</span>&#160;<span class="comment">/* NV - Register instance definitions */</span></div>
<div class="line"><a name="l13289"></a><span class="lineno">13289</span>&#160;<span class="comment">/* FTFE_FlashConfig */</span></div>
<div class="line"><a name="l13290"></a><span class="lineno">13290</span>&#160;<span class="preprocessor">#define NV_BACKKEY3                              NV_BACKKEY3_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13291"></a><span class="lineno">13291</span>&#160;<span class="preprocessor">#define NV_BACKKEY2                              NV_BACKKEY2_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160;<span class="preprocessor">#define NV_BACKKEY1                              NV_BACKKEY1_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13293"></a><span class="lineno">13293</span>&#160;<span class="preprocessor">#define NV_BACKKEY0                              NV_BACKKEY0_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13294"></a><span class="lineno">13294</span>&#160;<span class="preprocessor">#define NV_BACKKEY7                              NV_BACKKEY7_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13295"></a><span class="lineno">13295</span>&#160;<span class="preprocessor">#define NV_BACKKEY6                              NV_BACKKEY6_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13296"></a><span class="lineno">13296</span>&#160;<span class="preprocessor">#define NV_BACKKEY5                              NV_BACKKEY5_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13297"></a><span class="lineno">13297</span>&#160;<span class="preprocessor">#define NV_BACKKEY4                              NV_BACKKEY4_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13298"></a><span class="lineno">13298</span>&#160;<span class="preprocessor">#define NV_FPROT3                                NV_FPROT3_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13299"></a><span class="lineno">13299</span>&#160;<span class="preprocessor">#define NV_FPROT2                                NV_FPROT2_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13300"></a><span class="lineno">13300</span>&#160;<span class="preprocessor">#define NV_FPROT1                                NV_FPROT1_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13301"></a><span class="lineno">13301</span>&#160;<span class="preprocessor">#define NV_FPROT0                                NV_FPROT0_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13302"></a><span class="lineno">13302</span>&#160;<span class="preprocessor">#define NV_FSEC                                  NV_FSEC_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13303"></a><span class="lineno">13303</span>&#160;<span class="preprocessor">#define NV_FOPT                                  NV_FOPT_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13304"></a><span class="lineno">13304</span>&#160;<span class="preprocessor">#define NV_FEPROT                                NV_FEPROT_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13305"></a><span class="lineno">13305</span>&#160;<span class="preprocessor">#define NV_FDPROT                                NV_FDPROT_REG(FTFE_FlashConfig_BASE_PTR)</span></div>
<div class="line"><a name="l13306"></a><span class="lineno">13306</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l13310"></a><span class="lineno">13310</span>&#160;</div>
<div class="line"><a name="l13311"></a><span class="lineno">13311</span>&#160; <span class="comment">/* end of group NV_Peripheral */</span></div>
<div class="line"><a name="l13315"></a><span class="lineno">13315</span>&#160;</div>
<div class="line"><a name="l13316"></a><span class="lineno">13316</span>&#160;</div>
<div class="line"><a name="l13317"></a><span class="lineno">13317</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13318"></a><span class="lineno">13318</span>&#160;<span class="comment">   -- NVIC</span></div>
<div class="line"><a name="l13319"></a><span class="lineno">13319</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13320"></a><span class="lineno">13320</span>&#160;</div>
<div class="line"><a name="l13327"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html">13327</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v_i_c___mem_map.html">NVIC_MemMap</a> {</div>
<div class="line"><a name="l13328"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#abd212d27ccda188473e4e918f0cc8aff">13328</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#abd212d27ccda188473e4e918f0cc8aff">ISER</a>[4];                                </div>
<div class="line"><a name="l13329"></a><span class="lineno">13329</span>&#160;  uint8_t RESERVED_0[112];</div>
<div class="line"><a name="l13330"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a44632f5cb66efc81e73970988a899334">13330</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a44632f5cb66efc81e73970988a899334">ICER</a>[4];                                </div>
<div class="line"><a name="l13331"></a><span class="lineno">13331</span>&#160;  uint8_t RESERVED_1[112];</div>
<div class="line"><a name="l13332"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a1067a671b702e7fac08c0733131e8454">13332</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a1067a671b702e7fac08c0733131e8454">ISPR</a>[4];                                </div>
<div class="line"><a name="l13333"></a><span class="lineno">13333</span>&#160;  uint8_t RESERVED_2[112];</div>
<div class="line"><a name="l13334"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a18f7154bcaf967d002d2cb1bd480a66a">13334</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a18f7154bcaf967d002d2cb1bd480a66a">ICPR</a>[4];                                </div>
<div class="line"><a name="l13335"></a><span class="lineno">13335</span>&#160;  uint8_t RESERVED_3[112];</div>
<div class="line"><a name="l13336"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#ac2813e9c133793584e82f645f7e5c2ad">13336</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#ac2813e9c133793584e82f645f7e5c2ad">IABR</a>[4];                                </div>
<div class="line"><a name="l13337"></a><span class="lineno">13337</span>&#160;  uint8_t RESERVED_4[240];</div>
<div class="line"><a name="l13338"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a2c1a78a8c4dc2c05595641b28e771dee">13338</a></span>&#160;  uint8_t <a class="code" href="struct_n_v_i_c___mem_map.html#a2c1a78a8c4dc2c05595641b28e771dee">IP</a>[106];                                 </div>
<div class="line"><a name="l13339"></a><span class="lineno">13339</span>&#160;  uint8_t RESERVED_5[2710];</div>
<div class="line"><a name="l13340"></a><span class="lineno"><a class="line" href="struct_n_v_i_c___mem_map.html#a417658a729224de65052153f5c2cc419">13340</a></span>&#160;  uint32_t <a class="code" href="struct_n_v_i_c___mem_map.html#a417658a729224de65052153f5c2cc419">STIR</a>[1];                                </div>
<div class="line"><a name="l13341"></a><span class="lineno">13341</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7">NVIC_MemMapPtr</a>;</div>
<div class="line"><a name="l13342"></a><span class="lineno">13342</span>&#160;</div>
<div class="line"><a name="l13343"></a><span class="lineno">13343</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13344"></a><span class="lineno">13344</span>&#160;<span class="comment">   -- NVIC - Register accessor macros</span></div>
<div class="line"><a name="l13345"></a><span class="lineno">13345</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13346"></a><span class="lineno">13346</span>&#160;</div>
<div class="line"><a name="l13353"></a><span class="lineno">13353</span>&#160;<span class="comment">/* NVIC - Register accessors */</span></div>
<div class="line"><a name="l13354"></a><span class="lineno">13354</span>&#160;<span class="preprocessor">#define NVIC_ISER_REG(base,index)                ((base)-&gt;ISER[index])</span></div>
<div class="line"><a name="l13355"></a><span class="lineno">13355</span>&#160;<span class="preprocessor">#define NVIC_ICER_REG(base,index)                ((base)-&gt;ICER[index])</span></div>
<div class="line"><a name="l13356"></a><span class="lineno">13356</span>&#160;<span class="preprocessor">#define NVIC_ISPR_REG(base,index)                ((base)-&gt;ISPR[index])</span></div>
<div class="line"><a name="l13357"></a><span class="lineno">13357</span>&#160;<span class="preprocessor">#define NVIC_ICPR_REG(base,index)                ((base)-&gt;ICPR[index])</span></div>
<div class="line"><a name="l13358"></a><span class="lineno">13358</span>&#160;<span class="preprocessor">#define NVIC_IABR_REG(base,index)                ((base)-&gt;IABR[index])</span></div>
<div class="line"><a name="l13359"></a><span class="lineno">13359</span>&#160;<span class="preprocessor">#define NVIC_IP_REG(base,index)                  ((base)-&gt;IP[index])</span></div>
<div class="line"><a name="l13360"></a><span class="lineno">13360</span>&#160;<span class="preprocessor">#define NVIC_STIR_REG(base,index)                ((base)-&gt;STIR[index])</span></div>
<div class="line"><a name="l13361"></a><span class="lineno">13361</span>&#160; <span class="comment">/* end of group NVIC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l13365"></a><span class="lineno">13365</span>&#160;</div>
<div class="line"><a name="l13366"></a><span class="lineno">13366</span>&#160;</div>
<div class="line"><a name="l13367"></a><span class="lineno">13367</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13368"></a><span class="lineno">13368</span>&#160;<span class="comment">   -- NVIC Register Masks</span></div>
<div class="line"><a name="l13369"></a><span class="lineno">13369</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13370"></a><span class="lineno">13370</span>&#160;</div>
<div class="line"><a name="l13376"></a><span class="lineno">13376</span>&#160;<span class="comment">/* ISER Bit Fields */</span></div>
<div class="line"><a name="l13377"></a><span class="lineno">13377</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l13378"></a><span class="lineno">13378</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_SHIFT                   0</span></div>
<div class="line"><a name="l13379"></a><span class="lineno">13379</span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ISER_SETENA_SHIFT))&amp;NVIC_ISER_SETENA_MASK)</span></div>
<div class="line"><a name="l13380"></a><span class="lineno">13380</span>&#160;<span class="comment">/* ICER Bit Fields */</span></div>
<div class="line"><a name="l13381"></a><span class="lineno">13381</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l13382"></a><span class="lineno">13382</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_SHIFT                   0</span></div>
<div class="line"><a name="l13383"></a><span class="lineno">13383</span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ICER_CLRENA_SHIFT))&amp;NVIC_ICER_CLRENA_MASK)</span></div>
<div class="line"><a name="l13384"></a><span class="lineno">13384</span>&#160;<span class="comment">/* ISPR Bit Fields */</span></div>
<div class="line"><a name="l13385"></a><span class="lineno">13385</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l13386"></a><span class="lineno">13386</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_SHIFT                  0</span></div>
<div class="line"><a name="l13387"></a><span class="lineno">13387</span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ISPR_SETPEND_SHIFT))&amp;NVIC_ISPR_SETPEND_MASK)</span></div>
<div class="line"><a name="l13388"></a><span class="lineno">13388</span>&#160;<span class="comment">/* ICPR Bit Fields */</span></div>
<div class="line"><a name="l13389"></a><span class="lineno">13389</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l13390"></a><span class="lineno">13390</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_SHIFT                  0</span></div>
<div class="line"><a name="l13391"></a><span class="lineno">13391</span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ICPR_CLRPEND_SHIFT))&amp;NVIC_ICPR_CLRPEND_MASK)</span></div>
<div class="line"><a name="l13392"></a><span class="lineno">13392</span>&#160;<span class="comment">/* IABR Bit Fields */</span></div>
<div class="line"><a name="l13393"></a><span class="lineno">13393</span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l13394"></a><span class="lineno">13394</span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_SHIFT                   0</span></div>
<div class="line"><a name="l13395"></a><span class="lineno">13395</span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IABR_ACTIVE_SHIFT))&amp;NVIC_IABR_ACTIVE_MASK)</span></div>
<div class="line"><a name="l13396"></a><span class="lineno">13396</span>&#160;<span class="comment">/* IP Bit Fields */</span></div>
<div class="line"><a name="l13397"></a><span class="lineno">13397</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI0_MASK                        0xFFu</span></div>
<div class="line"><a name="l13398"></a><span class="lineno">13398</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI0_SHIFT                       0</span></div>
<div class="line"><a name="l13399"></a><span class="lineno">13399</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI0_SHIFT))&amp;NVIC_IP_PRI0_MASK)</span></div>
<div class="line"><a name="l13400"></a><span class="lineno">13400</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI1_MASK                        0xFFu</span></div>
<div class="line"><a name="l13401"></a><span class="lineno">13401</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI1_SHIFT                       0</span></div>
<div class="line"><a name="l13402"></a><span class="lineno">13402</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI1(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI1_SHIFT))&amp;NVIC_IP_PRI1_MASK)</span></div>
<div class="line"><a name="l13403"></a><span class="lineno">13403</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI2_MASK                        0xFFu</span></div>
<div class="line"><a name="l13404"></a><span class="lineno">13404</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI2_SHIFT                       0</span></div>
<div class="line"><a name="l13405"></a><span class="lineno">13405</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI2(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI2_SHIFT))&amp;NVIC_IP_PRI2_MASK)</span></div>
<div class="line"><a name="l13406"></a><span class="lineno">13406</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI3_MASK                        0xFFu</span></div>
<div class="line"><a name="l13407"></a><span class="lineno">13407</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI3_SHIFT                       0</span></div>
<div class="line"><a name="l13408"></a><span class="lineno">13408</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI3(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI3_SHIFT))&amp;NVIC_IP_PRI3_MASK)</span></div>
<div class="line"><a name="l13409"></a><span class="lineno">13409</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI4_MASK                        0xFFu</span></div>
<div class="line"><a name="l13410"></a><span class="lineno">13410</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI4_SHIFT                       0</span></div>
<div class="line"><a name="l13411"></a><span class="lineno">13411</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI4(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI4_SHIFT))&amp;NVIC_IP_PRI4_MASK)</span></div>
<div class="line"><a name="l13412"></a><span class="lineno">13412</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI5_MASK                        0xFFu</span></div>
<div class="line"><a name="l13413"></a><span class="lineno">13413</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI5_SHIFT                       0</span></div>
<div class="line"><a name="l13414"></a><span class="lineno">13414</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI5(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI5_SHIFT))&amp;NVIC_IP_PRI5_MASK)</span></div>
<div class="line"><a name="l13415"></a><span class="lineno">13415</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI6_MASK                        0xFFu</span></div>
<div class="line"><a name="l13416"></a><span class="lineno">13416</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI6_SHIFT                       0</span></div>
<div class="line"><a name="l13417"></a><span class="lineno">13417</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI6(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI6_SHIFT))&amp;NVIC_IP_PRI6_MASK)</span></div>
<div class="line"><a name="l13418"></a><span class="lineno">13418</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI7_MASK                        0xFFu</span></div>
<div class="line"><a name="l13419"></a><span class="lineno">13419</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI7_SHIFT                       0</span></div>
<div class="line"><a name="l13420"></a><span class="lineno">13420</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI7(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI7_SHIFT))&amp;NVIC_IP_PRI7_MASK)</span></div>
<div class="line"><a name="l13421"></a><span class="lineno">13421</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI8_MASK                        0xFFu</span></div>
<div class="line"><a name="l13422"></a><span class="lineno">13422</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI8_SHIFT                       0</span></div>
<div class="line"><a name="l13423"></a><span class="lineno">13423</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI8(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI8_SHIFT))&amp;NVIC_IP_PRI8_MASK)</span></div>
<div class="line"><a name="l13424"></a><span class="lineno">13424</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI9_MASK                        0xFFu</span></div>
<div class="line"><a name="l13425"></a><span class="lineno">13425</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI9_SHIFT                       0</span></div>
<div class="line"><a name="l13426"></a><span class="lineno">13426</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI9(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI9_SHIFT))&amp;NVIC_IP_PRI9_MASK)</span></div>
<div class="line"><a name="l13427"></a><span class="lineno">13427</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI10_MASK                       0xFFu</span></div>
<div class="line"><a name="l13428"></a><span class="lineno">13428</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI10_SHIFT                      0</span></div>
<div class="line"><a name="l13429"></a><span class="lineno">13429</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI10(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI10_SHIFT))&amp;NVIC_IP_PRI10_MASK)</span></div>
<div class="line"><a name="l13430"></a><span class="lineno">13430</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI11_MASK                       0xFFu</span></div>
<div class="line"><a name="l13431"></a><span class="lineno">13431</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI11_SHIFT                      0</span></div>
<div class="line"><a name="l13432"></a><span class="lineno">13432</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI11(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI11_SHIFT))&amp;NVIC_IP_PRI11_MASK)</span></div>
<div class="line"><a name="l13433"></a><span class="lineno">13433</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI12_MASK                       0xFFu</span></div>
<div class="line"><a name="l13434"></a><span class="lineno">13434</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI12_SHIFT                      0</span></div>
<div class="line"><a name="l13435"></a><span class="lineno">13435</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI12(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI12_SHIFT))&amp;NVIC_IP_PRI12_MASK)</span></div>
<div class="line"><a name="l13436"></a><span class="lineno">13436</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI13_MASK                       0xFFu</span></div>
<div class="line"><a name="l13437"></a><span class="lineno">13437</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI13_SHIFT                      0</span></div>
<div class="line"><a name="l13438"></a><span class="lineno">13438</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI13(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI13_SHIFT))&amp;NVIC_IP_PRI13_MASK)</span></div>
<div class="line"><a name="l13439"></a><span class="lineno">13439</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI14_MASK                       0xFFu</span></div>
<div class="line"><a name="l13440"></a><span class="lineno">13440</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI14_SHIFT                      0</span></div>
<div class="line"><a name="l13441"></a><span class="lineno">13441</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI14(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI14_SHIFT))&amp;NVIC_IP_PRI14_MASK)</span></div>
<div class="line"><a name="l13442"></a><span class="lineno">13442</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI15_MASK                       0xFFu</span></div>
<div class="line"><a name="l13443"></a><span class="lineno">13443</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI15_SHIFT                      0</span></div>
<div class="line"><a name="l13444"></a><span class="lineno">13444</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI15(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI15_SHIFT))&amp;NVIC_IP_PRI15_MASK)</span></div>
<div class="line"><a name="l13445"></a><span class="lineno">13445</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI16_MASK                       0xFFu</span></div>
<div class="line"><a name="l13446"></a><span class="lineno">13446</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI16_SHIFT                      0</span></div>
<div class="line"><a name="l13447"></a><span class="lineno">13447</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI16(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI16_SHIFT))&amp;NVIC_IP_PRI16_MASK)</span></div>
<div class="line"><a name="l13448"></a><span class="lineno">13448</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI17_MASK                       0xFFu</span></div>
<div class="line"><a name="l13449"></a><span class="lineno">13449</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI17_SHIFT                      0</span></div>
<div class="line"><a name="l13450"></a><span class="lineno">13450</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI17(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI17_SHIFT))&amp;NVIC_IP_PRI17_MASK)</span></div>
<div class="line"><a name="l13451"></a><span class="lineno">13451</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI18_MASK                       0xFFu</span></div>
<div class="line"><a name="l13452"></a><span class="lineno">13452</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI18_SHIFT                      0</span></div>
<div class="line"><a name="l13453"></a><span class="lineno">13453</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI18(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI18_SHIFT))&amp;NVIC_IP_PRI18_MASK)</span></div>
<div class="line"><a name="l13454"></a><span class="lineno">13454</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI19_MASK                       0xFFu</span></div>
<div class="line"><a name="l13455"></a><span class="lineno">13455</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI19_SHIFT                      0</span></div>
<div class="line"><a name="l13456"></a><span class="lineno">13456</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI19(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI19_SHIFT))&amp;NVIC_IP_PRI19_MASK)</span></div>
<div class="line"><a name="l13457"></a><span class="lineno">13457</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI20_MASK                       0xFFu</span></div>
<div class="line"><a name="l13458"></a><span class="lineno">13458</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI20_SHIFT                      0</span></div>
<div class="line"><a name="l13459"></a><span class="lineno">13459</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI20(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI20_SHIFT))&amp;NVIC_IP_PRI20_MASK)</span></div>
<div class="line"><a name="l13460"></a><span class="lineno">13460</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI21_MASK                       0xFFu</span></div>
<div class="line"><a name="l13461"></a><span class="lineno">13461</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI21_SHIFT                      0</span></div>
<div class="line"><a name="l13462"></a><span class="lineno">13462</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI21(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI21_SHIFT))&amp;NVIC_IP_PRI21_MASK)</span></div>
<div class="line"><a name="l13463"></a><span class="lineno">13463</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI22_MASK                       0xFFu</span></div>
<div class="line"><a name="l13464"></a><span class="lineno">13464</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI22_SHIFT                      0</span></div>
<div class="line"><a name="l13465"></a><span class="lineno">13465</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI22(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI22_SHIFT))&amp;NVIC_IP_PRI22_MASK)</span></div>
<div class="line"><a name="l13466"></a><span class="lineno">13466</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI23_MASK                       0xFFu</span></div>
<div class="line"><a name="l13467"></a><span class="lineno">13467</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI23_SHIFT                      0</span></div>
<div class="line"><a name="l13468"></a><span class="lineno">13468</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI23(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI23_SHIFT))&amp;NVIC_IP_PRI23_MASK)</span></div>
<div class="line"><a name="l13469"></a><span class="lineno">13469</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI24_MASK                       0xFFu</span></div>
<div class="line"><a name="l13470"></a><span class="lineno">13470</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI24_SHIFT                      0</span></div>
<div class="line"><a name="l13471"></a><span class="lineno">13471</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI24(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI24_SHIFT))&amp;NVIC_IP_PRI24_MASK)</span></div>
<div class="line"><a name="l13472"></a><span class="lineno">13472</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI25_MASK                       0xFFu</span></div>
<div class="line"><a name="l13473"></a><span class="lineno">13473</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI25_SHIFT                      0</span></div>
<div class="line"><a name="l13474"></a><span class="lineno">13474</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI25(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI25_SHIFT))&amp;NVIC_IP_PRI25_MASK)</span></div>
<div class="line"><a name="l13475"></a><span class="lineno">13475</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI26_MASK                       0xFFu</span></div>
<div class="line"><a name="l13476"></a><span class="lineno">13476</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI26_SHIFT                      0</span></div>
<div class="line"><a name="l13477"></a><span class="lineno">13477</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI26(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI26_SHIFT))&amp;NVIC_IP_PRI26_MASK)</span></div>
<div class="line"><a name="l13478"></a><span class="lineno">13478</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI27_MASK                       0xFFu</span></div>
<div class="line"><a name="l13479"></a><span class="lineno">13479</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI27_SHIFT                      0</span></div>
<div class="line"><a name="l13480"></a><span class="lineno">13480</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI27(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI27_SHIFT))&amp;NVIC_IP_PRI27_MASK)</span></div>
<div class="line"><a name="l13481"></a><span class="lineno">13481</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI28_MASK                       0xFFu</span></div>
<div class="line"><a name="l13482"></a><span class="lineno">13482</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI28_SHIFT                      0</span></div>
<div class="line"><a name="l13483"></a><span class="lineno">13483</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI28(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI28_SHIFT))&amp;NVIC_IP_PRI28_MASK)</span></div>
<div class="line"><a name="l13484"></a><span class="lineno">13484</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI29_MASK                       0xFFu</span></div>
<div class="line"><a name="l13485"></a><span class="lineno">13485</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI29_SHIFT                      0</span></div>
<div class="line"><a name="l13486"></a><span class="lineno">13486</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI29(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI29_SHIFT))&amp;NVIC_IP_PRI29_MASK)</span></div>
<div class="line"><a name="l13487"></a><span class="lineno">13487</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI30_MASK                       0xFFu</span></div>
<div class="line"><a name="l13488"></a><span class="lineno">13488</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI30_SHIFT                      0</span></div>
<div class="line"><a name="l13489"></a><span class="lineno">13489</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI30(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI30_SHIFT))&amp;NVIC_IP_PRI30_MASK)</span></div>
<div class="line"><a name="l13490"></a><span class="lineno">13490</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI31_MASK                       0xFFu</span></div>
<div class="line"><a name="l13491"></a><span class="lineno">13491</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI31_SHIFT                      0</span></div>
<div class="line"><a name="l13492"></a><span class="lineno">13492</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI31(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI31_SHIFT))&amp;NVIC_IP_PRI31_MASK)</span></div>
<div class="line"><a name="l13493"></a><span class="lineno">13493</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI32_MASK                       0xFFu</span></div>
<div class="line"><a name="l13494"></a><span class="lineno">13494</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI32_SHIFT                      0</span></div>
<div class="line"><a name="l13495"></a><span class="lineno">13495</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI32(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI32_SHIFT))&amp;NVIC_IP_PRI32_MASK)</span></div>
<div class="line"><a name="l13496"></a><span class="lineno">13496</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI33_MASK                       0xFFu</span></div>
<div class="line"><a name="l13497"></a><span class="lineno">13497</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI33_SHIFT                      0</span></div>
<div class="line"><a name="l13498"></a><span class="lineno">13498</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI33(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI33_SHIFT))&amp;NVIC_IP_PRI33_MASK)</span></div>
<div class="line"><a name="l13499"></a><span class="lineno">13499</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI34_MASK                       0xFFu</span></div>
<div class="line"><a name="l13500"></a><span class="lineno">13500</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI34_SHIFT                      0</span></div>
<div class="line"><a name="l13501"></a><span class="lineno">13501</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI34(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI34_SHIFT))&amp;NVIC_IP_PRI34_MASK)</span></div>
<div class="line"><a name="l13502"></a><span class="lineno">13502</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI35_MASK                       0xFFu</span></div>
<div class="line"><a name="l13503"></a><span class="lineno">13503</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI35_SHIFT                      0</span></div>
<div class="line"><a name="l13504"></a><span class="lineno">13504</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI35(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI35_SHIFT))&amp;NVIC_IP_PRI35_MASK)</span></div>
<div class="line"><a name="l13505"></a><span class="lineno">13505</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI36_MASK                       0xFFu</span></div>
<div class="line"><a name="l13506"></a><span class="lineno">13506</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI36_SHIFT                      0</span></div>
<div class="line"><a name="l13507"></a><span class="lineno">13507</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI36(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI36_SHIFT))&amp;NVIC_IP_PRI36_MASK)</span></div>
<div class="line"><a name="l13508"></a><span class="lineno">13508</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI37_MASK                       0xFFu</span></div>
<div class="line"><a name="l13509"></a><span class="lineno">13509</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI37_SHIFT                      0</span></div>
<div class="line"><a name="l13510"></a><span class="lineno">13510</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI37(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI37_SHIFT))&amp;NVIC_IP_PRI37_MASK)</span></div>
<div class="line"><a name="l13511"></a><span class="lineno">13511</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI38_MASK                       0xFFu</span></div>
<div class="line"><a name="l13512"></a><span class="lineno">13512</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI38_SHIFT                      0</span></div>
<div class="line"><a name="l13513"></a><span class="lineno">13513</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI38(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI38_SHIFT))&amp;NVIC_IP_PRI38_MASK)</span></div>
<div class="line"><a name="l13514"></a><span class="lineno">13514</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI39_MASK                       0xFFu</span></div>
<div class="line"><a name="l13515"></a><span class="lineno">13515</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI39_SHIFT                      0</span></div>
<div class="line"><a name="l13516"></a><span class="lineno">13516</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI39(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI39_SHIFT))&amp;NVIC_IP_PRI39_MASK)</span></div>
<div class="line"><a name="l13517"></a><span class="lineno">13517</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI40_MASK                       0xFFu</span></div>
<div class="line"><a name="l13518"></a><span class="lineno">13518</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI40_SHIFT                      0</span></div>
<div class="line"><a name="l13519"></a><span class="lineno">13519</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI40(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI40_SHIFT))&amp;NVIC_IP_PRI40_MASK)</span></div>
<div class="line"><a name="l13520"></a><span class="lineno">13520</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI41_MASK                       0xFFu</span></div>
<div class="line"><a name="l13521"></a><span class="lineno">13521</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI41_SHIFT                      0</span></div>
<div class="line"><a name="l13522"></a><span class="lineno">13522</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI41(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI41_SHIFT))&amp;NVIC_IP_PRI41_MASK)</span></div>
<div class="line"><a name="l13523"></a><span class="lineno">13523</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI42_MASK                       0xFFu</span></div>
<div class="line"><a name="l13524"></a><span class="lineno">13524</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI42_SHIFT                      0</span></div>
<div class="line"><a name="l13525"></a><span class="lineno">13525</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI42(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI42_SHIFT))&amp;NVIC_IP_PRI42_MASK)</span></div>
<div class="line"><a name="l13526"></a><span class="lineno">13526</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI43_MASK                       0xFFu</span></div>
<div class="line"><a name="l13527"></a><span class="lineno">13527</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI43_SHIFT                      0</span></div>
<div class="line"><a name="l13528"></a><span class="lineno">13528</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI43(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI43_SHIFT))&amp;NVIC_IP_PRI43_MASK)</span></div>
<div class="line"><a name="l13529"></a><span class="lineno">13529</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI44_MASK                       0xFFu</span></div>
<div class="line"><a name="l13530"></a><span class="lineno">13530</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI44_SHIFT                      0</span></div>
<div class="line"><a name="l13531"></a><span class="lineno">13531</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI44(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI44_SHIFT))&amp;NVIC_IP_PRI44_MASK)</span></div>
<div class="line"><a name="l13532"></a><span class="lineno">13532</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI45_MASK                       0xFFu</span></div>
<div class="line"><a name="l13533"></a><span class="lineno">13533</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI45_SHIFT                      0</span></div>
<div class="line"><a name="l13534"></a><span class="lineno">13534</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI45(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI45_SHIFT))&amp;NVIC_IP_PRI45_MASK)</span></div>
<div class="line"><a name="l13535"></a><span class="lineno">13535</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI46_MASK                       0xFFu</span></div>
<div class="line"><a name="l13536"></a><span class="lineno">13536</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI46_SHIFT                      0</span></div>
<div class="line"><a name="l13537"></a><span class="lineno">13537</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI46(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI46_SHIFT))&amp;NVIC_IP_PRI46_MASK)</span></div>
<div class="line"><a name="l13538"></a><span class="lineno">13538</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI47_MASK                       0xFFu</span></div>
<div class="line"><a name="l13539"></a><span class="lineno">13539</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI47_SHIFT                      0</span></div>
<div class="line"><a name="l13540"></a><span class="lineno">13540</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI47(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI47_SHIFT))&amp;NVIC_IP_PRI47_MASK)</span></div>
<div class="line"><a name="l13541"></a><span class="lineno">13541</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI48_MASK                       0xFFu</span></div>
<div class="line"><a name="l13542"></a><span class="lineno">13542</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI48_SHIFT                      0</span></div>
<div class="line"><a name="l13543"></a><span class="lineno">13543</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI48(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI48_SHIFT))&amp;NVIC_IP_PRI48_MASK)</span></div>
<div class="line"><a name="l13544"></a><span class="lineno">13544</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI49_MASK                       0xFFu</span></div>
<div class="line"><a name="l13545"></a><span class="lineno">13545</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI49_SHIFT                      0</span></div>
<div class="line"><a name="l13546"></a><span class="lineno">13546</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI49(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI49_SHIFT))&amp;NVIC_IP_PRI49_MASK)</span></div>
<div class="line"><a name="l13547"></a><span class="lineno">13547</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI50_MASK                       0xFFu</span></div>
<div class="line"><a name="l13548"></a><span class="lineno">13548</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI50_SHIFT                      0</span></div>
<div class="line"><a name="l13549"></a><span class="lineno">13549</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI50(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI50_SHIFT))&amp;NVIC_IP_PRI50_MASK)</span></div>
<div class="line"><a name="l13550"></a><span class="lineno">13550</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI51_MASK                       0xFFu</span></div>
<div class="line"><a name="l13551"></a><span class="lineno">13551</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI51_SHIFT                      0</span></div>
<div class="line"><a name="l13552"></a><span class="lineno">13552</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI51(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI51_SHIFT))&amp;NVIC_IP_PRI51_MASK)</span></div>
<div class="line"><a name="l13553"></a><span class="lineno">13553</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI52_MASK                       0xFFu</span></div>
<div class="line"><a name="l13554"></a><span class="lineno">13554</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI52_SHIFT                      0</span></div>
<div class="line"><a name="l13555"></a><span class="lineno">13555</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI52(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI52_SHIFT))&amp;NVIC_IP_PRI52_MASK)</span></div>
<div class="line"><a name="l13556"></a><span class="lineno">13556</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI53_MASK                       0xFFu</span></div>
<div class="line"><a name="l13557"></a><span class="lineno">13557</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI53_SHIFT                      0</span></div>
<div class="line"><a name="l13558"></a><span class="lineno">13558</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI53(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI53_SHIFT))&amp;NVIC_IP_PRI53_MASK)</span></div>
<div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI54_MASK                       0xFFu</span></div>
<div class="line"><a name="l13560"></a><span class="lineno">13560</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI54_SHIFT                      0</span></div>
<div class="line"><a name="l13561"></a><span class="lineno">13561</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI54(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI54_SHIFT))&amp;NVIC_IP_PRI54_MASK)</span></div>
<div class="line"><a name="l13562"></a><span class="lineno">13562</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI55_MASK                       0xFFu</span></div>
<div class="line"><a name="l13563"></a><span class="lineno">13563</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI55_SHIFT                      0</span></div>
<div class="line"><a name="l13564"></a><span class="lineno">13564</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI55(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI55_SHIFT))&amp;NVIC_IP_PRI55_MASK)</span></div>
<div class="line"><a name="l13565"></a><span class="lineno">13565</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI56_MASK                       0xFFu</span></div>
<div class="line"><a name="l13566"></a><span class="lineno">13566</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI56_SHIFT                      0</span></div>
<div class="line"><a name="l13567"></a><span class="lineno">13567</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI56(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI56_SHIFT))&amp;NVIC_IP_PRI56_MASK)</span></div>
<div class="line"><a name="l13568"></a><span class="lineno">13568</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI57_MASK                       0xFFu</span></div>
<div class="line"><a name="l13569"></a><span class="lineno">13569</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI57_SHIFT                      0</span></div>
<div class="line"><a name="l13570"></a><span class="lineno">13570</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI57(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI57_SHIFT))&amp;NVIC_IP_PRI57_MASK)</span></div>
<div class="line"><a name="l13571"></a><span class="lineno">13571</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI58_MASK                       0xFFu</span></div>
<div class="line"><a name="l13572"></a><span class="lineno">13572</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI58_SHIFT                      0</span></div>
<div class="line"><a name="l13573"></a><span class="lineno">13573</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI58(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI58_SHIFT))&amp;NVIC_IP_PRI58_MASK)</span></div>
<div class="line"><a name="l13574"></a><span class="lineno">13574</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI59_MASK                       0xFFu</span></div>
<div class="line"><a name="l13575"></a><span class="lineno">13575</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI59_SHIFT                      0</span></div>
<div class="line"><a name="l13576"></a><span class="lineno">13576</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI59(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI59_SHIFT))&amp;NVIC_IP_PRI59_MASK)</span></div>
<div class="line"><a name="l13577"></a><span class="lineno">13577</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI60_MASK                       0xFFu</span></div>
<div class="line"><a name="l13578"></a><span class="lineno">13578</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI60_SHIFT                      0</span></div>
<div class="line"><a name="l13579"></a><span class="lineno">13579</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI60(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI60_SHIFT))&amp;NVIC_IP_PRI60_MASK)</span></div>
<div class="line"><a name="l13580"></a><span class="lineno">13580</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI61_MASK                       0xFFu</span></div>
<div class="line"><a name="l13581"></a><span class="lineno">13581</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI61_SHIFT                      0</span></div>
<div class="line"><a name="l13582"></a><span class="lineno">13582</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI61(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI61_SHIFT))&amp;NVIC_IP_PRI61_MASK)</span></div>
<div class="line"><a name="l13583"></a><span class="lineno">13583</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI62_MASK                       0xFFu</span></div>
<div class="line"><a name="l13584"></a><span class="lineno">13584</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI62_SHIFT                      0</span></div>
<div class="line"><a name="l13585"></a><span class="lineno">13585</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI62(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI62_SHIFT))&amp;NVIC_IP_PRI62_MASK)</span></div>
<div class="line"><a name="l13586"></a><span class="lineno">13586</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI63_MASK                       0xFFu</span></div>
<div class="line"><a name="l13587"></a><span class="lineno">13587</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI63_SHIFT                      0</span></div>
<div class="line"><a name="l13588"></a><span class="lineno">13588</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI63(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI63_SHIFT))&amp;NVIC_IP_PRI63_MASK)</span></div>
<div class="line"><a name="l13589"></a><span class="lineno">13589</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI64_MASK                       0xFFu</span></div>
<div class="line"><a name="l13590"></a><span class="lineno">13590</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI64_SHIFT                      0</span></div>
<div class="line"><a name="l13591"></a><span class="lineno">13591</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI64(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI64_SHIFT))&amp;NVIC_IP_PRI64_MASK)</span></div>
<div class="line"><a name="l13592"></a><span class="lineno">13592</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI65_MASK                       0xFFu</span></div>
<div class="line"><a name="l13593"></a><span class="lineno">13593</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI65_SHIFT                      0</span></div>
<div class="line"><a name="l13594"></a><span class="lineno">13594</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI65(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI65_SHIFT))&amp;NVIC_IP_PRI65_MASK)</span></div>
<div class="line"><a name="l13595"></a><span class="lineno">13595</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI66_MASK                       0xFFu</span></div>
<div class="line"><a name="l13596"></a><span class="lineno">13596</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI66_SHIFT                      0</span></div>
<div class="line"><a name="l13597"></a><span class="lineno">13597</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI66(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI66_SHIFT))&amp;NVIC_IP_PRI66_MASK)</span></div>
<div class="line"><a name="l13598"></a><span class="lineno">13598</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI67_MASK                       0xFFu</span></div>
<div class="line"><a name="l13599"></a><span class="lineno">13599</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI67_SHIFT                      0</span></div>
<div class="line"><a name="l13600"></a><span class="lineno">13600</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI67(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI67_SHIFT))&amp;NVIC_IP_PRI67_MASK)</span></div>
<div class="line"><a name="l13601"></a><span class="lineno">13601</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI68_MASK                       0xFFu</span></div>
<div class="line"><a name="l13602"></a><span class="lineno">13602</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI68_SHIFT                      0</span></div>
<div class="line"><a name="l13603"></a><span class="lineno">13603</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI68(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI68_SHIFT))&amp;NVIC_IP_PRI68_MASK)</span></div>
<div class="line"><a name="l13604"></a><span class="lineno">13604</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI69_MASK                       0xFFu</span></div>
<div class="line"><a name="l13605"></a><span class="lineno">13605</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI69_SHIFT                      0</span></div>
<div class="line"><a name="l13606"></a><span class="lineno">13606</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI69(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI69_SHIFT))&amp;NVIC_IP_PRI69_MASK)</span></div>
<div class="line"><a name="l13607"></a><span class="lineno">13607</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI70_MASK                       0xFFu</span></div>
<div class="line"><a name="l13608"></a><span class="lineno">13608</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI70_SHIFT                      0</span></div>
<div class="line"><a name="l13609"></a><span class="lineno">13609</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI70(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI70_SHIFT))&amp;NVIC_IP_PRI70_MASK)</span></div>
<div class="line"><a name="l13610"></a><span class="lineno">13610</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI71_MASK                       0xFFu</span></div>
<div class="line"><a name="l13611"></a><span class="lineno">13611</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI71_SHIFT                      0</span></div>
<div class="line"><a name="l13612"></a><span class="lineno">13612</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI71(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI71_SHIFT))&amp;NVIC_IP_PRI71_MASK)</span></div>
<div class="line"><a name="l13613"></a><span class="lineno">13613</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI72_MASK                       0xFFu</span></div>
<div class="line"><a name="l13614"></a><span class="lineno">13614</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI72_SHIFT                      0</span></div>
<div class="line"><a name="l13615"></a><span class="lineno">13615</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI72(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI72_SHIFT))&amp;NVIC_IP_PRI72_MASK)</span></div>
<div class="line"><a name="l13616"></a><span class="lineno">13616</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI73_MASK                       0xFFu</span></div>
<div class="line"><a name="l13617"></a><span class="lineno">13617</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI73_SHIFT                      0</span></div>
<div class="line"><a name="l13618"></a><span class="lineno">13618</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI73(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI73_SHIFT))&amp;NVIC_IP_PRI73_MASK)</span></div>
<div class="line"><a name="l13619"></a><span class="lineno">13619</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI74_MASK                       0xFFu</span></div>
<div class="line"><a name="l13620"></a><span class="lineno">13620</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI74_SHIFT                      0</span></div>
<div class="line"><a name="l13621"></a><span class="lineno">13621</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI74(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI74_SHIFT))&amp;NVIC_IP_PRI74_MASK)</span></div>
<div class="line"><a name="l13622"></a><span class="lineno">13622</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI75_MASK                       0xFFu</span></div>
<div class="line"><a name="l13623"></a><span class="lineno">13623</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI75_SHIFT                      0</span></div>
<div class="line"><a name="l13624"></a><span class="lineno">13624</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI75(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI75_SHIFT))&amp;NVIC_IP_PRI75_MASK)</span></div>
<div class="line"><a name="l13625"></a><span class="lineno">13625</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI76_MASK                       0xFFu</span></div>
<div class="line"><a name="l13626"></a><span class="lineno">13626</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI76_SHIFT                      0</span></div>
<div class="line"><a name="l13627"></a><span class="lineno">13627</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI76(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI76_SHIFT))&amp;NVIC_IP_PRI76_MASK)</span></div>
<div class="line"><a name="l13628"></a><span class="lineno">13628</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI77_MASK                       0xFFu</span></div>
<div class="line"><a name="l13629"></a><span class="lineno">13629</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI77_SHIFT                      0</span></div>
<div class="line"><a name="l13630"></a><span class="lineno">13630</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI77(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI77_SHIFT))&amp;NVIC_IP_PRI77_MASK)</span></div>
<div class="line"><a name="l13631"></a><span class="lineno">13631</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI78_MASK                       0xFFu</span></div>
<div class="line"><a name="l13632"></a><span class="lineno">13632</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI78_SHIFT                      0</span></div>
<div class="line"><a name="l13633"></a><span class="lineno">13633</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI78(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI78_SHIFT))&amp;NVIC_IP_PRI78_MASK)</span></div>
<div class="line"><a name="l13634"></a><span class="lineno">13634</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI79_MASK                       0xFFu</span></div>
<div class="line"><a name="l13635"></a><span class="lineno">13635</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI79_SHIFT                      0</span></div>
<div class="line"><a name="l13636"></a><span class="lineno">13636</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI79(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI79_SHIFT))&amp;NVIC_IP_PRI79_MASK)</span></div>
<div class="line"><a name="l13637"></a><span class="lineno">13637</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI80_MASK                       0xFFu</span></div>
<div class="line"><a name="l13638"></a><span class="lineno">13638</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI80_SHIFT                      0</span></div>
<div class="line"><a name="l13639"></a><span class="lineno">13639</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI80(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI80_SHIFT))&amp;NVIC_IP_PRI80_MASK)</span></div>
<div class="line"><a name="l13640"></a><span class="lineno">13640</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI81_MASK                       0xFFu</span></div>
<div class="line"><a name="l13641"></a><span class="lineno">13641</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI81_SHIFT                      0</span></div>
<div class="line"><a name="l13642"></a><span class="lineno">13642</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI81(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI81_SHIFT))&amp;NVIC_IP_PRI81_MASK)</span></div>
<div class="line"><a name="l13643"></a><span class="lineno">13643</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI82_MASK                       0xFFu</span></div>
<div class="line"><a name="l13644"></a><span class="lineno">13644</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI82_SHIFT                      0</span></div>
<div class="line"><a name="l13645"></a><span class="lineno">13645</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI82(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI82_SHIFT))&amp;NVIC_IP_PRI82_MASK)</span></div>
<div class="line"><a name="l13646"></a><span class="lineno">13646</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI83_MASK                       0xFFu</span></div>
<div class="line"><a name="l13647"></a><span class="lineno">13647</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI83_SHIFT                      0</span></div>
<div class="line"><a name="l13648"></a><span class="lineno">13648</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI83(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI83_SHIFT))&amp;NVIC_IP_PRI83_MASK)</span></div>
<div class="line"><a name="l13649"></a><span class="lineno">13649</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI84_MASK                       0xFFu</span></div>
<div class="line"><a name="l13650"></a><span class="lineno">13650</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI84_SHIFT                      0</span></div>
<div class="line"><a name="l13651"></a><span class="lineno">13651</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI84(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI84_SHIFT))&amp;NVIC_IP_PRI84_MASK)</span></div>
<div class="line"><a name="l13652"></a><span class="lineno">13652</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI85_MASK                       0xFFu</span></div>
<div class="line"><a name="l13653"></a><span class="lineno">13653</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI85_SHIFT                      0</span></div>
<div class="line"><a name="l13654"></a><span class="lineno">13654</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI85(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI85_SHIFT))&amp;NVIC_IP_PRI85_MASK)</span></div>
<div class="line"><a name="l13655"></a><span class="lineno">13655</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI86_MASK                       0xFFu</span></div>
<div class="line"><a name="l13656"></a><span class="lineno">13656</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI86_SHIFT                      0</span></div>
<div class="line"><a name="l13657"></a><span class="lineno">13657</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI86(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI86_SHIFT))&amp;NVIC_IP_PRI86_MASK)</span></div>
<div class="line"><a name="l13658"></a><span class="lineno">13658</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI87_MASK                       0xFFu</span></div>
<div class="line"><a name="l13659"></a><span class="lineno">13659</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI87_SHIFT                      0</span></div>
<div class="line"><a name="l13660"></a><span class="lineno">13660</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI87(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI87_SHIFT))&amp;NVIC_IP_PRI87_MASK)</span></div>
<div class="line"><a name="l13661"></a><span class="lineno">13661</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI88_MASK                       0xFFu</span></div>
<div class="line"><a name="l13662"></a><span class="lineno">13662</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI88_SHIFT                      0</span></div>
<div class="line"><a name="l13663"></a><span class="lineno">13663</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI88(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI88_SHIFT))&amp;NVIC_IP_PRI88_MASK)</span></div>
<div class="line"><a name="l13664"></a><span class="lineno">13664</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI89_MASK                       0xFFu</span></div>
<div class="line"><a name="l13665"></a><span class="lineno">13665</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI89_SHIFT                      0</span></div>
<div class="line"><a name="l13666"></a><span class="lineno">13666</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI89(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI89_SHIFT))&amp;NVIC_IP_PRI89_MASK)</span></div>
<div class="line"><a name="l13667"></a><span class="lineno">13667</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI90_MASK                       0xFFu</span></div>
<div class="line"><a name="l13668"></a><span class="lineno">13668</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI90_SHIFT                      0</span></div>
<div class="line"><a name="l13669"></a><span class="lineno">13669</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI90(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI90_SHIFT))&amp;NVIC_IP_PRI90_MASK)</span></div>
<div class="line"><a name="l13670"></a><span class="lineno">13670</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI91_MASK                       0xFFu</span></div>
<div class="line"><a name="l13671"></a><span class="lineno">13671</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI91_SHIFT                      0</span></div>
<div class="line"><a name="l13672"></a><span class="lineno">13672</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI91(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI91_SHIFT))&amp;NVIC_IP_PRI91_MASK)</span></div>
<div class="line"><a name="l13673"></a><span class="lineno">13673</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI92_MASK                       0xFFu</span></div>
<div class="line"><a name="l13674"></a><span class="lineno">13674</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI92_SHIFT                      0</span></div>
<div class="line"><a name="l13675"></a><span class="lineno">13675</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI92(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI92_SHIFT))&amp;NVIC_IP_PRI92_MASK)</span></div>
<div class="line"><a name="l13676"></a><span class="lineno">13676</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI93_MASK                       0xFFu</span></div>
<div class="line"><a name="l13677"></a><span class="lineno">13677</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI93_SHIFT                      0</span></div>
<div class="line"><a name="l13678"></a><span class="lineno">13678</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI93(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI93_SHIFT))&amp;NVIC_IP_PRI93_MASK)</span></div>
<div class="line"><a name="l13679"></a><span class="lineno">13679</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI94_MASK                       0xFFu</span></div>
<div class="line"><a name="l13680"></a><span class="lineno">13680</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI94_SHIFT                      0</span></div>
<div class="line"><a name="l13681"></a><span class="lineno">13681</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI94(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI94_SHIFT))&amp;NVIC_IP_PRI94_MASK)</span></div>
<div class="line"><a name="l13682"></a><span class="lineno">13682</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI95_MASK                       0xFFu</span></div>
<div class="line"><a name="l13683"></a><span class="lineno">13683</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI95_SHIFT                      0</span></div>
<div class="line"><a name="l13684"></a><span class="lineno">13684</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI95(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI95_SHIFT))&amp;NVIC_IP_PRI95_MASK)</span></div>
<div class="line"><a name="l13685"></a><span class="lineno">13685</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI96_MASK                       0xFFu</span></div>
<div class="line"><a name="l13686"></a><span class="lineno">13686</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI96_SHIFT                      0</span></div>
<div class="line"><a name="l13687"></a><span class="lineno">13687</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI96(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI96_SHIFT))&amp;NVIC_IP_PRI96_MASK)</span></div>
<div class="line"><a name="l13688"></a><span class="lineno">13688</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI97_MASK                       0xFFu</span></div>
<div class="line"><a name="l13689"></a><span class="lineno">13689</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI97_SHIFT                      0</span></div>
<div class="line"><a name="l13690"></a><span class="lineno">13690</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI97(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI97_SHIFT))&amp;NVIC_IP_PRI97_MASK)</span></div>
<div class="line"><a name="l13691"></a><span class="lineno">13691</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI98_MASK                       0xFFu</span></div>
<div class="line"><a name="l13692"></a><span class="lineno">13692</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI98_SHIFT                      0</span></div>
<div class="line"><a name="l13693"></a><span class="lineno">13693</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI98(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI98_SHIFT))&amp;NVIC_IP_PRI98_MASK)</span></div>
<div class="line"><a name="l13694"></a><span class="lineno">13694</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI99_MASK                       0xFFu</span></div>
<div class="line"><a name="l13695"></a><span class="lineno">13695</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI99_SHIFT                      0</span></div>
<div class="line"><a name="l13696"></a><span class="lineno">13696</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI99(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI99_SHIFT))&amp;NVIC_IP_PRI99_MASK)</span></div>
<div class="line"><a name="l13697"></a><span class="lineno">13697</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI100_MASK                      0xFFu</span></div>
<div class="line"><a name="l13698"></a><span class="lineno">13698</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI100_SHIFT                     0</span></div>
<div class="line"><a name="l13699"></a><span class="lineno">13699</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI100(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI100_SHIFT))&amp;NVIC_IP_PRI100_MASK)</span></div>
<div class="line"><a name="l13700"></a><span class="lineno">13700</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI101_MASK                      0xFFu</span></div>
<div class="line"><a name="l13701"></a><span class="lineno">13701</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI101_SHIFT                     0</span></div>
<div class="line"><a name="l13702"></a><span class="lineno">13702</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI101(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI101_SHIFT))&amp;NVIC_IP_PRI101_MASK)</span></div>
<div class="line"><a name="l13703"></a><span class="lineno">13703</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI102_MASK                      0xFFu</span></div>
<div class="line"><a name="l13704"></a><span class="lineno">13704</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI102_SHIFT                     0</span></div>
<div class="line"><a name="l13705"></a><span class="lineno">13705</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI102(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI102_SHIFT))&amp;NVIC_IP_PRI102_MASK)</span></div>
<div class="line"><a name="l13706"></a><span class="lineno">13706</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI103_MASK                      0xFFu</span></div>
<div class="line"><a name="l13707"></a><span class="lineno">13707</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI103_SHIFT                     0</span></div>
<div class="line"><a name="l13708"></a><span class="lineno">13708</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI103(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI103_SHIFT))&amp;NVIC_IP_PRI103_MASK)</span></div>
<div class="line"><a name="l13709"></a><span class="lineno">13709</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI104_MASK                      0xFFu</span></div>
<div class="line"><a name="l13710"></a><span class="lineno">13710</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI104_SHIFT                     0</span></div>
<div class="line"><a name="l13711"></a><span class="lineno">13711</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI104(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI104_SHIFT))&amp;NVIC_IP_PRI104_MASK)</span></div>
<div class="line"><a name="l13712"></a><span class="lineno">13712</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI105_MASK                      0xFFu</span></div>
<div class="line"><a name="l13713"></a><span class="lineno">13713</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI105_SHIFT                     0</span></div>
<div class="line"><a name="l13714"></a><span class="lineno">13714</span>&#160;<span class="preprocessor">#define NVIC_IP_PRI105(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI105_SHIFT))&amp;NVIC_IP_PRI105_MASK)</span></div>
<div class="line"><a name="l13715"></a><span class="lineno">13715</span>&#160;<span class="comment">/* STIR Bit Fields */</span></div>
<div class="line"><a name="l13716"></a><span class="lineno">13716</span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_MASK                     0x1FFu</span></div>
<div class="line"><a name="l13717"></a><span class="lineno">13717</span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_SHIFT                    0</span></div>
<div class="line"><a name="l13718"></a><span class="lineno">13718</span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_STIR_INTID_SHIFT))&amp;NVIC_STIR_INTID_MASK)</span></div>
<div class="line"><a name="l13719"></a><span class="lineno">13719</span>&#160; <span class="comment">/* end of group NVIC_Register_Masks */</span></div>
<div class="line"><a name="l13723"></a><span class="lineno">13723</span>&#160;</div>
<div class="line"><a name="l13724"></a><span class="lineno">13724</span>&#160;</div>
<div class="line"><a name="l13725"></a><span class="lineno">13725</span>&#160;<span class="comment">/* NVIC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l13727"></a><span class="lineno"><a class="line" href="group___n_v_i_c___peripheral.html#ga28f0a055d0c218e16d1fc7b13ff0caa5">13727</a></span>&#160;<span class="preprocessor">#define NVIC_BASE_PTR                            ((NVIC_MemMapPtr)0xE000E100u)</span></div>
<div class="line"><a name="l13728"></a><span class="lineno">13728</span>&#160;</div>
<div class="line"><a name="l13729"></a><span class="lineno"><a class="line" href="group___n_v_i_c___peripheral.html#ga25b6ce0c871e09199e515cbb1716fe26">13729</a></span>&#160;<span class="preprocessor">#define NVIC_BASE_PTRS                           { NVIC_BASE_PTR }</span></div>
<div class="line"><a name="l13730"></a><span class="lineno">13730</span>&#160;</div>
<div class="line"><a name="l13731"></a><span class="lineno">13731</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13732"></a><span class="lineno">13732</span>&#160;<span class="comment">   -- NVIC - Register accessor macros</span></div>
<div class="line"><a name="l13733"></a><span class="lineno">13733</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13734"></a><span class="lineno">13734</span>&#160;</div>
<div class="line"><a name="l13741"></a><span class="lineno">13741</span>&#160;<span class="comment">/* NVIC - Register instance definitions */</span></div>
<div class="line"><a name="l13742"></a><span class="lineno">13742</span>&#160;<span class="comment">/* NVIC */</span></div>
<div class="line"><a name="l13743"></a><span class="lineno">13743</span>&#160;<span class="preprocessor">#define NVICISER0                                NVIC_ISER_REG(NVIC_BASE_PTR,0)</span></div>
<div class="line"><a name="l13744"></a><span class="lineno">13744</span>&#160;<span class="preprocessor">#define NVICISER1                                NVIC_ISER_REG(NVIC_BASE_PTR,1)</span></div>
<div class="line"><a name="l13745"></a><span class="lineno">13745</span>&#160;<span class="preprocessor">#define NVICISER2                                NVIC_ISER_REG(NVIC_BASE_PTR,2)</span></div>
<div class="line"><a name="l13746"></a><span class="lineno">13746</span>&#160;<span class="preprocessor">#define NVICISER3                                NVIC_ISER_REG(NVIC_BASE_PTR,3)</span></div>
<div class="line"><a name="l13747"></a><span class="lineno">13747</span>&#160;<span class="preprocessor">#define NVICICER0                                NVIC_ICER_REG(NVIC_BASE_PTR,0)</span></div>
<div class="line"><a name="l13748"></a><span class="lineno">13748</span>&#160;<span class="preprocessor">#define NVICICER1                                NVIC_ICER_REG(NVIC_BASE_PTR,1)</span></div>
<div class="line"><a name="l13749"></a><span class="lineno">13749</span>&#160;<span class="preprocessor">#define NVICICER2                                NVIC_ICER_REG(NVIC_BASE_PTR,2)</span></div>
<div class="line"><a name="l13750"></a><span class="lineno">13750</span>&#160;<span class="preprocessor">#define NVICICER3                                NVIC_ICER_REG(NVIC_BASE_PTR,3)</span></div>
<div class="line"><a name="l13751"></a><span class="lineno">13751</span>&#160;<span class="preprocessor">#define NVICISPR0                                NVIC_ISPR_REG(NVIC_BASE_PTR,0)</span></div>
<div class="line"><a name="l13752"></a><span class="lineno">13752</span>&#160;<span class="preprocessor">#define NVICISPR1                                NVIC_ISPR_REG(NVIC_BASE_PTR,1)</span></div>
<div class="line"><a name="l13753"></a><span class="lineno">13753</span>&#160;<span class="preprocessor">#define NVICISPR2                                NVIC_ISPR_REG(NVIC_BASE_PTR,2)</span></div>
<div class="line"><a name="l13754"></a><span class="lineno">13754</span>&#160;<span class="preprocessor">#define NVICISPR3                                NVIC_ISPR_REG(NVIC_BASE_PTR,3)</span></div>
<div class="line"><a name="l13755"></a><span class="lineno">13755</span>&#160;<span class="preprocessor">#define NVICICPR0                                NVIC_ICPR_REG(NVIC_BASE_PTR,0)</span></div>
<div class="line"><a name="l13756"></a><span class="lineno">13756</span>&#160;<span class="preprocessor">#define NVICICPR1                                NVIC_ICPR_REG(NVIC_BASE_PTR,1)</span></div>
<div class="line"><a name="l13757"></a><span class="lineno">13757</span>&#160;<span class="preprocessor">#define NVICICPR2                                NVIC_ICPR_REG(NVIC_BASE_PTR,2)</span></div>
<div class="line"><a name="l13758"></a><span class="lineno">13758</span>&#160;<span class="preprocessor">#define NVICICPR3                                NVIC_ICPR_REG(NVIC_BASE_PTR,3)</span></div>
<div class="line"><a name="l13759"></a><span class="lineno">13759</span>&#160;<span class="preprocessor">#define NVICIABR0                                NVIC_IABR_REG(NVIC_BASE_PTR,0)</span></div>
<div class="line"><a name="l13760"></a><span class="lineno">13760</span>&#160;<span class="preprocessor">#define NVICIABR1                                NVIC_IABR_REG(NVIC_BASE_PTR,1)</span></div>
<div class="line"><a name="l13761"></a><span class="lineno">13761</span>&#160;<span class="preprocessor">#define NVICIABR2                                NVIC_IABR_REG(NVIC_BASE_PTR,2)</span></div>
<div class="line"><a name="l13762"></a><span class="lineno">13762</span>&#160;<span class="preprocessor">#define NVICIABR3                                NVIC_IABR_REG(NVIC_BASE_PTR,3)</span></div>
<div class="line"><a name="l13763"></a><span class="lineno">13763</span>&#160;<span class="preprocessor">#define NVICIP0                                  NVIC_IP_REG(NVIC_BASE_PTR,0)</span></div>
<div class="line"><a name="l13764"></a><span class="lineno">13764</span>&#160;<span class="preprocessor">#define NVICIP1                                  NVIC_IP_REG(NVIC_BASE_PTR,1)</span></div>
<div class="line"><a name="l13765"></a><span class="lineno">13765</span>&#160;<span class="preprocessor">#define NVICIP2                                  NVIC_IP_REG(NVIC_BASE_PTR,2)</span></div>
<div class="line"><a name="l13766"></a><span class="lineno">13766</span>&#160;<span class="preprocessor">#define NVICIP3                                  NVIC_IP_REG(NVIC_BASE_PTR,3)</span></div>
<div class="line"><a name="l13767"></a><span class="lineno">13767</span>&#160;<span class="preprocessor">#define NVICIP4                                  NVIC_IP_REG(NVIC_BASE_PTR,4)</span></div>
<div class="line"><a name="l13768"></a><span class="lineno">13768</span>&#160;<span class="preprocessor">#define NVICIP5                                  NVIC_IP_REG(NVIC_BASE_PTR,5)</span></div>
<div class="line"><a name="l13769"></a><span class="lineno">13769</span>&#160;<span class="preprocessor">#define NVICIP6                                  NVIC_IP_REG(NVIC_BASE_PTR,6)</span></div>
<div class="line"><a name="l13770"></a><span class="lineno">13770</span>&#160;<span class="preprocessor">#define NVICIP7                                  NVIC_IP_REG(NVIC_BASE_PTR,7)</span></div>
<div class="line"><a name="l13771"></a><span class="lineno">13771</span>&#160;<span class="preprocessor">#define NVICIP8                                  NVIC_IP_REG(NVIC_BASE_PTR,8)</span></div>
<div class="line"><a name="l13772"></a><span class="lineno">13772</span>&#160;<span class="preprocessor">#define NVICIP9                                  NVIC_IP_REG(NVIC_BASE_PTR,9)</span></div>
<div class="line"><a name="l13773"></a><span class="lineno">13773</span>&#160;<span class="preprocessor">#define NVICIP10                                 NVIC_IP_REG(NVIC_BASE_PTR,10)</span></div>
<div class="line"><a name="l13774"></a><span class="lineno">13774</span>&#160;<span class="preprocessor">#define NVICIP11                                 NVIC_IP_REG(NVIC_BASE_PTR,11)</span></div>
<div class="line"><a name="l13775"></a><span class="lineno">13775</span>&#160;<span class="preprocessor">#define NVICIP12                                 NVIC_IP_REG(NVIC_BASE_PTR,12)</span></div>
<div class="line"><a name="l13776"></a><span class="lineno">13776</span>&#160;<span class="preprocessor">#define NVICIP13                                 NVIC_IP_REG(NVIC_BASE_PTR,13)</span></div>
<div class="line"><a name="l13777"></a><span class="lineno">13777</span>&#160;<span class="preprocessor">#define NVICIP14                                 NVIC_IP_REG(NVIC_BASE_PTR,14)</span></div>
<div class="line"><a name="l13778"></a><span class="lineno">13778</span>&#160;<span class="preprocessor">#define NVICIP15                                 NVIC_IP_REG(NVIC_BASE_PTR,15)</span></div>
<div class="line"><a name="l13779"></a><span class="lineno">13779</span>&#160;<span class="preprocessor">#define NVICIP16                                 NVIC_IP_REG(NVIC_BASE_PTR,16)</span></div>
<div class="line"><a name="l13780"></a><span class="lineno">13780</span>&#160;<span class="preprocessor">#define NVICIP17                                 NVIC_IP_REG(NVIC_BASE_PTR,17)</span></div>
<div class="line"><a name="l13781"></a><span class="lineno">13781</span>&#160;<span class="preprocessor">#define NVICIP18                                 NVIC_IP_REG(NVIC_BASE_PTR,18)</span></div>
<div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;<span class="preprocessor">#define NVICIP19                                 NVIC_IP_REG(NVIC_BASE_PTR,19)</span></div>
<div class="line"><a name="l13783"></a><span class="lineno">13783</span>&#160;<span class="preprocessor">#define NVICIP20                                 NVIC_IP_REG(NVIC_BASE_PTR,20)</span></div>
<div class="line"><a name="l13784"></a><span class="lineno">13784</span>&#160;<span class="preprocessor">#define NVICIP21                                 NVIC_IP_REG(NVIC_BASE_PTR,21)</span></div>
<div class="line"><a name="l13785"></a><span class="lineno">13785</span>&#160;<span class="preprocessor">#define NVICIP22                                 NVIC_IP_REG(NVIC_BASE_PTR,22)</span></div>
<div class="line"><a name="l13786"></a><span class="lineno">13786</span>&#160;<span class="preprocessor">#define NVICIP23                                 NVIC_IP_REG(NVIC_BASE_PTR,23)</span></div>
<div class="line"><a name="l13787"></a><span class="lineno">13787</span>&#160;<span class="preprocessor">#define NVICIP24                                 NVIC_IP_REG(NVIC_BASE_PTR,24)</span></div>
<div class="line"><a name="l13788"></a><span class="lineno">13788</span>&#160;<span class="preprocessor">#define NVICIP25                                 NVIC_IP_REG(NVIC_BASE_PTR,25)</span></div>
<div class="line"><a name="l13789"></a><span class="lineno">13789</span>&#160;<span class="preprocessor">#define NVICIP26                                 NVIC_IP_REG(NVIC_BASE_PTR,26)</span></div>
<div class="line"><a name="l13790"></a><span class="lineno">13790</span>&#160;<span class="preprocessor">#define NVICIP27                                 NVIC_IP_REG(NVIC_BASE_PTR,27)</span></div>
<div class="line"><a name="l13791"></a><span class="lineno">13791</span>&#160;<span class="preprocessor">#define NVICIP28                                 NVIC_IP_REG(NVIC_BASE_PTR,28)</span></div>
<div class="line"><a name="l13792"></a><span class="lineno">13792</span>&#160;<span class="preprocessor">#define NVICIP29                                 NVIC_IP_REG(NVIC_BASE_PTR,29)</span></div>
<div class="line"><a name="l13793"></a><span class="lineno">13793</span>&#160;<span class="preprocessor">#define NVICIP30                                 NVIC_IP_REG(NVIC_BASE_PTR,30)</span></div>
<div class="line"><a name="l13794"></a><span class="lineno">13794</span>&#160;<span class="preprocessor">#define NVICIP31                                 NVIC_IP_REG(NVIC_BASE_PTR,31)</span></div>
<div class="line"><a name="l13795"></a><span class="lineno">13795</span>&#160;<span class="preprocessor">#define NVICIP32                                 NVIC_IP_REG(NVIC_BASE_PTR,32)</span></div>
<div class="line"><a name="l13796"></a><span class="lineno">13796</span>&#160;<span class="preprocessor">#define NVICIP33                                 NVIC_IP_REG(NVIC_BASE_PTR,33)</span></div>
<div class="line"><a name="l13797"></a><span class="lineno">13797</span>&#160;<span class="preprocessor">#define NVICIP34                                 NVIC_IP_REG(NVIC_BASE_PTR,34)</span></div>
<div class="line"><a name="l13798"></a><span class="lineno">13798</span>&#160;<span class="preprocessor">#define NVICIP35                                 NVIC_IP_REG(NVIC_BASE_PTR,35)</span></div>
<div class="line"><a name="l13799"></a><span class="lineno">13799</span>&#160;<span class="preprocessor">#define NVICIP36                                 NVIC_IP_REG(NVIC_BASE_PTR,36)</span></div>
<div class="line"><a name="l13800"></a><span class="lineno">13800</span>&#160;<span class="preprocessor">#define NVICIP37                                 NVIC_IP_REG(NVIC_BASE_PTR,37)</span></div>
<div class="line"><a name="l13801"></a><span class="lineno">13801</span>&#160;<span class="preprocessor">#define NVICIP38                                 NVIC_IP_REG(NVIC_BASE_PTR,38)</span></div>
<div class="line"><a name="l13802"></a><span class="lineno">13802</span>&#160;<span class="preprocessor">#define NVICIP39                                 NVIC_IP_REG(NVIC_BASE_PTR,39)</span></div>
<div class="line"><a name="l13803"></a><span class="lineno">13803</span>&#160;<span class="preprocessor">#define NVICIP40                                 NVIC_IP_REG(NVIC_BASE_PTR,40)</span></div>
<div class="line"><a name="l13804"></a><span class="lineno">13804</span>&#160;<span class="preprocessor">#define NVICIP41                                 NVIC_IP_REG(NVIC_BASE_PTR,41)</span></div>
<div class="line"><a name="l13805"></a><span class="lineno">13805</span>&#160;<span class="preprocessor">#define NVICIP42                                 NVIC_IP_REG(NVIC_BASE_PTR,42)</span></div>
<div class="line"><a name="l13806"></a><span class="lineno">13806</span>&#160;<span class="preprocessor">#define NVICIP43                                 NVIC_IP_REG(NVIC_BASE_PTR,43)</span></div>
<div class="line"><a name="l13807"></a><span class="lineno">13807</span>&#160;<span class="preprocessor">#define NVICIP44                                 NVIC_IP_REG(NVIC_BASE_PTR,44)</span></div>
<div class="line"><a name="l13808"></a><span class="lineno">13808</span>&#160;<span class="preprocessor">#define NVICIP45                                 NVIC_IP_REG(NVIC_BASE_PTR,45)</span></div>
<div class="line"><a name="l13809"></a><span class="lineno">13809</span>&#160;<span class="preprocessor">#define NVICIP46                                 NVIC_IP_REG(NVIC_BASE_PTR,46)</span></div>
<div class="line"><a name="l13810"></a><span class="lineno">13810</span>&#160;<span class="preprocessor">#define NVICIP47                                 NVIC_IP_REG(NVIC_BASE_PTR,47)</span></div>
<div class="line"><a name="l13811"></a><span class="lineno">13811</span>&#160;<span class="preprocessor">#define NVICIP48                                 NVIC_IP_REG(NVIC_BASE_PTR,48)</span></div>
<div class="line"><a name="l13812"></a><span class="lineno">13812</span>&#160;<span class="preprocessor">#define NVICIP49                                 NVIC_IP_REG(NVIC_BASE_PTR,49)</span></div>
<div class="line"><a name="l13813"></a><span class="lineno">13813</span>&#160;<span class="preprocessor">#define NVICIP50                                 NVIC_IP_REG(NVIC_BASE_PTR,50)</span></div>
<div class="line"><a name="l13814"></a><span class="lineno">13814</span>&#160;<span class="preprocessor">#define NVICIP51                                 NVIC_IP_REG(NVIC_BASE_PTR,51)</span></div>
<div class="line"><a name="l13815"></a><span class="lineno">13815</span>&#160;<span class="preprocessor">#define NVICIP52                                 NVIC_IP_REG(NVIC_BASE_PTR,52)</span></div>
<div class="line"><a name="l13816"></a><span class="lineno">13816</span>&#160;<span class="preprocessor">#define NVICIP53                                 NVIC_IP_REG(NVIC_BASE_PTR,53)</span></div>
<div class="line"><a name="l13817"></a><span class="lineno">13817</span>&#160;<span class="preprocessor">#define NVICIP54                                 NVIC_IP_REG(NVIC_BASE_PTR,54)</span></div>
<div class="line"><a name="l13818"></a><span class="lineno">13818</span>&#160;<span class="preprocessor">#define NVICIP55                                 NVIC_IP_REG(NVIC_BASE_PTR,55)</span></div>
<div class="line"><a name="l13819"></a><span class="lineno">13819</span>&#160;<span class="preprocessor">#define NVICIP56                                 NVIC_IP_REG(NVIC_BASE_PTR,56)</span></div>
<div class="line"><a name="l13820"></a><span class="lineno">13820</span>&#160;<span class="preprocessor">#define NVICIP57                                 NVIC_IP_REG(NVIC_BASE_PTR,57)</span></div>
<div class="line"><a name="l13821"></a><span class="lineno">13821</span>&#160;<span class="preprocessor">#define NVICIP58                                 NVIC_IP_REG(NVIC_BASE_PTR,58)</span></div>
<div class="line"><a name="l13822"></a><span class="lineno">13822</span>&#160;<span class="preprocessor">#define NVICIP59                                 NVIC_IP_REG(NVIC_BASE_PTR,59)</span></div>
<div class="line"><a name="l13823"></a><span class="lineno">13823</span>&#160;<span class="preprocessor">#define NVICIP60                                 NVIC_IP_REG(NVIC_BASE_PTR,60)</span></div>
<div class="line"><a name="l13824"></a><span class="lineno">13824</span>&#160;<span class="preprocessor">#define NVICIP61                                 NVIC_IP_REG(NVIC_BASE_PTR,61)</span></div>
<div class="line"><a name="l13825"></a><span class="lineno">13825</span>&#160;<span class="preprocessor">#define NVICIP62                                 NVIC_IP_REG(NVIC_BASE_PTR,62)</span></div>
<div class="line"><a name="l13826"></a><span class="lineno">13826</span>&#160;<span class="preprocessor">#define NVICIP63                                 NVIC_IP_REG(NVIC_BASE_PTR,63)</span></div>
<div class="line"><a name="l13827"></a><span class="lineno">13827</span>&#160;<span class="preprocessor">#define NVICIP64                                 NVIC_IP_REG(NVIC_BASE_PTR,64)</span></div>
<div class="line"><a name="l13828"></a><span class="lineno">13828</span>&#160;<span class="preprocessor">#define NVICIP65                                 NVIC_IP_REG(NVIC_BASE_PTR,65)</span></div>
<div class="line"><a name="l13829"></a><span class="lineno">13829</span>&#160;<span class="preprocessor">#define NVICIP66                                 NVIC_IP_REG(NVIC_BASE_PTR,66)</span></div>
<div class="line"><a name="l13830"></a><span class="lineno">13830</span>&#160;<span class="preprocessor">#define NVICIP67                                 NVIC_IP_REG(NVIC_BASE_PTR,67)</span></div>
<div class="line"><a name="l13831"></a><span class="lineno">13831</span>&#160;<span class="preprocessor">#define NVICIP68                                 NVIC_IP_REG(NVIC_BASE_PTR,68)</span></div>
<div class="line"><a name="l13832"></a><span class="lineno">13832</span>&#160;<span class="preprocessor">#define NVICIP69                                 NVIC_IP_REG(NVIC_BASE_PTR,69)</span></div>
<div class="line"><a name="l13833"></a><span class="lineno">13833</span>&#160;<span class="preprocessor">#define NVICIP70                                 NVIC_IP_REG(NVIC_BASE_PTR,70)</span></div>
<div class="line"><a name="l13834"></a><span class="lineno">13834</span>&#160;<span class="preprocessor">#define NVICIP71                                 NVIC_IP_REG(NVIC_BASE_PTR,71)</span></div>
<div class="line"><a name="l13835"></a><span class="lineno">13835</span>&#160;<span class="preprocessor">#define NVICIP72                                 NVIC_IP_REG(NVIC_BASE_PTR,72)</span></div>
<div class="line"><a name="l13836"></a><span class="lineno">13836</span>&#160;<span class="preprocessor">#define NVICIP73                                 NVIC_IP_REG(NVIC_BASE_PTR,73)</span></div>
<div class="line"><a name="l13837"></a><span class="lineno">13837</span>&#160;<span class="preprocessor">#define NVICIP74                                 NVIC_IP_REG(NVIC_BASE_PTR,74)</span></div>
<div class="line"><a name="l13838"></a><span class="lineno">13838</span>&#160;<span class="preprocessor">#define NVICIP75                                 NVIC_IP_REG(NVIC_BASE_PTR,75)</span></div>
<div class="line"><a name="l13839"></a><span class="lineno">13839</span>&#160;<span class="preprocessor">#define NVICIP76                                 NVIC_IP_REG(NVIC_BASE_PTR,76)</span></div>
<div class="line"><a name="l13840"></a><span class="lineno">13840</span>&#160;<span class="preprocessor">#define NVICIP77                                 NVIC_IP_REG(NVIC_BASE_PTR,77)</span></div>
<div class="line"><a name="l13841"></a><span class="lineno">13841</span>&#160;<span class="preprocessor">#define NVICIP78                                 NVIC_IP_REG(NVIC_BASE_PTR,78)</span></div>
<div class="line"><a name="l13842"></a><span class="lineno">13842</span>&#160;<span class="preprocessor">#define NVICIP79                                 NVIC_IP_REG(NVIC_BASE_PTR,79)</span></div>
<div class="line"><a name="l13843"></a><span class="lineno">13843</span>&#160;<span class="preprocessor">#define NVICIP80                                 NVIC_IP_REG(NVIC_BASE_PTR,80)</span></div>
<div class="line"><a name="l13844"></a><span class="lineno">13844</span>&#160;<span class="preprocessor">#define NVICIP81                                 NVIC_IP_REG(NVIC_BASE_PTR,81)</span></div>
<div class="line"><a name="l13845"></a><span class="lineno">13845</span>&#160;<span class="preprocessor">#define NVICIP82                                 NVIC_IP_REG(NVIC_BASE_PTR,82)</span></div>
<div class="line"><a name="l13846"></a><span class="lineno">13846</span>&#160;<span class="preprocessor">#define NVICIP83                                 NVIC_IP_REG(NVIC_BASE_PTR,83)</span></div>
<div class="line"><a name="l13847"></a><span class="lineno">13847</span>&#160;<span class="preprocessor">#define NVICIP84                                 NVIC_IP_REG(NVIC_BASE_PTR,84)</span></div>
<div class="line"><a name="l13848"></a><span class="lineno">13848</span>&#160;<span class="preprocessor">#define NVICIP85                                 NVIC_IP_REG(NVIC_BASE_PTR,85)</span></div>
<div class="line"><a name="l13849"></a><span class="lineno">13849</span>&#160;<span class="preprocessor">#define NVICIP86                                 NVIC_IP_REG(NVIC_BASE_PTR,86)</span></div>
<div class="line"><a name="l13850"></a><span class="lineno">13850</span>&#160;<span class="preprocessor">#define NVICIP87                                 NVIC_IP_REG(NVIC_BASE_PTR,87)</span></div>
<div class="line"><a name="l13851"></a><span class="lineno">13851</span>&#160;<span class="preprocessor">#define NVICIP88                                 NVIC_IP_REG(NVIC_BASE_PTR,88)</span></div>
<div class="line"><a name="l13852"></a><span class="lineno">13852</span>&#160;<span class="preprocessor">#define NVICIP89                                 NVIC_IP_REG(NVIC_BASE_PTR,89)</span></div>
<div class="line"><a name="l13853"></a><span class="lineno">13853</span>&#160;<span class="preprocessor">#define NVICIP90                                 NVIC_IP_REG(NVIC_BASE_PTR,90)</span></div>
<div class="line"><a name="l13854"></a><span class="lineno">13854</span>&#160;<span class="preprocessor">#define NVICIP91                                 NVIC_IP_REG(NVIC_BASE_PTR,91)</span></div>
<div class="line"><a name="l13855"></a><span class="lineno">13855</span>&#160;<span class="preprocessor">#define NVICIP92                                 NVIC_IP_REG(NVIC_BASE_PTR,92)</span></div>
<div class="line"><a name="l13856"></a><span class="lineno">13856</span>&#160;<span class="preprocessor">#define NVICIP93                                 NVIC_IP_REG(NVIC_BASE_PTR,93)</span></div>
<div class="line"><a name="l13857"></a><span class="lineno">13857</span>&#160;<span class="preprocessor">#define NVICIP94                                 NVIC_IP_REG(NVIC_BASE_PTR,94)</span></div>
<div class="line"><a name="l13858"></a><span class="lineno">13858</span>&#160;<span class="preprocessor">#define NVICIP95                                 NVIC_IP_REG(NVIC_BASE_PTR,95)</span></div>
<div class="line"><a name="l13859"></a><span class="lineno">13859</span>&#160;<span class="preprocessor">#define NVICIP96                                 NVIC_IP_REG(NVIC_BASE_PTR,96)</span></div>
<div class="line"><a name="l13860"></a><span class="lineno">13860</span>&#160;<span class="preprocessor">#define NVICIP97                                 NVIC_IP_REG(NVIC_BASE_PTR,97)</span></div>
<div class="line"><a name="l13861"></a><span class="lineno">13861</span>&#160;<span class="preprocessor">#define NVICIP98                                 NVIC_IP_REG(NVIC_BASE_PTR,98)</span></div>
<div class="line"><a name="l13862"></a><span class="lineno">13862</span>&#160;<span class="preprocessor">#define NVICIP99                                 NVIC_IP_REG(NVIC_BASE_PTR,99)</span></div>
<div class="line"><a name="l13863"></a><span class="lineno">13863</span>&#160;<span class="preprocessor">#define NVICIP100                                NVIC_IP_REG(NVIC_BASE_PTR,100)</span></div>
<div class="line"><a name="l13864"></a><span class="lineno">13864</span>&#160;<span class="preprocessor">#define NVICIP101                                NVIC_IP_REG(NVIC_BASE_PTR,101)</span></div>
<div class="line"><a name="l13865"></a><span class="lineno">13865</span>&#160;<span class="preprocessor">#define NVICIP102                                NVIC_IP_REG(NVIC_BASE_PTR,102)</span></div>
<div class="line"><a name="l13866"></a><span class="lineno">13866</span>&#160;<span class="preprocessor">#define NVICIP103                                NVIC_IP_REG(NVIC_BASE_PTR,103)</span></div>
<div class="line"><a name="l13867"></a><span class="lineno">13867</span>&#160;<span class="preprocessor">#define NVICIP104                                NVIC_IP_REG(NVIC_BASE_PTR,104)</span></div>
<div class="line"><a name="l13868"></a><span class="lineno">13868</span>&#160;<span class="preprocessor">#define NVICIP105                                NVIC_IP_REG(NVIC_BASE_PTR,105)</span></div>
<div class="line"><a name="l13869"></a><span class="lineno">13869</span>&#160;<span class="preprocessor">#define NVICSTIR                                 NVIC_STIR_REG(NVIC_BASE_PTR,0)</span></div>
<div class="line"><a name="l13870"></a><span class="lineno">13870</span>&#160;</div>
<div class="line"><a name="l13871"></a><span class="lineno">13871</span>&#160;<span class="comment">/* NVIC - Register array accessors */</span></div>
<div class="line"><a name="l13872"></a><span class="lineno">13872</span>&#160;<span class="preprocessor">#define NVIC_ISER(index)                         NVIC_ISER_REG(NVIC_BASE_PTR,index)</span></div>
<div class="line"><a name="l13873"></a><span class="lineno">13873</span>&#160;<span class="preprocessor">#define NVIC_ICER(index)                         NVIC_ICER_REG(NVIC_BASE_PTR,index)</span></div>
<div class="line"><a name="l13874"></a><span class="lineno">13874</span>&#160;<span class="preprocessor">#define NVIC_ISPR(index)                         NVIC_ISPR_REG(NVIC_BASE_PTR,index)</span></div>
<div class="line"><a name="l13875"></a><span class="lineno">13875</span>&#160;<span class="preprocessor">#define NVIC_ICPR(index)                         NVIC_ICPR_REG(NVIC_BASE_PTR,index)</span></div>
<div class="line"><a name="l13876"></a><span class="lineno">13876</span>&#160;<span class="preprocessor">#define NVIC_IABR(index)                         NVIC_IABR_REG(NVIC_BASE_PTR,index)</span></div>
<div class="line"><a name="l13877"></a><span class="lineno">13877</span>&#160;<span class="preprocessor">#define NVIC_IP(index)                           NVIC_IP_REG(NVIC_BASE_PTR,index)</span></div>
<div class="line"><a name="l13878"></a><span class="lineno">13878</span>&#160;<span class="preprocessor">#define NVIC_STIR(index)                         NVIC_STIR_REG(NVIC_BASE_PTR,index)</span></div>
<div class="line"><a name="l13879"></a><span class="lineno">13879</span>&#160; <span class="comment">/* end of group NVIC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l13883"></a><span class="lineno">13883</span>&#160;</div>
<div class="line"><a name="l13884"></a><span class="lineno">13884</span>&#160; <span class="comment">/* end of group NVIC_Peripheral */</span></div>
<div class="line"><a name="l13888"></a><span class="lineno">13888</span>&#160;</div>
<div class="line"><a name="l13889"></a><span class="lineno">13889</span>&#160;</div>
<div class="line"><a name="l13890"></a><span class="lineno">13890</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13891"></a><span class="lineno">13891</span>&#160;<span class="comment">   -- OSC</span></div>
<div class="line"><a name="l13892"></a><span class="lineno">13892</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13893"></a><span class="lineno">13893</span>&#160;</div>
<div class="line"><a name="l13900"></a><span class="lineno"><a class="line" href="struct_o_s_c___mem_map.html">13900</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_o_s_c___mem_map.html">OSC_MemMap</a> {</div>
<div class="line"><a name="l13901"></a><span class="lineno"><a class="line" href="struct_o_s_c___mem_map.html#adb3c443099915a22c9951ff23c8eaa16">13901</a></span>&#160;  uint8_t <a class="code" href="struct_o_s_c___mem_map.html#adb3c443099915a22c9951ff23c8eaa16">CR</a>;                                      </div>
<div class="line"><a name="l13902"></a><span class="lineno">13902</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___o_s_c___peripheral.html#gaaa685163f549fdf24c28ec9b400310b5">OSC_MemMapPtr</a>;</div>
<div class="line"><a name="l13903"></a><span class="lineno">13903</span>&#160;</div>
<div class="line"><a name="l13904"></a><span class="lineno">13904</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13905"></a><span class="lineno">13905</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div>
<div class="line"><a name="l13906"></a><span class="lineno">13906</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13907"></a><span class="lineno">13907</span>&#160;</div>
<div class="line"><a name="l13914"></a><span class="lineno">13914</span>&#160;<span class="comment">/* OSC - Register accessors */</span></div>
<div class="line"><a name="l13915"></a><span class="lineno">13915</span>&#160;<span class="preprocessor">#define OSC_CR_REG(base)                         ((base)-&gt;CR)</span></div>
<div class="line"><a name="l13916"></a><span class="lineno">13916</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l13920"></a><span class="lineno">13920</span>&#160;</div>
<div class="line"><a name="l13921"></a><span class="lineno">13921</span>&#160;</div>
<div class="line"><a name="l13922"></a><span class="lineno">13922</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13923"></a><span class="lineno">13923</span>&#160;<span class="comment">   -- OSC Register Masks</span></div>
<div class="line"><a name="l13924"></a><span class="lineno">13924</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13925"></a><span class="lineno">13925</span>&#160;</div>
<div class="line"><a name="l13931"></a><span class="lineno">13931</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l13932"></a><span class="lineno">13932</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div>
<div class="line"><a name="l13933"></a><span class="lineno">13933</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div>
<div class="line"><a name="l13934"></a><span class="lineno">13934</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div>
<div class="line"><a name="l13935"></a><span class="lineno">13935</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div>
<div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div>
<div class="line"><a name="l13937"></a><span class="lineno">13937</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div>
<div class="line"><a name="l13938"></a><span class="lineno">13938</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div>
<div class="line"><a name="l13939"></a><span class="lineno">13939</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div>
<div class="line"><a name="l13940"></a><span class="lineno">13940</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div>
<div class="line"><a name="l13941"></a><span class="lineno">13941</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div>
<div class="line"><a name="l13942"></a><span class="lineno">13942</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div>
<div class="line"><a name="l13943"></a><span class="lineno">13943</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div>
<div class="line"><a name="l13944"></a><span class="lineno">13944</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div>
<div class="line"><a name="l13948"></a><span class="lineno">13948</span>&#160;</div>
<div class="line"><a name="l13949"></a><span class="lineno">13949</span>&#160;</div>
<div class="line"><a name="l13950"></a><span class="lineno">13950</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l13952"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral.html#gaab1618c69a91b2e5d3385139b5b566f0">13952</a></span>&#160;<span class="preprocessor">#define OSC0_BASE_PTR                            ((OSC_MemMapPtr)0x40065000u)</span></div>
<div class="line"><a name="l13953"></a><span class="lineno">13953</span>&#160;</div>
<div class="line"><a name="l13954"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral.html#ga5a0e46e15931232a6e0cafb7315041fa">13954</a></span>&#160;<span class="preprocessor">#define OSC1_BASE_PTR                            ((OSC_MemMapPtr)0x400E5000u)</span></div>
<div class="line"><a name="l13955"></a><span class="lineno">13955</span>&#160;</div>
<div class="line"><a name="l13956"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral.html#ga46f69fcb9d660e18b5cbf51adbbcec78">13956</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTRS                            { OSC0_BASE_PTR, OSC1_BASE_PTR }</span></div>
<div class="line"><a name="l13957"></a><span class="lineno">13957</span>&#160;</div>
<div class="line"><a name="l13958"></a><span class="lineno">13958</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13959"></a><span class="lineno">13959</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div>
<div class="line"><a name="l13960"></a><span class="lineno">13960</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13961"></a><span class="lineno">13961</span>&#160;</div>
<div class="line"><a name="l13968"></a><span class="lineno">13968</span>&#160;<span class="comment">/* OSC - Register instance definitions */</span></div>
<div class="line"><a name="l13969"></a><span class="lineno">13969</span>&#160;<span class="comment">/* OSC0 */</span></div>
<div class="line"><a name="l13970"></a><span class="lineno">13970</span>&#160;<span class="preprocessor">#define OSC0_CR                                  OSC_CR_REG(OSC0_BASE_PTR)</span></div>
<div class="line"><a name="l13971"></a><span class="lineno">13971</span>&#160;<span class="comment">/* OSC1 */</span></div>
<div class="line"><a name="l13972"></a><span class="lineno">13972</span>&#160;<span class="preprocessor">#define OSC1_CR                                  OSC_CR_REG(OSC1_BASE_PTR)</span></div>
<div class="line"><a name="l13973"></a><span class="lineno">13973</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l13977"></a><span class="lineno">13977</span>&#160;</div>
<div class="line"><a name="l13978"></a><span class="lineno">13978</span>&#160; <span class="comment">/* end of group OSC_Peripheral */</span></div>
<div class="line"><a name="l13982"></a><span class="lineno">13982</span>&#160;</div>
<div class="line"><a name="l13983"></a><span class="lineno">13983</span>&#160;</div>
<div class="line"><a name="l13984"></a><span class="lineno">13984</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l13985"></a><span class="lineno">13985</span>&#160;<span class="comment">   -- PDB</span></div>
<div class="line"><a name="l13986"></a><span class="lineno">13986</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l13987"></a><span class="lineno">13987</span>&#160;</div>
<div class="line"><a name="l13994"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html">13994</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_d_b___mem_map.html">PDB_MemMap</a> {</div>
<div class="line"><a name="l13995"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#a10fb0324a394cc747b6f7d8b4c811b57">13995</a></span>&#160;  uint32_t <a class="code" href="struct_p_d_b___mem_map.html#a10fb0324a394cc747b6f7d8b4c811b57">SC</a>;                                     </div>
<div class="line"><a name="l13996"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#a01bd648b1caa9b6626636fce386b496d">13996</a></span>&#160;  uint32_t <a class="code" href="struct_p_d_b___mem_map.html#a01bd648b1caa9b6626636fce386b496d">MOD</a>;                                    </div>
<div class="line"><a name="l13997"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#a2e90754ac53cdee38eec08416fee494e">13997</a></span>&#160;  uint32_t <a class="code" href="struct_p_d_b___mem_map.html#a2e90754ac53cdee38eec08416fee494e">CNT</a>;                                    </div>
<div class="line"><a name="l13998"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#abbda47481fef54f3ab340fec07c8b809">13998</a></span>&#160;  uint32_t <a class="code" href="struct_p_d_b___mem_map.html#abbda47481fef54f3ab340fec07c8b809">IDLY</a>;                                   </div>
<div class="line"><a name="l13999"></a><span class="lineno">13999</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div>
<div class="line"><a name="l14000"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#a7f3d427467fd70574b129f2ecd5a84ed">14000</a></span>&#160;    uint32_t <a class="code" href="struct_p_d_b___mem_map.html#a7f3d427467fd70574b129f2ecd5a84ed">C1</a>;                                     </div>
<div class="line"><a name="l14001"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#afbd33089148cbb97dedff82c1c91c46d">14001</a></span>&#160;    uint32_t <a class="code" href="struct_p_d_b___mem_map.html#afbd33089148cbb97dedff82c1c91c46d">S</a>;                                      </div>
<div class="line"><a name="l14002"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#a101a3b427fd438fc5dd9069f9d3f31d6">14002</a></span>&#160;    uint32_t <a class="code" href="struct_p_d_b___mem_map.html#a101a3b427fd438fc5dd9069f9d3f31d6">DLY</a>[2];                                 </div>
<div class="line"><a name="l14003"></a><span class="lineno">14003</span>&#160;    uint8_t RESERVED_0[24];</div>
<div class="line"><a name="l14004"></a><span class="lineno">14004</span>&#160;  } CH[4];</div>
<div class="line"><a name="l14005"></a><span class="lineno">14005</span>&#160;  uint8_t RESERVED_0[160];</div>
<div class="line"><a name="l14006"></a><span class="lineno">14006</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x150, array step: 0x8 */</span></div>
<div class="line"><a name="l14007"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#a37fb3d809a70ce9bd67dcc87483064c5">14007</a></span>&#160;    uint32_t <a class="code" href="struct_p_d_b___mem_map.html#a37fb3d809a70ce9bd67dcc87483064c5">INTC</a>;                                   </div>
<div class="line"><a name="l14008"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#a94d5425758d6d4b2d3141a05603ff7d1">14008</a></span>&#160;    uint32_t <a class="code" href="struct_p_d_b___mem_map.html#a94d5425758d6d4b2d3141a05603ff7d1">INT</a>;                                    </div>
<div class="line"><a name="l14009"></a><span class="lineno">14009</span>&#160;  } DAC[2];</div>
<div class="line"><a name="l14010"></a><span class="lineno">14010</span>&#160;  uint8_t RESERVED_1[48];</div>
<div class="line"><a name="l14011"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#a259dc7b16cc8f12022cb6a5befb1660c">14011</a></span>&#160;  uint32_t <a class="code" href="struct_p_d_b___mem_map.html#a259dc7b16cc8f12022cb6a5befb1660c">POEN</a>;                                   </div>
<div class="line"><a name="l14012"></a><span class="lineno"><a class="line" href="struct_p_d_b___mem_map.html#a69081c41b606ea7a699a67e266a785d5">14012</a></span>&#160;  uint32_t <a class="code" href="struct_p_d_b___mem_map.html#a69081c41b606ea7a699a67e266a785d5">PODLY</a>[4];                               </div>
<div class="line"><a name="l14013"></a><span class="lineno">14013</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_d_b___peripheral.html#ga99a192ea14b33afb792a0de304e131be">PDB_MemMapPtr</a>;</div>
<div class="line"><a name="l14014"></a><span class="lineno">14014</span>&#160;</div>
<div class="line"><a name="l14015"></a><span class="lineno">14015</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14016"></a><span class="lineno">14016</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div>
<div class="line"><a name="l14017"></a><span class="lineno">14017</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14018"></a><span class="lineno">14018</span>&#160;</div>
<div class="line"><a name="l14025"></a><span class="lineno">14025</span>&#160;<span class="comment">/* PDB - Register accessors */</span></div>
<div class="line"><a name="l14026"></a><span class="lineno">14026</span>&#160;<span class="preprocessor">#define PDB_SC_REG(base)                         ((base)-&gt;SC)</span></div>
<div class="line"><a name="l14027"></a><span class="lineno">14027</span>&#160;<span class="preprocessor">#define PDB_MOD_REG(base)                        ((base)-&gt;MOD)</span></div>
<div class="line"><a name="l14028"></a><span class="lineno">14028</span>&#160;<span class="preprocessor">#define PDB_CNT_REG(base)                        ((base)-&gt;CNT)</span></div>
<div class="line"><a name="l14029"></a><span class="lineno">14029</span>&#160;<span class="preprocessor">#define PDB_IDLY_REG(base)                       ((base)-&gt;IDLY)</span></div>
<div class="line"><a name="l14030"></a><span class="lineno">14030</span>&#160;<span class="preprocessor">#define PDB_C1_REG(base,index)                   ((base)-&gt;CH[index].C1)</span></div>
<div class="line"><a name="l14031"></a><span class="lineno">14031</span>&#160;<span class="preprocessor">#define PDB_S_REG(base,index)                    ((base)-&gt;CH[index].S)</span></div>
<div class="line"><a name="l14032"></a><span class="lineno">14032</span>&#160;<span class="preprocessor">#define PDB_DLY_REG(base,index,index2)           ((base)-&gt;CH[index].DLY[index2])</span></div>
<div class="line"><a name="l14033"></a><span class="lineno">14033</span>&#160;<span class="preprocessor">#define PDB_INTC_REG(base,index)                 ((base)-&gt;DAC[index].INTC)</span></div>
<div class="line"><a name="l14034"></a><span class="lineno">14034</span>&#160;<span class="preprocessor">#define PDB_INT_REG(base,index)                  ((base)-&gt;DAC[index].INT)</span></div>
<div class="line"><a name="l14035"></a><span class="lineno">14035</span>&#160;<span class="preprocessor">#define PDB_POEN_REG(base)                       ((base)-&gt;POEN)</span></div>
<div class="line"><a name="l14036"></a><span class="lineno">14036</span>&#160;<span class="preprocessor">#define PDB_PODLY_REG(base,index)                ((base)-&gt;PODLY[index])</span></div>
<div class="line"><a name="l14037"></a><span class="lineno">14037</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14041"></a><span class="lineno">14041</span>&#160;</div>
<div class="line"><a name="l14042"></a><span class="lineno">14042</span>&#160;</div>
<div class="line"><a name="l14043"></a><span class="lineno">14043</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14044"></a><span class="lineno">14044</span>&#160;<span class="comment">   -- PDB Register Masks</span></div>
<div class="line"><a name="l14045"></a><span class="lineno">14045</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14046"></a><span class="lineno">14046</span>&#160;</div>
<div class="line"><a name="l14052"></a><span class="lineno">14052</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l14053"></a><span class="lineno">14053</span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div>
<div class="line"><a name="l14054"></a><span class="lineno">14054</span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0</span></div>
<div class="line"><a name="l14055"></a><span class="lineno">14055</span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div>
<div class="line"><a name="l14056"></a><span class="lineno">14056</span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1</span></div>
<div class="line"><a name="l14057"></a><span class="lineno">14057</span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div>
<div class="line"><a name="l14058"></a><span class="lineno">14058</span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2</span></div>
<div class="line"><a name="l14059"></a><span class="lineno">14059</span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div>
<div class="line"><a name="l14060"></a><span class="lineno">14060</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div>
<div class="line"><a name="l14061"></a><span class="lineno">14061</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5</span></div>
<div class="line"><a name="l14062"></a><span class="lineno">14062</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div>
<div class="line"><a name="l14063"></a><span class="lineno">14063</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6</span></div>
<div class="line"><a name="l14064"></a><span class="lineno">14064</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div>
<div class="line"><a name="l14065"></a><span class="lineno">14065</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7</span></div>
<div class="line"><a name="l14066"></a><span class="lineno">14066</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div>
<div class="line"><a name="l14067"></a><span class="lineno">14067</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8</span></div>
<div class="line"><a name="l14068"></a><span class="lineno">14068</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div>
<div class="line"><a name="l14069"></a><span class="lineno">14069</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div>
<div class="line"><a name="l14070"></a><span class="lineno">14070</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12</span></div>
<div class="line"><a name="l14071"></a><span class="lineno">14071</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div>
<div class="line"><a name="l14072"></a><span class="lineno">14072</span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div>
<div class="line"><a name="l14073"></a><span class="lineno">14073</span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15</span></div>
<div class="line"><a name="l14074"></a><span class="lineno">14074</span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div>
<div class="line"><a name="l14075"></a><span class="lineno">14075</span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16</span></div>
<div class="line"><a name="l14076"></a><span class="lineno">14076</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div>
<div class="line"><a name="l14077"></a><span class="lineno">14077</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17</span></div>
<div class="line"><a name="l14078"></a><span class="lineno">14078</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div>
<div class="line"><a name="l14079"></a><span class="lineno">14079</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18</span></div>
<div class="line"><a name="l14080"></a><span class="lineno">14080</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div>
<div class="line"><a name="l14081"></a><span class="lineno">14081</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div>
<div class="line"><a name="l14082"></a><span class="lineno">14082</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l14083"></a><span class="lineno">14083</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0</span></div>
<div class="line"><a name="l14084"></a><span class="lineno">14084</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div>
<div class="line"><a name="l14085"></a><span class="lineno">14085</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div>
<div class="line"><a name="l14086"></a><span class="lineno">14086</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l14087"></a><span class="lineno">14087</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0</span></div>
<div class="line"><a name="l14088"></a><span class="lineno">14088</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div>
<div class="line"><a name="l14089"></a><span class="lineno">14089</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div>
<div class="line"><a name="l14090"></a><span class="lineno">14090</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l14091"></a><span class="lineno">14091</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0</span></div>
<div class="line"><a name="l14092"></a><span class="lineno">14092</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div>
<div class="line"><a name="l14093"></a><span class="lineno">14093</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l14094"></a><span class="lineno">14094</span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div>
<div class="line"><a name="l14095"></a><span class="lineno">14095</span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0</span></div>
<div class="line"><a name="l14096"></a><span class="lineno">14096</span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div>
<div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div>
<div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8</span></div>
<div class="line"><a name="l14099"></a><span class="lineno">14099</span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div>
<div class="line"><a name="l14100"></a><span class="lineno">14100</span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div>
<div class="line"><a name="l14101"></a><span class="lineno">14101</span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16</span></div>
<div class="line"><a name="l14102"></a><span class="lineno">14102</span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div>
<div class="line"><a name="l14103"></a><span class="lineno">14103</span>&#160;<span class="comment">/* S Bit Fields */</span></div>
<div class="line"><a name="l14104"></a><span class="lineno">14104</span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div>
<div class="line"><a name="l14105"></a><span class="lineno">14105</span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0</span></div>
<div class="line"><a name="l14106"></a><span class="lineno">14106</span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div>
<div class="line"><a name="l14107"></a><span class="lineno">14107</span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div>
<div class="line"><a name="l14108"></a><span class="lineno">14108</span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16</span></div>
<div class="line"><a name="l14109"></a><span class="lineno">14109</span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div>
<div class="line"><a name="l14110"></a><span class="lineno">14110</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div>
<div class="line"><a name="l14111"></a><span class="lineno">14111</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l14112"></a><span class="lineno">14112</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0</span></div>
<div class="line"><a name="l14113"></a><span class="lineno">14113</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div>
<div class="line"><a name="l14114"></a><span class="lineno">14114</span>&#160;<span class="comment">/* INTC Bit Fields */</span></div>
<div class="line"><a name="l14115"></a><span class="lineno">14115</span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_MASK                        0x1u</span></div>
<div class="line"><a name="l14116"></a><span class="lineno">14116</span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_SHIFT                       0</span></div>
<div class="line"><a name="l14117"></a><span class="lineno">14117</span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_MASK                        0x2u</span></div>
<div class="line"><a name="l14118"></a><span class="lineno">14118</span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_SHIFT                       1</span></div>
<div class="line"><a name="l14119"></a><span class="lineno">14119</span>&#160;<span class="comment">/* INT Bit Fields */</span></div>
<div class="line"><a name="l14120"></a><span class="lineno">14120</span>&#160;<span class="preprocessor">#define PDB_INT_INT_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l14121"></a><span class="lineno">14121</span>&#160;<span class="preprocessor">#define PDB_INT_INT_SHIFT                        0</span></div>
<div class="line"><a name="l14122"></a><span class="lineno">14122</span>&#160;<span class="preprocessor">#define PDB_INT_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INT_INT_SHIFT))&amp;PDB_INT_INT_MASK)</span></div>
<div class="line"><a name="l14123"></a><span class="lineno">14123</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div>
<div class="line"><a name="l14124"></a><span class="lineno">14124</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div>
<div class="line"><a name="l14125"></a><span class="lineno">14125</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0</span></div>
<div class="line"><a name="l14126"></a><span class="lineno">14126</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div>
<div class="line"><a name="l14127"></a><span class="lineno">14127</span>&#160;<span class="comment">/* PODLY Bit Fields */</span></div>
<div class="line"><a name="l14128"></a><span class="lineno">14128</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l14129"></a><span class="lineno">14129</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_SHIFT                     0</span></div>
<div class="line"><a name="l14130"></a><span class="lineno">14130</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY2_SHIFT))&amp;PDB_PODLY_DLY2_MASK)</span></div>
<div class="line"><a name="l14131"></a><span class="lineno">14131</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l14132"></a><span class="lineno">14132</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_SHIFT                     16</span></div>
<div class="line"><a name="l14133"></a><span class="lineno">14133</span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY1_SHIFT))&amp;PDB_PODLY_DLY1_MASK)</span></div>
<div class="line"><a name="l14134"></a><span class="lineno">14134</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div>
<div class="line"><a name="l14138"></a><span class="lineno">14138</span>&#160;</div>
<div class="line"><a name="l14139"></a><span class="lineno">14139</span>&#160;</div>
<div class="line"><a name="l14140"></a><span class="lineno">14140</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l14142"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral.html#ga8e197b7c43fd7a0bf1a38caa1918b7b5">14142</a></span>&#160;<span class="preprocessor">#define PDB0_BASE_PTR                            ((PDB_MemMapPtr)0x40036000u)</span></div>
<div class="line"><a name="l14143"></a><span class="lineno">14143</span>&#160;</div>
<div class="line"><a name="l14144"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral.html#ga6dce940c99da63282b1d28f65ed75293">14144</a></span>&#160;<span class="preprocessor">#define PDB_BASE_PTRS                            { PDB0_BASE_PTR }</span></div>
<div class="line"><a name="l14145"></a><span class="lineno">14145</span>&#160;</div>
<div class="line"><a name="l14146"></a><span class="lineno">14146</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14147"></a><span class="lineno">14147</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div>
<div class="line"><a name="l14148"></a><span class="lineno">14148</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14149"></a><span class="lineno">14149</span>&#160;</div>
<div class="line"><a name="l14156"></a><span class="lineno">14156</span>&#160;<span class="comment">/* PDB - Register instance definitions */</span></div>
<div class="line"><a name="l14157"></a><span class="lineno">14157</span>&#160;<span class="comment">/* PDB0 */</span></div>
<div class="line"><a name="l14158"></a><span class="lineno">14158</span>&#160;<span class="preprocessor">#define PDB0_SC                                  PDB_SC_REG(PDB0_BASE_PTR)</span></div>
<div class="line"><a name="l14159"></a><span class="lineno">14159</span>&#160;<span class="preprocessor">#define PDB0_MOD                                 PDB_MOD_REG(PDB0_BASE_PTR)</span></div>
<div class="line"><a name="l14160"></a><span class="lineno">14160</span>&#160;<span class="preprocessor">#define PDB0_CNT                                 PDB_CNT_REG(PDB0_BASE_PTR)</span></div>
<div class="line"><a name="l14161"></a><span class="lineno">14161</span>&#160;<span class="preprocessor">#define PDB0_IDLY                                PDB_IDLY_REG(PDB0_BASE_PTR)</span></div>
<div class="line"><a name="l14162"></a><span class="lineno">14162</span>&#160;<span class="preprocessor">#define PDB0_CH0C1                               PDB_C1_REG(PDB0_BASE_PTR,0)</span></div>
<div class="line"><a name="l14163"></a><span class="lineno">14163</span>&#160;<span class="preprocessor">#define PDB0_CH0S                                PDB_S_REG(PDB0_BASE_PTR,0)</span></div>
<div class="line"><a name="l14164"></a><span class="lineno">14164</span>&#160;<span class="preprocessor">#define PDB0_CH0DLY0                             PDB_DLY_REG(PDB0_BASE_PTR,0,0)</span></div>
<div class="line"><a name="l14165"></a><span class="lineno">14165</span>&#160;<span class="preprocessor">#define PDB0_CH0DLY1                             PDB_DLY_REG(PDB0_BASE_PTR,0,1)</span></div>
<div class="line"><a name="l14166"></a><span class="lineno">14166</span>&#160;<span class="preprocessor">#define PDB0_CH1C1                               PDB_C1_REG(PDB0_BASE_PTR,1)</span></div>
<div class="line"><a name="l14167"></a><span class="lineno">14167</span>&#160;<span class="preprocessor">#define PDB0_CH1S                                PDB_S_REG(PDB0_BASE_PTR,1)</span></div>
<div class="line"><a name="l14168"></a><span class="lineno">14168</span>&#160;<span class="preprocessor">#define PDB0_CH1DLY0                             PDB_DLY_REG(PDB0_BASE_PTR,1,0)</span></div>
<div class="line"><a name="l14169"></a><span class="lineno">14169</span>&#160;<span class="preprocessor">#define PDB0_CH1DLY1                             PDB_DLY_REG(PDB0_BASE_PTR,1,1)</span></div>
<div class="line"><a name="l14170"></a><span class="lineno">14170</span>&#160;<span class="preprocessor">#define PDB0_CH2C1                               PDB_C1_REG(PDB0_BASE_PTR,2)</span></div>
<div class="line"><a name="l14171"></a><span class="lineno">14171</span>&#160;<span class="preprocessor">#define PDB0_CH2S                                PDB_S_REG(PDB0_BASE_PTR,2)</span></div>
<div class="line"><a name="l14172"></a><span class="lineno">14172</span>&#160;<span class="preprocessor">#define PDB0_CH2DLY0                             PDB_DLY_REG(PDB0_BASE_PTR,2,0)</span></div>
<div class="line"><a name="l14173"></a><span class="lineno">14173</span>&#160;<span class="preprocessor">#define PDB0_CH2DLY1                             PDB_DLY_REG(PDB0_BASE_PTR,2,1)</span></div>
<div class="line"><a name="l14174"></a><span class="lineno">14174</span>&#160;<span class="preprocessor">#define PDB0_CH3C1                               PDB_C1_REG(PDB0_BASE_PTR,3)</span></div>
<div class="line"><a name="l14175"></a><span class="lineno">14175</span>&#160;<span class="preprocessor">#define PDB0_CH3S                                PDB_S_REG(PDB0_BASE_PTR,3)</span></div>
<div class="line"><a name="l14176"></a><span class="lineno">14176</span>&#160;<span class="preprocessor">#define PDB0_CH3DLY0                             PDB_DLY_REG(PDB0_BASE_PTR,3,0)</span></div>
<div class="line"><a name="l14177"></a><span class="lineno">14177</span>&#160;<span class="preprocessor">#define PDB0_CH3DLY1                             PDB_DLY_REG(PDB0_BASE_PTR,3,1)</span></div>
<div class="line"><a name="l14178"></a><span class="lineno">14178</span>&#160;<span class="preprocessor">#define PDB0_DACINTC0                            PDB_INTC_REG(PDB0_BASE_PTR,0)</span></div>
<div class="line"><a name="l14179"></a><span class="lineno">14179</span>&#160;<span class="preprocessor">#define PDB0_DACINT0                             PDB_INT_REG(PDB0_BASE_PTR,0)</span></div>
<div class="line"><a name="l14180"></a><span class="lineno">14180</span>&#160;<span class="preprocessor">#define PDB0_DACINTC1                            PDB_INTC_REG(PDB0_BASE_PTR,1)</span></div>
<div class="line"><a name="l14181"></a><span class="lineno">14181</span>&#160;<span class="preprocessor">#define PDB0_DACINT1                             PDB_INT_REG(PDB0_BASE_PTR,1)</span></div>
<div class="line"><a name="l14182"></a><span class="lineno">14182</span>&#160;<span class="preprocessor">#define PDB0_POEN                                PDB_POEN_REG(PDB0_BASE_PTR)</span></div>
<div class="line"><a name="l14183"></a><span class="lineno">14183</span>&#160;<span class="preprocessor">#define PDB0_PO0DLY                              PDB_PODLY_REG(PDB0_BASE_PTR,0)</span></div>
<div class="line"><a name="l14184"></a><span class="lineno">14184</span>&#160;<span class="preprocessor">#define PDB0_PO1DLY                              PDB_PODLY_REG(PDB0_BASE_PTR,1)</span></div>
<div class="line"><a name="l14185"></a><span class="lineno">14185</span>&#160;<span class="preprocessor">#define PDB0_PO2DLY                              PDB_PODLY_REG(PDB0_BASE_PTR,2)</span></div>
<div class="line"><a name="l14186"></a><span class="lineno">14186</span>&#160;<span class="preprocessor">#define PDB0_PO3DLY                              PDB_PODLY_REG(PDB0_BASE_PTR,3)</span></div>
<div class="line"><a name="l14187"></a><span class="lineno">14187</span>&#160;</div>
<div class="line"><a name="l14188"></a><span class="lineno">14188</span>&#160;<span class="comment">/* PDB - Register array accessors */</span></div>
<div class="line"><a name="l14189"></a><span class="lineno">14189</span>&#160;<span class="preprocessor">#define PDB0_C1(index)                           PDB_C1_REG(PDB0_BASE_PTR,index)</span></div>
<div class="line"><a name="l14190"></a><span class="lineno">14190</span>&#160;<span class="preprocessor">#define PDB0_S(index)                            PDB_S_REG(PDB0_BASE_PTR,index)</span></div>
<div class="line"><a name="l14191"></a><span class="lineno">14191</span>&#160;<span class="preprocessor">#define PDB0_DLY(index,index2)                   PDB_DLY_REG(PDB0_BASE_PTR,index,index2)</span></div>
<div class="line"><a name="l14192"></a><span class="lineno">14192</span>&#160;<span class="preprocessor">#define PDB0_INTC(index)                         PDB_INTC_REG(PDB0_BASE_PTR,index)</span></div>
<div class="line"><a name="l14193"></a><span class="lineno">14193</span>&#160;<span class="preprocessor">#define PDB0_INT(index)                          PDB_INT_REG(PDB0_BASE_PTR,index)</span></div>
<div class="line"><a name="l14194"></a><span class="lineno">14194</span>&#160;<span class="preprocessor">#define PDB0_PODLY(index)                        PDB_PODLY_REG(PDB0_BASE_PTR,index)</span></div>
<div class="line"><a name="l14195"></a><span class="lineno">14195</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14199"></a><span class="lineno">14199</span>&#160;</div>
<div class="line"><a name="l14200"></a><span class="lineno">14200</span>&#160; <span class="comment">/* end of group PDB_Peripheral */</span></div>
<div class="line"><a name="l14204"></a><span class="lineno">14204</span>&#160;</div>
<div class="line"><a name="l14205"></a><span class="lineno">14205</span>&#160;</div>
<div class="line"><a name="l14206"></a><span class="lineno">14206</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14207"></a><span class="lineno">14207</span>&#160;<span class="comment">   -- PIT</span></div>
<div class="line"><a name="l14208"></a><span class="lineno">14208</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14209"></a><span class="lineno">14209</span>&#160;</div>
<div class="line"><a name="l14216"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html">14216</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_i_t___mem_map.html">PIT_MemMap</a> {</div>
<div class="line"><a name="l14217"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a99390c5764693e07c37d40ead441a7a4">14217</a></span>&#160;  uint32_t <a class="code" href="struct_p_i_t___mem_map.html#a99390c5764693e07c37d40ead441a7a4">MCR</a>;                                    </div>
<div class="line"><a name="l14218"></a><span class="lineno">14218</span>&#160;  uint8_t RESERVED_0[252];</div>
<div class="line"><a name="l14219"></a><span class="lineno">14219</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div>
<div class="line"><a name="l14220"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#ad664bbe0f8b53ee1e533727db4da3fb2">14220</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#ad664bbe0f8b53ee1e533727db4da3fb2">LDVAL</a>;                                  </div>
<div class="line"><a name="l14221"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a7d3d1a5913a28cfb4ca0e120ebf37087">14221</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#a7d3d1a5913a28cfb4ca0e120ebf37087">CVAL</a>;                                   </div>
<div class="line"><a name="l14222"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#a567cdea5c7d615341f95f1438020a7e1">14222</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#a567cdea5c7d615341f95f1438020a7e1">TCTRL</a>;                                  </div>
<div class="line"><a name="l14223"></a><span class="lineno"><a class="line" href="struct_p_i_t___mem_map.html#add88e740d4ec7a83e66cf9ad79cd027a">14223</a></span>&#160;    uint32_t <a class="code" href="struct_p_i_t___mem_map.html#add88e740d4ec7a83e66cf9ad79cd027a">TFLG</a>;                                   </div>
<div class="line"><a name="l14224"></a><span class="lineno">14224</span>&#160;  } CHANNEL[4];</div>
<div class="line"><a name="l14225"></a><span class="lineno">14225</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_i_t___peripheral.html#ga4efe9d2676c775562cb282254af9a937">PIT_MemMapPtr</a>;</div>
<div class="line"><a name="l14226"></a><span class="lineno">14226</span>&#160;</div>
<div class="line"><a name="l14227"></a><span class="lineno">14227</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14228"></a><span class="lineno">14228</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div>
<div class="line"><a name="l14229"></a><span class="lineno">14229</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14230"></a><span class="lineno">14230</span>&#160;</div>
<div class="line"><a name="l14237"></a><span class="lineno">14237</span>&#160;<span class="comment">/* PIT - Register accessors */</span></div>
<div class="line"><a name="l14238"></a><span class="lineno">14238</span>&#160;<span class="preprocessor">#define PIT_MCR_REG(base)                        ((base)-&gt;MCR)</span></div>
<div class="line"><a name="l14239"></a><span class="lineno">14239</span>&#160;<span class="preprocessor">#define PIT_LDVAL_REG(base,index)                ((base)-&gt;CHANNEL[index].LDVAL)</span></div>
<div class="line"><a name="l14240"></a><span class="lineno">14240</span>&#160;<span class="preprocessor">#define PIT_CVAL_REG(base,index)                 ((base)-&gt;CHANNEL[index].CVAL)</span></div>
<div class="line"><a name="l14241"></a><span class="lineno">14241</span>&#160;<span class="preprocessor">#define PIT_TCTRL_REG(base,index)                ((base)-&gt;CHANNEL[index].TCTRL)</span></div>
<div class="line"><a name="l14242"></a><span class="lineno">14242</span>&#160;<span class="preprocessor">#define PIT_TFLG_REG(base,index)                 ((base)-&gt;CHANNEL[index].TFLG)</span></div>
<div class="line"><a name="l14243"></a><span class="lineno">14243</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14247"></a><span class="lineno">14247</span>&#160;</div>
<div class="line"><a name="l14248"></a><span class="lineno">14248</span>&#160;</div>
<div class="line"><a name="l14249"></a><span class="lineno">14249</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14250"></a><span class="lineno">14250</span>&#160;<span class="comment">   -- PIT Register Masks</span></div>
<div class="line"><a name="l14251"></a><span class="lineno">14251</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14252"></a><span class="lineno">14252</span>&#160;</div>
<div class="line"><a name="l14258"></a><span class="lineno">14258</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l14259"></a><span class="lineno">14259</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div>
<div class="line"><a name="l14260"></a><span class="lineno">14260</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div>
<div class="line"><a name="l14261"></a><span class="lineno">14261</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div>
<div class="line"><a name="l14262"></a><span class="lineno">14262</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div>
<div class="line"><a name="l14263"></a><span class="lineno">14263</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div>
<div class="line"><a name="l14264"></a><span class="lineno">14264</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l14265"></a><span class="lineno">14265</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div>
<div class="line"><a name="l14266"></a><span class="lineno">14266</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div>
<div class="line"><a name="l14267"></a><span class="lineno">14267</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div>
<div class="line"><a name="l14268"></a><span class="lineno">14268</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l14269"></a><span class="lineno">14269</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div>
<div class="line"><a name="l14270"></a><span class="lineno">14270</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div>
<div class="line"><a name="l14271"></a><span class="lineno">14271</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div>
<div class="line"><a name="l14272"></a><span class="lineno">14272</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div>
<div class="line"><a name="l14273"></a><span class="lineno">14273</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div>
<div class="line"><a name="l14274"></a><span class="lineno">14274</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div>
<div class="line"><a name="l14275"></a><span class="lineno">14275</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div>
<div class="line"><a name="l14276"></a><span class="lineno">14276</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div>
<div class="line"><a name="l14277"></a><span class="lineno">14277</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div>
<div class="line"><a name="l14278"></a><span class="lineno">14278</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div>
<div class="line"><a name="l14279"></a><span class="lineno">14279</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div>
<div class="line"><a name="l14283"></a><span class="lineno">14283</span>&#160;</div>
<div class="line"><a name="l14284"></a><span class="lineno">14284</span>&#160;</div>
<div class="line"><a name="l14285"></a><span class="lineno">14285</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l14287"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral.html#ga70be45f58402a8e6d2ce4df7b23aa41c">14287</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                             ((PIT_MemMapPtr)0x40037000u)</span></div>
<div class="line"><a name="l14288"></a><span class="lineno">14288</span>&#160;</div>
<div class="line"><a name="l14289"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral.html#ga403e0ed71b80cfe3e085fe6b56b5eff0">14289</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT_BASE_PTR }</span></div>
<div class="line"><a name="l14290"></a><span class="lineno">14290</span>&#160;</div>
<div class="line"><a name="l14291"></a><span class="lineno">14291</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14292"></a><span class="lineno">14292</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div>
<div class="line"><a name="l14293"></a><span class="lineno">14293</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14294"></a><span class="lineno">14294</span>&#160;</div>
<div class="line"><a name="l14301"></a><span class="lineno">14301</span>&#160;<span class="comment">/* PIT - Register instance definitions */</span></div>
<div class="line"><a name="l14302"></a><span class="lineno">14302</span>&#160;<span class="comment">/* PIT */</span></div>
<div class="line"><a name="l14303"></a><span class="lineno">14303</span>&#160;<span class="preprocessor">#define PIT_MCR                                  PIT_MCR_REG(PIT_BASE_PTR)</span></div>
<div class="line"><a name="l14304"></a><span class="lineno">14304</span>&#160;<span class="preprocessor">#define PIT_LDVAL0                               PIT_LDVAL_REG(PIT_BASE_PTR,0)</span></div>
<div class="line"><a name="l14305"></a><span class="lineno">14305</span>&#160;<span class="preprocessor">#define PIT_CVAL0                                PIT_CVAL_REG(PIT_BASE_PTR,0)</span></div>
<div class="line"><a name="l14306"></a><span class="lineno">14306</span>&#160;<span class="preprocessor">#define PIT_TCTRL0                               PIT_TCTRL_REG(PIT_BASE_PTR,0)</span></div>
<div class="line"><a name="l14307"></a><span class="lineno">14307</span>&#160;<span class="preprocessor">#define PIT_TFLG0                                PIT_TFLG_REG(PIT_BASE_PTR,0)</span></div>
<div class="line"><a name="l14308"></a><span class="lineno">14308</span>&#160;<span class="preprocessor">#define PIT_LDVAL1                               PIT_LDVAL_REG(PIT_BASE_PTR,1)</span></div>
<div class="line"><a name="l14309"></a><span class="lineno">14309</span>&#160;<span class="preprocessor">#define PIT_CVAL1                                PIT_CVAL_REG(PIT_BASE_PTR,1)</span></div>
<div class="line"><a name="l14310"></a><span class="lineno">14310</span>&#160;<span class="preprocessor">#define PIT_TCTRL1                               PIT_TCTRL_REG(PIT_BASE_PTR,1)</span></div>
<div class="line"><a name="l14311"></a><span class="lineno">14311</span>&#160;<span class="preprocessor">#define PIT_TFLG1                                PIT_TFLG_REG(PIT_BASE_PTR,1)</span></div>
<div class="line"><a name="l14312"></a><span class="lineno">14312</span>&#160;<span class="preprocessor">#define PIT_LDVAL2                               PIT_LDVAL_REG(PIT_BASE_PTR,2)</span></div>
<div class="line"><a name="l14313"></a><span class="lineno">14313</span>&#160;<span class="preprocessor">#define PIT_CVAL2                                PIT_CVAL_REG(PIT_BASE_PTR,2)</span></div>
<div class="line"><a name="l14314"></a><span class="lineno">14314</span>&#160;<span class="preprocessor">#define PIT_TCTRL2                               PIT_TCTRL_REG(PIT_BASE_PTR,2)</span></div>
<div class="line"><a name="l14315"></a><span class="lineno">14315</span>&#160;<span class="preprocessor">#define PIT_TFLG2                                PIT_TFLG_REG(PIT_BASE_PTR,2)</span></div>
<div class="line"><a name="l14316"></a><span class="lineno">14316</span>&#160;<span class="preprocessor">#define PIT_LDVAL3                               PIT_LDVAL_REG(PIT_BASE_PTR,3)</span></div>
<div class="line"><a name="l14317"></a><span class="lineno">14317</span>&#160;<span class="preprocessor">#define PIT_CVAL3                                PIT_CVAL_REG(PIT_BASE_PTR,3)</span></div>
<div class="line"><a name="l14318"></a><span class="lineno">14318</span>&#160;<span class="preprocessor">#define PIT_TCTRL3                               PIT_TCTRL_REG(PIT_BASE_PTR,3)</span></div>
<div class="line"><a name="l14319"></a><span class="lineno">14319</span>&#160;<span class="preprocessor">#define PIT_TFLG3                                PIT_TFLG_REG(PIT_BASE_PTR,3)</span></div>
<div class="line"><a name="l14320"></a><span class="lineno">14320</span>&#160;</div>
<div class="line"><a name="l14321"></a><span class="lineno">14321</span>&#160;<span class="comment">/* PIT - Register array accessors */</span></div>
<div class="line"><a name="l14322"></a><span class="lineno">14322</span>&#160;<span class="preprocessor">#define PIT_LDVAL(index)                         PIT_LDVAL_REG(PIT_BASE_PTR,index)</span></div>
<div class="line"><a name="l14323"></a><span class="lineno">14323</span>&#160;<span class="preprocessor">#define PIT_CVAL(index)                          PIT_CVAL_REG(PIT_BASE_PTR,index)</span></div>
<div class="line"><a name="l14324"></a><span class="lineno">14324</span>&#160;<span class="preprocessor">#define PIT_TCTRL(index)                         PIT_TCTRL_REG(PIT_BASE_PTR,index)</span></div>
<div class="line"><a name="l14325"></a><span class="lineno">14325</span>&#160;<span class="preprocessor">#define PIT_TFLG(index)                          PIT_TFLG_REG(PIT_BASE_PTR,index)</span></div>
<div class="line"><a name="l14326"></a><span class="lineno">14326</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14330"></a><span class="lineno">14330</span>&#160;</div>
<div class="line"><a name="l14331"></a><span class="lineno">14331</span>&#160; <span class="comment">/* end of group PIT_Peripheral */</span></div>
<div class="line"><a name="l14335"></a><span class="lineno">14335</span>&#160;</div>
<div class="line"><a name="l14336"></a><span class="lineno">14336</span>&#160;</div>
<div class="line"><a name="l14337"></a><span class="lineno">14337</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;<span class="comment">   -- PMC</span></div>
<div class="line"><a name="l14339"></a><span class="lineno">14339</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14340"></a><span class="lineno">14340</span>&#160;</div>
<div class="line"><a name="l14347"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html">14347</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_m_c___mem_map.html">PMC_MemMap</a> {</div>
<div class="line"><a name="l14348"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html#aeed619ce4a5bf17bff6201b02deebb54">14348</a></span>&#160;  uint8_t <a class="code" href="struct_p_m_c___mem_map.html#aeed619ce4a5bf17bff6201b02deebb54">LVDSC1</a>;                                  </div>
<div class="line"><a name="l14349"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html#a934db8b39dae8b99a9a9165df50145f5">14349</a></span>&#160;  uint8_t <a class="code" href="struct_p_m_c___mem_map.html#a934db8b39dae8b99a9a9165df50145f5">LVDSC2</a>;                                  </div>
<div class="line"><a name="l14350"></a><span class="lineno"><a class="line" href="struct_p_m_c___mem_map.html#aa14a55a46cc237589d6c01ebf7676c2a">14350</a></span>&#160;  uint8_t <a class="code" href="struct_p_m_c___mem_map.html#aa14a55a46cc237589d6c01ebf7676c2a">REGSC</a>;                                   </div>
<div class="line"><a name="l14351"></a><span class="lineno">14351</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_m_c___peripheral.html#ga0e73f22a2fa26cbb012851719e34812e">PMC_MemMapPtr</a>;</div>
<div class="line"><a name="l14352"></a><span class="lineno">14352</span>&#160;</div>
<div class="line"><a name="l14353"></a><span class="lineno">14353</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14354"></a><span class="lineno">14354</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div>
<div class="line"><a name="l14355"></a><span class="lineno">14355</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14356"></a><span class="lineno">14356</span>&#160;</div>
<div class="line"><a name="l14363"></a><span class="lineno">14363</span>&#160;<span class="comment">/* PMC - Register accessors */</span></div>
<div class="line"><a name="l14364"></a><span class="lineno">14364</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_REG(base)                     ((base)-&gt;LVDSC1)</span></div>
<div class="line"><a name="l14365"></a><span class="lineno">14365</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_REG(base)                     ((base)-&gt;LVDSC2)</span></div>
<div class="line"><a name="l14366"></a><span class="lineno">14366</span>&#160;<span class="preprocessor">#define PMC_REGSC_REG(base)                      ((base)-&gt;REGSC)</span></div>
<div class="line"><a name="l14367"></a><span class="lineno">14367</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14371"></a><span class="lineno">14371</span>&#160;</div>
<div class="line"><a name="l14372"></a><span class="lineno">14372</span>&#160;</div>
<div class="line"><a name="l14373"></a><span class="lineno">14373</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14374"></a><span class="lineno">14374</span>&#160;<span class="comment">   -- PMC Register Masks</span></div>
<div class="line"><a name="l14375"></a><span class="lineno">14375</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14376"></a><span class="lineno">14376</span>&#160;</div>
<div class="line"><a name="l14382"></a><span class="lineno">14382</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div>
<div class="line"><a name="l14383"></a><span class="lineno">14383</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div>
<div class="line"><a name="l14384"></a><span class="lineno">14384</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div>
<div class="line"><a name="l14385"></a><span class="lineno">14385</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div>
<div class="line"><a name="l14386"></a><span class="lineno">14386</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div>
<div class="line"><a name="l14387"></a><span class="lineno">14387</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div>
<div class="line"><a name="l14388"></a><span class="lineno">14388</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div>
<div class="line"><a name="l14389"></a><span class="lineno">14389</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div>
<div class="line"><a name="l14390"></a><span class="lineno">14390</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div>
<div class="line"><a name="l14391"></a><span class="lineno">14391</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div>
<div class="line"><a name="l14392"></a><span class="lineno">14392</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div>
<div class="line"><a name="l14393"></a><span class="lineno">14393</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div>
<div class="line"><a name="l14394"></a><span class="lineno">14394</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div>
<div class="line"><a name="l14395"></a><span class="lineno">14395</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div>
<div class="line"><a name="l14396"></a><span class="lineno">14396</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div>
<div class="line"><a name="l14397"></a><span class="lineno">14397</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div>
<div class="line"><a name="l14398"></a><span class="lineno">14398</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div>
<div class="line"><a name="l14399"></a><span class="lineno">14399</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div>
<div class="line"><a name="l14400"></a><span class="lineno">14400</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div>
<div class="line"><a name="l14401"></a><span class="lineno">14401</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div>
<div class="line"><a name="l14402"></a><span class="lineno">14402</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div>
<div class="line"><a name="l14403"></a><span class="lineno">14403</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div>
<div class="line"><a name="l14404"></a><span class="lineno">14404</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div>
<div class="line"><a name="l14405"></a><span class="lineno">14405</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div>
<div class="line"><a name="l14406"></a><span class="lineno">14406</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div>
<div class="line"><a name="l14407"></a><span class="lineno">14407</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div>
<div class="line"><a name="l14408"></a><span class="lineno">14408</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div>
<div class="line"><a name="l14409"></a><span class="lineno">14409</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div>
<div class="line"><a name="l14410"></a><span class="lineno">14410</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div>
<div class="line"><a name="l14411"></a><span class="lineno">14411</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div>
<div class="line"><a name="l14415"></a><span class="lineno">14415</span>&#160;</div>
<div class="line"><a name="l14416"></a><span class="lineno">14416</span>&#160;</div>
<div class="line"><a name="l14417"></a><span class="lineno">14417</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l14419"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral.html#gaf32df9f1096263f10a5e8978a338b2ac">14419</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                             ((PMC_MemMapPtr)0x4007D000u)</span></div>
<div class="line"><a name="l14420"></a><span class="lineno">14420</span>&#160;</div>
<div class="line"><a name="l14421"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral.html#ga4bcd62643d597f7230f9c1e3d03caaa7">14421</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC_BASE_PTR }</span></div>
<div class="line"><a name="l14422"></a><span class="lineno">14422</span>&#160;</div>
<div class="line"><a name="l14423"></a><span class="lineno">14423</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14424"></a><span class="lineno">14424</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div>
<div class="line"><a name="l14425"></a><span class="lineno">14425</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14426"></a><span class="lineno">14426</span>&#160;</div>
<div class="line"><a name="l14433"></a><span class="lineno">14433</span>&#160;<span class="comment">/* PMC - Register instance definitions */</span></div>
<div class="line"><a name="l14434"></a><span class="lineno">14434</span>&#160;<span class="comment">/* PMC */</span></div>
<div class="line"><a name="l14435"></a><span class="lineno">14435</span>&#160;<span class="preprocessor">#define PMC_LVDSC1                               PMC_LVDSC1_REG(PMC_BASE_PTR)</span></div>
<div class="line"><a name="l14436"></a><span class="lineno">14436</span>&#160;<span class="preprocessor">#define PMC_LVDSC2                               PMC_LVDSC2_REG(PMC_BASE_PTR)</span></div>
<div class="line"><a name="l14437"></a><span class="lineno">14437</span>&#160;<span class="preprocessor">#define PMC_REGSC                                PMC_REGSC_REG(PMC_BASE_PTR)</span></div>
<div class="line"><a name="l14438"></a><span class="lineno">14438</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14442"></a><span class="lineno">14442</span>&#160;</div>
<div class="line"><a name="l14443"></a><span class="lineno">14443</span>&#160; <span class="comment">/* end of group PMC_Peripheral */</span></div>
<div class="line"><a name="l14447"></a><span class="lineno">14447</span>&#160;</div>
<div class="line"><a name="l14448"></a><span class="lineno">14448</span>&#160;</div>
<div class="line"><a name="l14449"></a><span class="lineno">14449</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14450"></a><span class="lineno">14450</span>&#160;<span class="comment">   -- PORT</span></div>
<div class="line"><a name="l14451"></a><span class="lineno">14451</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14452"></a><span class="lineno">14452</span>&#160;</div>
<div class="line"><a name="l14459"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html">14459</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_o_r_t___mem_map.html">PORT_MemMap</a> {</div>
<div class="line"><a name="l14460"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a1c54a8f1741fade8daf28198fee43ddd">14460</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a1c54a8f1741fade8daf28198fee43ddd">PCR</a>[32];                                </div>
<div class="line"><a name="l14461"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a837c289643f8cec958b1f01c086b558a">14461</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a837c289643f8cec958b1f01c086b558a">GPCLR</a>;                                  </div>
<div class="line"><a name="l14462"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a84f8893cbefd6a3eff18b455f9069b29">14462</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a84f8893cbefd6a3eff18b455f9069b29">GPCHR</a>;                                  </div>
<div class="line"><a name="l14463"></a><span class="lineno">14463</span>&#160;  uint8_t RESERVED_0[24];</div>
<div class="line"><a name="l14464"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a53c86a08f430dc915a312efe74ba83e6">14464</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a53c86a08f430dc915a312efe74ba83e6">ISFR</a>;                                   </div>
<div class="line"><a name="l14465"></a><span class="lineno">14465</span>&#160;  uint8_t RESERVED_1[28];</div>
<div class="line"><a name="l14466"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#ad472de7afdaeef3985761041fe9023e2">14466</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#ad472de7afdaeef3985761041fe9023e2">DFER</a>;                                   </div>
<div class="line"><a name="l14467"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a0d2552c73fb3c6ed5f336d7df1249151">14467</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a0d2552c73fb3c6ed5f336d7df1249151">DFCR</a>;                                   </div>
<div class="line"><a name="l14468"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___mem_map.html#a739d09875cabb44276b89977d36a19ed">14468</a></span>&#160;  uint32_t <a class="code" href="struct_p_o_r_t___mem_map.html#a739d09875cabb44276b89977d36a19ed">DFWR</a>;                                   </div>
<div class="line"><a name="l14469"></a><span class="lineno">14469</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_o_r_t___peripheral.html#ga0e26bafb7c17808f90278627bcbcaf8c">PORT_MemMapPtr</a>;</div>
<div class="line"><a name="l14470"></a><span class="lineno">14470</span>&#160;</div>
<div class="line"><a name="l14471"></a><span class="lineno">14471</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14472"></a><span class="lineno">14472</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div>
<div class="line"><a name="l14473"></a><span class="lineno">14473</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14474"></a><span class="lineno">14474</span>&#160;</div>
<div class="line"><a name="l14481"></a><span class="lineno">14481</span>&#160;<span class="comment">/* PORT - Register accessors */</span></div>
<div class="line"><a name="l14482"></a><span class="lineno">14482</span>&#160;<span class="preprocessor">#define PORT_PCR_REG(base,index)                 ((base)-&gt;PCR[index])</span></div>
<div class="line"><a name="l14483"></a><span class="lineno">14483</span>&#160;<span class="preprocessor">#define PORT_GPCLR_REG(base)                     ((base)-&gt;GPCLR)</span></div>
<div class="line"><a name="l14484"></a><span class="lineno">14484</span>&#160;<span class="preprocessor">#define PORT_GPCHR_REG(base)                     ((base)-&gt;GPCHR)</span></div>
<div class="line"><a name="l14485"></a><span class="lineno">14485</span>&#160;<span class="preprocessor">#define PORT_ISFR_REG(base)                      ((base)-&gt;ISFR)</span></div>
<div class="line"><a name="l14486"></a><span class="lineno">14486</span>&#160;<span class="preprocessor">#define PORT_DFER_REG(base)                      ((base)-&gt;DFER)</span></div>
<div class="line"><a name="l14487"></a><span class="lineno">14487</span>&#160;<span class="preprocessor">#define PORT_DFCR_REG(base)                      ((base)-&gt;DFCR)</span></div>
<div class="line"><a name="l14488"></a><span class="lineno">14488</span>&#160;<span class="preprocessor">#define PORT_DFWR_REG(base)                      ((base)-&gt;DFWR)</span></div>
<div class="line"><a name="l14489"></a><span class="lineno">14489</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14493"></a><span class="lineno">14493</span>&#160;</div>
<div class="line"><a name="l14494"></a><span class="lineno">14494</span>&#160;</div>
<div class="line"><a name="l14495"></a><span class="lineno">14495</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14496"></a><span class="lineno">14496</span>&#160;<span class="comment">   -- PORT Register Masks</span></div>
<div class="line"><a name="l14497"></a><span class="lineno">14497</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14498"></a><span class="lineno">14498</span>&#160;</div>
<div class="line"><a name="l14504"></a><span class="lineno">14504</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div>
<div class="line"><a name="l14505"></a><span class="lineno">14505</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div>
<div class="line"><a name="l14506"></a><span class="lineno">14506</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div>
<div class="line"><a name="l14507"></a><span class="lineno">14507</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div>
<div class="line"><a name="l14508"></a><span class="lineno">14508</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div>
<div class="line"><a name="l14509"></a><span class="lineno">14509</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div>
<div class="line"><a name="l14510"></a><span class="lineno">14510</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div>
<div class="line"><a name="l14511"></a><span class="lineno">14511</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div>
<div class="line"><a name="l14512"></a><span class="lineno">14512</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div>
<div class="line"><a name="l14513"></a><span class="lineno">14513</span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_MASK                        0x20u</span></div>
<div class="line"><a name="l14514"></a><span class="lineno">14514</span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_SHIFT                       5</span></div>
<div class="line"><a name="l14515"></a><span class="lineno">14515</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div>
<div class="line"><a name="l14516"></a><span class="lineno">14516</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div>
<div class="line"><a name="l14517"></a><span class="lineno">14517</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div>
<div class="line"><a name="l14518"></a><span class="lineno">14518</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div>
<div class="line"><a name="l14519"></a><span class="lineno">14519</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div>
<div class="line"><a name="l14520"></a><span class="lineno">14520</span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div>
<div class="line"><a name="l14521"></a><span class="lineno">14521</span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15</span></div>
<div class="line"><a name="l14522"></a><span class="lineno">14522</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div>
<div class="line"><a name="l14523"></a><span class="lineno">14523</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div>
<div class="line"><a name="l14524"></a><span class="lineno">14524</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div>
<div class="line"><a name="l14525"></a><span class="lineno">14525</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div>
<div class="line"><a name="l14526"></a><span class="lineno">14526</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div>
<div class="line"><a name="l14527"></a><span class="lineno">14527</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div>
<div class="line"><a name="l14528"></a><span class="lineno">14528</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l14529"></a><span class="lineno">14529</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div>
<div class="line"><a name="l14530"></a><span class="lineno">14530</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div>
<div class="line"><a name="l14531"></a><span class="lineno">14531</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l14532"></a><span class="lineno">14532</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div>
<div class="line"><a name="l14533"></a><span class="lineno">14533</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div>
<div class="line"><a name="l14534"></a><span class="lineno">14534</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div>
<div class="line"><a name="l14535"></a><span class="lineno">14535</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l14536"></a><span class="lineno">14536</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div>
<div class="line"><a name="l14537"></a><span class="lineno">14537</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div>
<div class="line"><a name="l14538"></a><span class="lineno">14538</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div>
<div class="line"><a name="l14539"></a><span class="lineno">14539</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div>
<div class="line"><a name="l14540"></a><span class="lineno">14540</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div>
<div class="line"><a name="l14541"></a><span class="lineno">14541</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div>
<div class="line"><a name="l14542"></a><span class="lineno">14542</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l14543"></a><span class="lineno">14543</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div>
<div class="line"><a name="l14544"></a><span class="lineno">14544</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div>
<div class="line"><a name="l14545"></a><span class="lineno">14545</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div>
<div class="line"><a name="l14546"></a><span class="lineno">14546</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l14547"></a><span class="lineno">14547</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0</span></div>
<div class="line"><a name="l14548"></a><span class="lineno">14548</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div>
<div class="line"><a name="l14549"></a><span class="lineno">14549</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div>
<div class="line"><a name="l14550"></a><span class="lineno">14550</span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div>
<div class="line"><a name="l14551"></a><span class="lineno">14551</span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0</span></div>
<div class="line"><a name="l14552"></a><span class="lineno">14552</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div>
<div class="line"><a name="l14553"></a><span class="lineno">14553</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div>
<div class="line"><a name="l14554"></a><span class="lineno">14554</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0</span></div>
<div class="line"><a name="l14555"></a><span class="lineno">14555</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div>
<div class="line"><a name="l14556"></a><span class="lineno">14556</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div>
<div class="line"><a name="l14560"></a><span class="lineno">14560</span>&#160;</div>
<div class="line"><a name="l14561"></a><span class="lineno">14561</span>&#160;</div>
<div class="line"><a name="l14562"></a><span class="lineno">14562</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l14564"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#gaa18ec7594fe603225220ec6eda4a19ce">14564</a></span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                           ((PORT_MemMapPtr)0x40049000u)</span></div>
<div class="line"><a name="l14565"></a><span class="lineno">14565</span>&#160;</div>
<div class="line"><a name="l14566"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga585b4782d1ceb44492289af0019480f9">14566</a></span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                           ((PORT_MemMapPtr)0x4004A000u)</span></div>
<div class="line"><a name="l14567"></a><span class="lineno">14567</span>&#160;</div>
<div class="line"><a name="l14568"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga03c740cdda17711afafc932723871474">14568</a></span>&#160;<span class="preprocessor">#define PORTC_BASE_PTR                           ((PORT_MemMapPtr)0x4004B000u)</span></div>
<div class="line"><a name="l14569"></a><span class="lineno">14569</span>&#160;</div>
<div class="line"><a name="l14570"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga7f5a263751543810ebfdbde278383276">14570</a></span>&#160;<span class="preprocessor">#define PORTD_BASE_PTR                           ((PORT_MemMapPtr)0x4004C000u)</span></div>
<div class="line"><a name="l14571"></a><span class="lineno">14571</span>&#160;</div>
<div class="line"><a name="l14572"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#gab166fe285bbb15b52de610f408fe25d3">14572</a></span>&#160;<span class="preprocessor">#define PORTE_BASE_PTR                           ((PORT_MemMapPtr)0x4004D000u)</span></div>
<div class="line"><a name="l14573"></a><span class="lineno">14573</span>&#160;</div>
<div class="line"><a name="l14574"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#gadda5d5c0c6f7d718ac2ea336aea4f905">14574</a></span>&#160;<span class="preprocessor">#define PORTF_BASE_PTR                           ((PORT_MemMapPtr)0x4004E000u)</span></div>
<div class="line"><a name="l14575"></a><span class="lineno">14575</span>&#160;</div>
<div class="line"><a name="l14576"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga54ff5179f8acaef2e1683cedfc0ef453">14576</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA_BASE_PTR, PORTB_BASE_PTR, PORTC_BASE_PTR, PORTD_BASE_PTR, PORTE_BASE_PTR, PORTF_BASE_PTR }</span></div>
<div class="line"><a name="l14577"></a><span class="lineno">14577</span>&#160;</div>
<div class="line"><a name="l14578"></a><span class="lineno">14578</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14579"></a><span class="lineno">14579</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div>
<div class="line"><a name="l14580"></a><span class="lineno">14580</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14581"></a><span class="lineno">14581</span>&#160;</div>
<div class="line"><a name="l14588"></a><span class="lineno">14588</span>&#160;<span class="comment">/* PORT - Register instance definitions */</span></div>
<div class="line"><a name="l14589"></a><span class="lineno">14589</span>&#160;<span class="comment">/* PORTA */</span></div>
<div class="line"><a name="l14590"></a><span class="lineno">14590</span>&#160;<span class="preprocessor">#define PORTA_PCR0                               PORT_PCR_REG(PORTA_BASE_PTR,0)</span></div>
<div class="line"><a name="l14591"></a><span class="lineno">14591</span>&#160;<span class="preprocessor">#define PORTA_PCR1                               PORT_PCR_REG(PORTA_BASE_PTR,1)</span></div>
<div class="line"><a name="l14592"></a><span class="lineno">14592</span>&#160;<span class="preprocessor">#define PORTA_PCR2                               PORT_PCR_REG(PORTA_BASE_PTR,2)</span></div>
<div class="line"><a name="l14593"></a><span class="lineno">14593</span>&#160;<span class="preprocessor">#define PORTA_PCR3                               PORT_PCR_REG(PORTA_BASE_PTR,3)</span></div>
<div class="line"><a name="l14594"></a><span class="lineno">14594</span>&#160;<span class="preprocessor">#define PORTA_PCR4                               PORT_PCR_REG(PORTA_BASE_PTR,4)</span></div>
<div class="line"><a name="l14595"></a><span class="lineno">14595</span>&#160;<span class="preprocessor">#define PORTA_PCR5                               PORT_PCR_REG(PORTA_BASE_PTR,5)</span></div>
<div class="line"><a name="l14596"></a><span class="lineno">14596</span>&#160;<span class="preprocessor">#define PORTA_PCR6                               PORT_PCR_REG(PORTA_BASE_PTR,6)</span></div>
<div class="line"><a name="l14597"></a><span class="lineno">14597</span>&#160;<span class="preprocessor">#define PORTA_PCR7                               PORT_PCR_REG(PORTA_BASE_PTR,7)</span></div>
<div class="line"><a name="l14598"></a><span class="lineno">14598</span>&#160;<span class="preprocessor">#define PORTA_PCR8                               PORT_PCR_REG(PORTA_BASE_PTR,8)</span></div>
<div class="line"><a name="l14599"></a><span class="lineno">14599</span>&#160;<span class="preprocessor">#define PORTA_PCR9                               PORT_PCR_REG(PORTA_BASE_PTR,9)</span></div>
<div class="line"><a name="l14600"></a><span class="lineno">14600</span>&#160;<span class="preprocessor">#define PORTA_PCR10                              PORT_PCR_REG(PORTA_BASE_PTR,10)</span></div>
<div class="line"><a name="l14601"></a><span class="lineno">14601</span>&#160;<span class="preprocessor">#define PORTA_PCR11                              PORT_PCR_REG(PORTA_BASE_PTR,11)</span></div>
<div class="line"><a name="l14602"></a><span class="lineno">14602</span>&#160;<span class="preprocessor">#define PORTA_PCR12                              PORT_PCR_REG(PORTA_BASE_PTR,12)</span></div>
<div class="line"><a name="l14603"></a><span class="lineno">14603</span>&#160;<span class="preprocessor">#define PORTA_PCR13                              PORT_PCR_REG(PORTA_BASE_PTR,13)</span></div>
<div class="line"><a name="l14604"></a><span class="lineno">14604</span>&#160;<span class="preprocessor">#define PORTA_PCR14                              PORT_PCR_REG(PORTA_BASE_PTR,14)</span></div>
<div class="line"><a name="l14605"></a><span class="lineno">14605</span>&#160;<span class="preprocessor">#define PORTA_PCR15                              PORT_PCR_REG(PORTA_BASE_PTR,15)</span></div>
<div class="line"><a name="l14606"></a><span class="lineno">14606</span>&#160;<span class="preprocessor">#define PORTA_PCR16                              PORT_PCR_REG(PORTA_BASE_PTR,16)</span></div>
<div class="line"><a name="l14607"></a><span class="lineno">14607</span>&#160;<span class="preprocessor">#define PORTA_PCR17                              PORT_PCR_REG(PORTA_BASE_PTR,17)</span></div>
<div class="line"><a name="l14608"></a><span class="lineno">14608</span>&#160;<span class="preprocessor">#define PORTA_PCR18                              PORT_PCR_REG(PORTA_BASE_PTR,18)</span></div>
<div class="line"><a name="l14609"></a><span class="lineno">14609</span>&#160;<span class="preprocessor">#define PORTA_PCR19                              PORT_PCR_REG(PORTA_BASE_PTR,19)</span></div>
<div class="line"><a name="l14610"></a><span class="lineno">14610</span>&#160;<span class="preprocessor">#define PORTA_PCR20                              PORT_PCR_REG(PORTA_BASE_PTR,20)</span></div>
<div class="line"><a name="l14611"></a><span class="lineno">14611</span>&#160;<span class="preprocessor">#define PORTA_PCR21                              PORT_PCR_REG(PORTA_BASE_PTR,21)</span></div>
<div class="line"><a name="l14612"></a><span class="lineno">14612</span>&#160;<span class="preprocessor">#define PORTA_PCR22                              PORT_PCR_REG(PORTA_BASE_PTR,22)</span></div>
<div class="line"><a name="l14613"></a><span class="lineno">14613</span>&#160;<span class="preprocessor">#define PORTA_PCR23                              PORT_PCR_REG(PORTA_BASE_PTR,23)</span></div>
<div class="line"><a name="l14614"></a><span class="lineno">14614</span>&#160;<span class="preprocessor">#define PORTA_PCR24                              PORT_PCR_REG(PORTA_BASE_PTR,24)</span></div>
<div class="line"><a name="l14615"></a><span class="lineno">14615</span>&#160;<span class="preprocessor">#define PORTA_PCR25                              PORT_PCR_REG(PORTA_BASE_PTR,25)</span></div>
<div class="line"><a name="l14616"></a><span class="lineno">14616</span>&#160;<span class="preprocessor">#define PORTA_PCR26                              PORT_PCR_REG(PORTA_BASE_PTR,26)</span></div>
<div class="line"><a name="l14617"></a><span class="lineno">14617</span>&#160;<span class="preprocessor">#define PORTA_PCR27                              PORT_PCR_REG(PORTA_BASE_PTR,27)</span></div>
<div class="line"><a name="l14618"></a><span class="lineno">14618</span>&#160;<span class="preprocessor">#define PORTA_PCR28                              PORT_PCR_REG(PORTA_BASE_PTR,28)</span></div>
<div class="line"><a name="l14619"></a><span class="lineno">14619</span>&#160;<span class="preprocessor">#define PORTA_PCR29                              PORT_PCR_REG(PORTA_BASE_PTR,29)</span></div>
<div class="line"><a name="l14620"></a><span class="lineno">14620</span>&#160;<span class="preprocessor">#define PORTA_PCR30                              PORT_PCR_REG(PORTA_BASE_PTR,30)</span></div>
<div class="line"><a name="l14621"></a><span class="lineno">14621</span>&#160;<span class="preprocessor">#define PORTA_PCR31                              PORT_PCR_REG(PORTA_BASE_PTR,31)</span></div>
<div class="line"><a name="l14622"></a><span class="lineno">14622</span>&#160;<span class="preprocessor">#define PORTA_GPCLR                              PORT_GPCLR_REG(PORTA_BASE_PTR)</span></div>
<div class="line"><a name="l14623"></a><span class="lineno">14623</span>&#160;<span class="preprocessor">#define PORTA_GPCHR                              PORT_GPCHR_REG(PORTA_BASE_PTR)</span></div>
<div class="line"><a name="l14624"></a><span class="lineno">14624</span>&#160;<span class="preprocessor">#define PORTA_ISFR                               PORT_ISFR_REG(PORTA_BASE_PTR)</span></div>
<div class="line"><a name="l14625"></a><span class="lineno">14625</span>&#160;<span class="preprocessor">#define PORTA_DFER                               PORT_DFER_REG(PORTA_BASE_PTR)</span></div>
<div class="line"><a name="l14626"></a><span class="lineno">14626</span>&#160;<span class="preprocessor">#define PORTA_DFCR                               PORT_DFCR_REG(PORTA_BASE_PTR)</span></div>
<div class="line"><a name="l14627"></a><span class="lineno">14627</span>&#160;<span class="preprocessor">#define PORTA_DFWR                               PORT_DFWR_REG(PORTA_BASE_PTR)</span></div>
<div class="line"><a name="l14628"></a><span class="lineno">14628</span>&#160;<span class="comment">/* PORTB */</span></div>
<div class="line"><a name="l14629"></a><span class="lineno">14629</span>&#160;<span class="preprocessor">#define PORTB_PCR0                               PORT_PCR_REG(PORTB_BASE_PTR,0)</span></div>
<div class="line"><a name="l14630"></a><span class="lineno">14630</span>&#160;<span class="preprocessor">#define PORTB_PCR1                               PORT_PCR_REG(PORTB_BASE_PTR,1)</span></div>
<div class="line"><a name="l14631"></a><span class="lineno">14631</span>&#160;<span class="preprocessor">#define PORTB_PCR2                               PORT_PCR_REG(PORTB_BASE_PTR,2)</span></div>
<div class="line"><a name="l14632"></a><span class="lineno">14632</span>&#160;<span class="preprocessor">#define PORTB_PCR3                               PORT_PCR_REG(PORTB_BASE_PTR,3)</span></div>
<div class="line"><a name="l14633"></a><span class="lineno">14633</span>&#160;<span class="preprocessor">#define PORTB_PCR4                               PORT_PCR_REG(PORTB_BASE_PTR,4)</span></div>
<div class="line"><a name="l14634"></a><span class="lineno">14634</span>&#160;<span class="preprocessor">#define PORTB_PCR5                               PORT_PCR_REG(PORTB_BASE_PTR,5)</span></div>
<div class="line"><a name="l14635"></a><span class="lineno">14635</span>&#160;<span class="preprocessor">#define PORTB_PCR6                               PORT_PCR_REG(PORTB_BASE_PTR,6)</span></div>
<div class="line"><a name="l14636"></a><span class="lineno">14636</span>&#160;<span class="preprocessor">#define PORTB_PCR7                               PORT_PCR_REG(PORTB_BASE_PTR,7)</span></div>
<div class="line"><a name="l14637"></a><span class="lineno">14637</span>&#160;<span class="preprocessor">#define PORTB_PCR8                               PORT_PCR_REG(PORTB_BASE_PTR,8)</span></div>
<div class="line"><a name="l14638"></a><span class="lineno">14638</span>&#160;<span class="preprocessor">#define PORTB_PCR9                               PORT_PCR_REG(PORTB_BASE_PTR,9)</span></div>
<div class="line"><a name="l14639"></a><span class="lineno">14639</span>&#160;<span class="preprocessor">#define PORTB_PCR10                              PORT_PCR_REG(PORTB_BASE_PTR,10)</span></div>
<div class="line"><a name="l14640"></a><span class="lineno">14640</span>&#160;<span class="preprocessor">#define PORTB_PCR11                              PORT_PCR_REG(PORTB_BASE_PTR,11)</span></div>
<div class="line"><a name="l14641"></a><span class="lineno">14641</span>&#160;<span class="preprocessor">#define PORTB_PCR12                              PORT_PCR_REG(PORTB_BASE_PTR,12)</span></div>
<div class="line"><a name="l14642"></a><span class="lineno">14642</span>&#160;<span class="preprocessor">#define PORTB_PCR13                              PORT_PCR_REG(PORTB_BASE_PTR,13)</span></div>
<div class="line"><a name="l14643"></a><span class="lineno">14643</span>&#160;<span class="preprocessor">#define PORTB_PCR14                              PORT_PCR_REG(PORTB_BASE_PTR,14)</span></div>
<div class="line"><a name="l14644"></a><span class="lineno">14644</span>&#160;<span class="preprocessor">#define PORTB_PCR15                              PORT_PCR_REG(PORTB_BASE_PTR,15)</span></div>
<div class="line"><a name="l14645"></a><span class="lineno">14645</span>&#160;<span class="preprocessor">#define PORTB_PCR16                              PORT_PCR_REG(PORTB_BASE_PTR,16)</span></div>
<div class="line"><a name="l14646"></a><span class="lineno">14646</span>&#160;<span class="preprocessor">#define PORTB_PCR17                              PORT_PCR_REG(PORTB_BASE_PTR,17)</span></div>
<div class="line"><a name="l14647"></a><span class="lineno">14647</span>&#160;<span class="preprocessor">#define PORTB_PCR18                              PORT_PCR_REG(PORTB_BASE_PTR,18)</span></div>
<div class="line"><a name="l14648"></a><span class="lineno">14648</span>&#160;<span class="preprocessor">#define PORTB_PCR19                              PORT_PCR_REG(PORTB_BASE_PTR,19)</span></div>
<div class="line"><a name="l14649"></a><span class="lineno">14649</span>&#160;<span class="preprocessor">#define PORTB_PCR20                              PORT_PCR_REG(PORTB_BASE_PTR,20)</span></div>
<div class="line"><a name="l14650"></a><span class="lineno">14650</span>&#160;<span class="preprocessor">#define PORTB_PCR21                              PORT_PCR_REG(PORTB_BASE_PTR,21)</span></div>
<div class="line"><a name="l14651"></a><span class="lineno">14651</span>&#160;<span class="preprocessor">#define PORTB_PCR22                              PORT_PCR_REG(PORTB_BASE_PTR,22)</span></div>
<div class="line"><a name="l14652"></a><span class="lineno">14652</span>&#160;<span class="preprocessor">#define PORTB_PCR23                              PORT_PCR_REG(PORTB_BASE_PTR,23)</span></div>
<div class="line"><a name="l14653"></a><span class="lineno">14653</span>&#160;<span class="preprocessor">#define PORTB_PCR24                              PORT_PCR_REG(PORTB_BASE_PTR,24)</span></div>
<div class="line"><a name="l14654"></a><span class="lineno">14654</span>&#160;<span class="preprocessor">#define PORTB_PCR25                              PORT_PCR_REG(PORTB_BASE_PTR,25)</span></div>
<div class="line"><a name="l14655"></a><span class="lineno">14655</span>&#160;<span class="preprocessor">#define PORTB_PCR26                              PORT_PCR_REG(PORTB_BASE_PTR,26)</span></div>
<div class="line"><a name="l14656"></a><span class="lineno">14656</span>&#160;<span class="preprocessor">#define PORTB_PCR27                              PORT_PCR_REG(PORTB_BASE_PTR,27)</span></div>
<div class="line"><a name="l14657"></a><span class="lineno">14657</span>&#160;<span class="preprocessor">#define PORTB_PCR28                              PORT_PCR_REG(PORTB_BASE_PTR,28)</span></div>
<div class="line"><a name="l14658"></a><span class="lineno">14658</span>&#160;<span class="preprocessor">#define PORTB_PCR29                              PORT_PCR_REG(PORTB_BASE_PTR,29)</span></div>
<div class="line"><a name="l14659"></a><span class="lineno">14659</span>&#160;<span class="preprocessor">#define PORTB_PCR30                              PORT_PCR_REG(PORTB_BASE_PTR,30)</span></div>
<div class="line"><a name="l14660"></a><span class="lineno">14660</span>&#160;<span class="preprocessor">#define PORTB_PCR31                              PORT_PCR_REG(PORTB_BASE_PTR,31)</span></div>
<div class="line"><a name="l14661"></a><span class="lineno">14661</span>&#160;<span class="preprocessor">#define PORTB_GPCLR                              PORT_GPCLR_REG(PORTB_BASE_PTR)</span></div>
<div class="line"><a name="l14662"></a><span class="lineno">14662</span>&#160;<span class="preprocessor">#define PORTB_GPCHR                              PORT_GPCHR_REG(PORTB_BASE_PTR)</span></div>
<div class="line"><a name="l14663"></a><span class="lineno">14663</span>&#160;<span class="preprocessor">#define PORTB_ISFR                               PORT_ISFR_REG(PORTB_BASE_PTR)</span></div>
<div class="line"><a name="l14664"></a><span class="lineno">14664</span>&#160;<span class="preprocessor">#define PORTB_DFER                               PORT_DFER_REG(PORTB_BASE_PTR)</span></div>
<div class="line"><a name="l14665"></a><span class="lineno">14665</span>&#160;<span class="preprocessor">#define PORTB_DFCR                               PORT_DFCR_REG(PORTB_BASE_PTR)</span></div>
<div class="line"><a name="l14666"></a><span class="lineno">14666</span>&#160;<span class="preprocessor">#define PORTB_DFWR                               PORT_DFWR_REG(PORTB_BASE_PTR)</span></div>
<div class="line"><a name="l14667"></a><span class="lineno">14667</span>&#160;<span class="comment">/* PORTC */</span></div>
<div class="line"><a name="l14668"></a><span class="lineno">14668</span>&#160;<span class="preprocessor">#define PORTC_PCR0                               PORT_PCR_REG(PORTC_BASE_PTR,0)</span></div>
<div class="line"><a name="l14669"></a><span class="lineno">14669</span>&#160;<span class="preprocessor">#define PORTC_PCR1                               PORT_PCR_REG(PORTC_BASE_PTR,1)</span></div>
<div class="line"><a name="l14670"></a><span class="lineno">14670</span>&#160;<span class="preprocessor">#define PORTC_PCR2                               PORT_PCR_REG(PORTC_BASE_PTR,2)</span></div>
<div class="line"><a name="l14671"></a><span class="lineno">14671</span>&#160;<span class="preprocessor">#define PORTC_PCR3                               PORT_PCR_REG(PORTC_BASE_PTR,3)</span></div>
<div class="line"><a name="l14672"></a><span class="lineno">14672</span>&#160;<span class="preprocessor">#define PORTC_PCR4                               PORT_PCR_REG(PORTC_BASE_PTR,4)</span></div>
<div class="line"><a name="l14673"></a><span class="lineno">14673</span>&#160;<span class="preprocessor">#define PORTC_PCR5                               PORT_PCR_REG(PORTC_BASE_PTR,5)</span></div>
<div class="line"><a name="l14674"></a><span class="lineno">14674</span>&#160;<span class="preprocessor">#define PORTC_PCR6                               PORT_PCR_REG(PORTC_BASE_PTR,6)</span></div>
<div class="line"><a name="l14675"></a><span class="lineno">14675</span>&#160;<span class="preprocessor">#define PORTC_PCR7                               PORT_PCR_REG(PORTC_BASE_PTR,7)</span></div>
<div class="line"><a name="l14676"></a><span class="lineno">14676</span>&#160;<span class="preprocessor">#define PORTC_PCR8                               PORT_PCR_REG(PORTC_BASE_PTR,8)</span></div>
<div class="line"><a name="l14677"></a><span class="lineno">14677</span>&#160;<span class="preprocessor">#define PORTC_PCR9                               PORT_PCR_REG(PORTC_BASE_PTR,9)</span></div>
<div class="line"><a name="l14678"></a><span class="lineno">14678</span>&#160;<span class="preprocessor">#define PORTC_PCR10                              PORT_PCR_REG(PORTC_BASE_PTR,10)</span></div>
<div class="line"><a name="l14679"></a><span class="lineno">14679</span>&#160;<span class="preprocessor">#define PORTC_PCR11                              PORT_PCR_REG(PORTC_BASE_PTR,11)</span></div>
<div class="line"><a name="l14680"></a><span class="lineno">14680</span>&#160;<span class="preprocessor">#define PORTC_PCR12                              PORT_PCR_REG(PORTC_BASE_PTR,12)</span></div>
<div class="line"><a name="l14681"></a><span class="lineno">14681</span>&#160;<span class="preprocessor">#define PORTC_PCR13                              PORT_PCR_REG(PORTC_BASE_PTR,13)</span></div>
<div class="line"><a name="l14682"></a><span class="lineno">14682</span>&#160;<span class="preprocessor">#define PORTC_PCR14                              PORT_PCR_REG(PORTC_BASE_PTR,14)</span></div>
<div class="line"><a name="l14683"></a><span class="lineno">14683</span>&#160;<span class="preprocessor">#define PORTC_PCR15                              PORT_PCR_REG(PORTC_BASE_PTR,15)</span></div>
<div class="line"><a name="l14684"></a><span class="lineno">14684</span>&#160;<span class="preprocessor">#define PORTC_PCR16                              PORT_PCR_REG(PORTC_BASE_PTR,16)</span></div>
<div class="line"><a name="l14685"></a><span class="lineno">14685</span>&#160;<span class="preprocessor">#define PORTC_PCR17                              PORT_PCR_REG(PORTC_BASE_PTR,17)</span></div>
<div class="line"><a name="l14686"></a><span class="lineno">14686</span>&#160;<span class="preprocessor">#define PORTC_PCR18                              PORT_PCR_REG(PORTC_BASE_PTR,18)</span></div>
<div class="line"><a name="l14687"></a><span class="lineno">14687</span>&#160;<span class="preprocessor">#define PORTC_PCR19                              PORT_PCR_REG(PORTC_BASE_PTR,19)</span></div>
<div class="line"><a name="l14688"></a><span class="lineno">14688</span>&#160;<span class="preprocessor">#define PORTC_PCR20                              PORT_PCR_REG(PORTC_BASE_PTR,20)</span></div>
<div class="line"><a name="l14689"></a><span class="lineno">14689</span>&#160;<span class="preprocessor">#define PORTC_PCR21                              PORT_PCR_REG(PORTC_BASE_PTR,21)</span></div>
<div class="line"><a name="l14690"></a><span class="lineno">14690</span>&#160;<span class="preprocessor">#define PORTC_PCR22                              PORT_PCR_REG(PORTC_BASE_PTR,22)</span></div>
<div class="line"><a name="l14691"></a><span class="lineno">14691</span>&#160;<span class="preprocessor">#define PORTC_PCR23                              PORT_PCR_REG(PORTC_BASE_PTR,23)</span></div>
<div class="line"><a name="l14692"></a><span class="lineno">14692</span>&#160;<span class="preprocessor">#define PORTC_PCR24                              PORT_PCR_REG(PORTC_BASE_PTR,24)</span></div>
<div class="line"><a name="l14693"></a><span class="lineno">14693</span>&#160;<span class="preprocessor">#define PORTC_PCR25                              PORT_PCR_REG(PORTC_BASE_PTR,25)</span></div>
<div class="line"><a name="l14694"></a><span class="lineno">14694</span>&#160;<span class="preprocessor">#define PORTC_PCR26                              PORT_PCR_REG(PORTC_BASE_PTR,26)</span></div>
<div class="line"><a name="l14695"></a><span class="lineno">14695</span>&#160;<span class="preprocessor">#define PORTC_PCR27                              PORT_PCR_REG(PORTC_BASE_PTR,27)</span></div>
<div class="line"><a name="l14696"></a><span class="lineno">14696</span>&#160;<span class="preprocessor">#define PORTC_PCR28                              PORT_PCR_REG(PORTC_BASE_PTR,28)</span></div>
<div class="line"><a name="l14697"></a><span class="lineno">14697</span>&#160;<span class="preprocessor">#define PORTC_PCR29                              PORT_PCR_REG(PORTC_BASE_PTR,29)</span></div>
<div class="line"><a name="l14698"></a><span class="lineno">14698</span>&#160;<span class="preprocessor">#define PORTC_PCR30                              PORT_PCR_REG(PORTC_BASE_PTR,30)</span></div>
<div class="line"><a name="l14699"></a><span class="lineno">14699</span>&#160;<span class="preprocessor">#define PORTC_PCR31                              PORT_PCR_REG(PORTC_BASE_PTR,31)</span></div>
<div class="line"><a name="l14700"></a><span class="lineno">14700</span>&#160;<span class="preprocessor">#define PORTC_GPCLR                              PORT_GPCLR_REG(PORTC_BASE_PTR)</span></div>
<div class="line"><a name="l14701"></a><span class="lineno">14701</span>&#160;<span class="preprocessor">#define PORTC_GPCHR                              PORT_GPCHR_REG(PORTC_BASE_PTR)</span></div>
<div class="line"><a name="l14702"></a><span class="lineno">14702</span>&#160;<span class="preprocessor">#define PORTC_ISFR                               PORT_ISFR_REG(PORTC_BASE_PTR)</span></div>
<div class="line"><a name="l14703"></a><span class="lineno">14703</span>&#160;<span class="preprocessor">#define PORTC_DFER                               PORT_DFER_REG(PORTC_BASE_PTR)</span></div>
<div class="line"><a name="l14704"></a><span class="lineno">14704</span>&#160;<span class="preprocessor">#define PORTC_DFCR                               PORT_DFCR_REG(PORTC_BASE_PTR)</span></div>
<div class="line"><a name="l14705"></a><span class="lineno">14705</span>&#160;<span class="preprocessor">#define PORTC_DFWR                               PORT_DFWR_REG(PORTC_BASE_PTR)</span></div>
<div class="line"><a name="l14706"></a><span class="lineno">14706</span>&#160;<span class="comment">/* PORTD */</span></div>
<div class="line"><a name="l14707"></a><span class="lineno">14707</span>&#160;<span class="preprocessor">#define PORTD_PCR0                               PORT_PCR_REG(PORTD_BASE_PTR,0)</span></div>
<div class="line"><a name="l14708"></a><span class="lineno">14708</span>&#160;<span class="preprocessor">#define PORTD_PCR1                               PORT_PCR_REG(PORTD_BASE_PTR,1)</span></div>
<div class="line"><a name="l14709"></a><span class="lineno">14709</span>&#160;<span class="preprocessor">#define PORTD_PCR2                               PORT_PCR_REG(PORTD_BASE_PTR,2)</span></div>
<div class="line"><a name="l14710"></a><span class="lineno">14710</span>&#160;<span class="preprocessor">#define PORTD_PCR3                               PORT_PCR_REG(PORTD_BASE_PTR,3)</span></div>
<div class="line"><a name="l14711"></a><span class="lineno">14711</span>&#160;<span class="preprocessor">#define PORTD_PCR4                               PORT_PCR_REG(PORTD_BASE_PTR,4)</span></div>
<div class="line"><a name="l14712"></a><span class="lineno">14712</span>&#160;<span class="preprocessor">#define PORTD_PCR5                               PORT_PCR_REG(PORTD_BASE_PTR,5)</span></div>
<div class="line"><a name="l14713"></a><span class="lineno">14713</span>&#160;<span class="preprocessor">#define PORTD_PCR6                               PORT_PCR_REG(PORTD_BASE_PTR,6)</span></div>
<div class="line"><a name="l14714"></a><span class="lineno">14714</span>&#160;<span class="preprocessor">#define PORTD_PCR7                               PORT_PCR_REG(PORTD_BASE_PTR,7)</span></div>
<div class="line"><a name="l14715"></a><span class="lineno">14715</span>&#160;<span class="preprocessor">#define PORTD_PCR8                               PORT_PCR_REG(PORTD_BASE_PTR,8)</span></div>
<div class="line"><a name="l14716"></a><span class="lineno">14716</span>&#160;<span class="preprocessor">#define PORTD_PCR9                               PORT_PCR_REG(PORTD_BASE_PTR,9)</span></div>
<div class="line"><a name="l14717"></a><span class="lineno">14717</span>&#160;<span class="preprocessor">#define PORTD_PCR10                              PORT_PCR_REG(PORTD_BASE_PTR,10)</span></div>
<div class="line"><a name="l14718"></a><span class="lineno">14718</span>&#160;<span class="preprocessor">#define PORTD_PCR11                              PORT_PCR_REG(PORTD_BASE_PTR,11)</span></div>
<div class="line"><a name="l14719"></a><span class="lineno">14719</span>&#160;<span class="preprocessor">#define PORTD_PCR12                              PORT_PCR_REG(PORTD_BASE_PTR,12)</span></div>
<div class="line"><a name="l14720"></a><span class="lineno">14720</span>&#160;<span class="preprocessor">#define PORTD_PCR13                              PORT_PCR_REG(PORTD_BASE_PTR,13)</span></div>
<div class="line"><a name="l14721"></a><span class="lineno">14721</span>&#160;<span class="preprocessor">#define PORTD_PCR14                              PORT_PCR_REG(PORTD_BASE_PTR,14)</span></div>
<div class="line"><a name="l14722"></a><span class="lineno">14722</span>&#160;<span class="preprocessor">#define PORTD_PCR15                              PORT_PCR_REG(PORTD_BASE_PTR,15)</span></div>
<div class="line"><a name="l14723"></a><span class="lineno">14723</span>&#160;<span class="preprocessor">#define PORTD_PCR16                              PORT_PCR_REG(PORTD_BASE_PTR,16)</span></div>
<div class="line"><a name="l14724"></a><span class="lineno">14724</span>&#160;<span class="preprocessor">#define PORTD_PCR17                              PORT_PCR_REG(PORTD_BASE_PTR,17)</span></div>
<div class="line"><a name="l14725"></a><span class="lineno">14725</span>&#160;<span class="preprocessor">#define PORTD_PCR18                              PORT_PCR_REG(PORTD_BASE_PTR,18)</span></div>
<div class="line"><a name="l14726"></a><span class="lineno">14726</span>&#160;<span class="preprocessor">#define PORTD_PCR19                              PORT_PCR_REG(PORTD_BASE_PTR,19)</span></div>
<div class="line"><a name="l14727"></a><span class="lineno">14727</span>&#160;<span class="preprocessor">#define PORTD_PCR20                              PORT_PCR_REG(PORTD_BASE_PTR,20)</span></div>
<div class="line"><a name="l14728"></a><span class="lineno">14728</span>&#160;<span class="preprocessor">#define PORTD_PCR21                              PORT_PCR_REG(PORTD_BASE_PTR,21)</span></div>
<div class="line"><a name="l14729"></a><span class="lineno">14729</span>&#160;<span class="preprocessor">#define PORTD_PCR22                              PORT_PCR_REG(PORTD_BASE_PTR,22)</span></div>
<div class="line"><a name="l14730"></a><span class="lineno">14730</span>&#160;<span class="preprocessor">#define PORTD_PCR23                              PORT_PCR_REG(PORTD_BASE_PTR,23)</span></div>
<div class="line"><a name="l14731"></a><span class="lineno">14731</span>&#160;<span class="preprocessor">#define PORTD_PCR24                              PORT_PCR_REG(PORTD_BASE_PTR,24)</span></div>
<div class="line"><a name="l14732"></a><span class="lineno">14732</span>&#160;<span class="preprocessor">#define PORTD_PCR25                              PORT_PCR_REG(PORTD_BASE_PTR,25)</span></div>
<div class="line"><a name="l14733"></a><span class="lineno">14733</span>&#160;<span class="preprocessor">#define PORTD_PCR26                              PORT_PCR_REG(PORTD_BASE_PTR,26)</span></div>
<div class="line"><a name="l14734"></a><span class="lineno">14734</span>&#160;<span class="preprocessor">#define PORTD_PCR27                              PORT_PCR_REG(PORTD_BASE_PTR,27)</span></div>
<div class="line"><a name="l14735"></a><span class="lineno">14735</span>&#160;<span class="preprocessor">#define PORTD_PCR28                              PORT_PCR_REG(PORTD_BASE_PTR,28)</span></div>
<div class="line"><a name="l14736"></a><span class="lineno">14736</span>&#160;<span class="preprocessor">#define PORTD_PCR29                              PORT_PCR_REG(PORTD_BASE_PTR,29)</span></div>
<div class="line"><a name="l14737"></a><span class="lineno">14737</span>&#160;<span class="preprocessor">#define PORTD_PCR30                              PORT_PCR_REG(PORTD_BASE_PTR,30)</span></div>
<div class="line"><a name="l14738"></a><span class="lineno">14738</span>&#160;<span class="preprocessor">#define PORTD_PCR31                              PORT_PCR_REG(PORTD_BASE_PTR,31)</span></div>
<div class="line"><a name="l14739"></a><span class="lineno">14739</span>&#160;<span class="preprocessor">#define PORTD_GPCLR                              PORT_GPCLR_REG(PORTD_BASE_PTR)</span></div>
<div class="line"><a name="l14740"></a><span class="lineno">14740</span>&#160;<span class="preprocessor">#define PORTD_GPCHR                              PORT_GPCHR_REG(PORTD_BASE_PTR)</span></div>
<div class="line"><a name="l14741"></a><span class="lineno">14741</span>&#160;<span class="preprocessor">#define PORTD_ISFR                               PORT_ISFR_REG(PORTD_BASE_PTR)</span></div>
<div class="line"><a name="l14742"></a><span class="lineno">14742</span>&#160;<span class="preprocessor">#define PORTD_DFER                               PORT_DFER_REG(PORTD_BASE_PTR)</span></div>
<div class="line"><a name="l14743"></a><span class="lineno">14743</span>&#160;<span class="preprocessor">#define PORTD_DFCR                               PORT_DFCR_REG(PORTD_BASE_PTR)</span></div>
<div class="line"><a name="l14744"></a><span class="lineno">14744</span>&#160;<span class="preprocessor">#define PORTD_DFWR                               PORT_DFWR_REG(PORTD_BASE_PTR)</span></div>
<div class="line"><a name="l14745"></a><span class="lineno">14745</span>&#160;<span class="comment">/* PORTE */</span></div>
<div class="line"><a name="l14746"></a><span class="lineno">14746</span>&#160;<span class="preprocessor">#define PORTE_PCR0                               PORT_PCR_REG(PORTE_BASE_PTR,0)</span></div>
<div class="line"><a name="l14747"></a><span class="lineno">14747</span>&#160;<span class="preprocessor">#define PORTE_PCR1                               PORT_PCR_REG(PORTE_BASE_PTR,1)</span></div>
<div class="line"><a name="l14748"></a><span class="lineno">14748</span>&#160;<span class="preprocessor">#define PORTE_PCR2                               PORT_PCR_REG(PORTE_BASE_PTR,2)</span></div>
<div class="line"><a name="l14749"></a><span class="lineno">14749</span>&#160;<span class="preprocessor">#define PORTE_PCR3                               PORT_PCR_REG(PORTE_BASE_PTR,3)</span></div>
<div class="line"><a name="l14750"></a><span class="lineno">14750</span>&#160;<span class="preprocessor">#define PORTE_PCR4                               PORT_PCR_REG(PORTE_BASE_PTR,4)</span></div>
<div class="line"><a name="l14751"></a><span class="lineno">14751</span>&#160;<span class="preprocessor">#define PORTE_PCR5                               PORT_PCR_REG(PORTE_BASE_PTR,5)</span></div>
<div class="line"><a name="l14752"></a><span class="lineno">14752</span>&#160;<span class="preprocessor">#define PORTE_PCR6                               PORT_PCR_REG(PORTE_BASE_PTR,6)</span></div>
<div class="line"><a name="l14753"></a><span class="lineno">14753</span>&#160;<span class="preprocessor">#define PORTE_PCR7                               PORT_PCR_REG(PORTE_BASE_PTR,7)</span></div>
<div class="line"><a name="l14754"></a><span class="lineno">14754</span>&#160;<span class="preprocessor">#define PORTE_PCR8                               PORT_PCR_REG(PORTE_BASE_PTR,8)</span></div>
<div class="line"><a name="l14755"></a><span class="lineno">14755</span>&#160;<span class="preprocessor">#define PORTE_PCR9                               PORT_PCR_REG(PORTE_BASE_PTR,9)</span></div>
<div class="line"><a name="l14756"></a><span class="lineno">14756</span>&#160;<span class="preprocessor">#define PORTE_PCR10                              PORT_PCR_REG(PORTE_BASE_PTR,10)</span></div>
<div class="line"><a name="l14757"></a><span class="lineno">14757</span>&#160;<span class="preprocessor">#define PORTE_PCR11                              PORT_PCR_REG(PORTE_BASE_PTR,11)</span></div>
<div class="line"><a name="l14758"></a><span class="lineno">14758</span>&#160;<span class="preprocessor">#define PORTE_PCR12                              PORT_PCR_REG(PORTE_BASE_PTR,12)</span></div>
<div class="line"><a name="l14759"></a><span class="lineno">14759</span>&#160;<span class="preprocessor">#define PORTE_PCR13                              PORT_PCR_REG(PORTE_BASE_PTR,13)</span></div>
<div class="line"><a name="l14760"></a><span class="lineno">14760</span>&#160;<span class="preprocessor">#define PORTE_PCR14                              PORT_PCR_REG(PORTE_BASE_PTR,14)</span></div>
<div class="line"><a name="l14761"></a><span class="lineno">14761</span>&#160;<span class="preprocessor">#define PORTE_PCR15                              PORT_PCR_REG(PORTE_BASE_PTR,15)</span></div>
<div class="line"><a name="l14762"></a><span class="lineno">14762</span>&#160;<span class="preprocessor">#define PORTE_PCR16                              PORT_PCR_REG(PORTE_BASE_PTR,16)</span></div>
<div class="line"><a name="l14763"></a><span class="lineno">14763</span>&#160;<span class="preprocessor">#define PORTE_PCR17                              PORT_PCR_REG(PORTE_BASE_PTR,17)</span></div>
<div class="line"><a name="l14764"></a><span class="lineno">14764</span>&#160;<span class="preprocessor">#define PORTE_PCR18                              PORT_PCR_REG(PORTE_BASE_PTR,18)</span></div>
<div class="line"><a name="l14765"></a><span class="lineno">14765</span>&#160;<span class="preprocessor">#define PORTE_PCR19                              PORT_PCR_REG(PORTE_BASE_PTR,19)</span></div>
<div class="line"><a name="l14766"></a><span class="lineno">14766</span>&#160;<span class="preprocessor">#define PORTE_PCR20                              PORT_PCR_REG(PORTE_BASE_PTR,20)</span></div>
<div class="line"><a name="l14767"></a><span class="lineno">14767</span>&#160;<span class="preprocessor">#define PORTE_PCR21                              PORT_PCR_REG(PORTE_BASE_PTR,21)</span></div>
<div class="line"><a name="l14768"></a><span class="lineno">14768</span>&#160;<span class="preprocessor">#define PORTE_PCR22                              PORT_PCR_REG(PORTE_BASE_PTR,22)</span></div>
<div class="line"><a name="l14769"></a><span class="lineno">14769</span>&#160;<span class="preprocessor">#define PORTE_PCR23                              PORT_PCR_REG(PORTE_BASE_PTR,23)</span></div>
<div class="line"><a name="l14770"></a><span class="lineno">14770</span>&#160;<span class="preprocessor">#define PORTE_PCR24                              PORT_PCR_REG(PORTE_BASE_PTR,24)</span></div>
<div class="line"><a name="l14771"></a><span class="lineno">14771</span>&#160;<span class="preprocessor">#define PORTE_PCR25                              PORT_PCR_REG(PORTE_BASE_PTR,25)</span></div>
<div class="line"><a name="l14772"></a><span class="lineno">14772</span>&#160;<span class="preprocessor">#define PORTE_PCR26                              PORT_PCR_REG(PORTE_BASE_PTR,26)</span></div>
<div class="line"><a name="l14773"></a><span class="lineno">14773</span>&#160;<span class="preprocessor">#define PORTE_PCR27                              PORT_PCR_REG(PORTE_BASE_PTR,27)</span></div>
<div class="line"><a name="l14774"></a><span class="lineno">14774</span>&#160;<span class="preprocessor">#define PORTE_PCR28                              PORT_PCR_REG(PORTE_BASE_PTR,28)</span></div>
<div class="line"><a name="l14775"></a><span class="lineno">14775</span>&#160;<span class="preprocessor">#define PORTE_PCR29                              PORT_PCR_REG(PORTE_BASE_PTR,29)</span></div>
<div class="line"><a name="l14776"></a><span class="lineno">14776</span>&#160;<span class="preprocessor">#define PORTE_PCR30                              PORT_PCR_REG(PORTE_BASE_PTR,30)</span></div>
<div class="line"><a name="l14777"></a><span class="lineno">14777</span>&#160;<span class="preprocessor">#define PORTE_PCR31                              PORT_PCR_REG(PORTE_BASE_PTR,31)</span></div>
<div class="line"><a name="l14778"></a><span class="lineno">14778</span>&#160;<span class="preprocessor">#define PORTE_GPCLR                              PORT_GPCLR_REG(PORTE_BASE_PTR)</span></div>
<div class="line"><a name="l14779"></a><span class="lineno">14779</span>&#160;<span class="preprocessor">#define PORTE_GPCHR                              PORT_GPCHR_REG(PORTE_BASE_PTR)</span></div>
<div class="line"><a name="l14780"></a><span class="lineno">14780</span>&#160;<span class="preprocessor">#define PORTE_ISFR                               PORT_ISFR_REG(PORTE_BASE_PTR)</span></div>
<div class="line"><a name="l14781"></a><span class="lineno">14781</span>&#160;<span class="preprocessor">#define PORTE_DFER                               PORT_DFER_REG(PORTE_BASE_PTR)</span></div>
<div class="line"><a name="l14782"></a><span class="lineno">14782</span>&#160;<span class="preprocessor">#define PORTE_DFCR                               PORT_DFCR_REG(PORTE_BASE_PTR)</span></div>
<div class="line"><a name="l14783"></a><span class="lineno">14783</span>&#160;<span class="preprocessor">#define PORTE_DFWR                               PORT_DFWR_REG(PORTE_BASE_PTR)</span></div>
<div class="line"><a name="l14784"></a><span class="lineno">14784</span>&#160;<span class="comment">/* PORTF */</span></div>
<div class="line"><a name="l14785"></a><span class="lineno">14785</span>&#160;<span class="preprocessor">#define PORTF_PCR0                               PORT_PCR_REG(PORTF_BASE_PTR,0)</span></div>
<div class="line"><a name="l14786"></a><span class="lineno">14786</span>&#160;<span class="preprocessor">#define PORTF_PCR1                               PORT_PCR_REG(PORTF_BASE_PTR,1)</span></div>
<div class="line"><a name="l14787"></a><span class="lineno">14787</span>&#160;<span class="preprocessor">#define PORTF_PCR2                               PORT_PCR_REG(PORTF_BASE_PTR,2)</span></div>
<div class="line"><a name="l14788"></a><span class="lineno">14788</span>&#160;<span class="preprocessor">#define PORTF_PCR3                               PORT_PCR_REG(PORTF_BASE_PTR,3)</span></div>
<div class="line"><a name="l14789"></a><span class="lineno">14789</span>&#160;<span class="preprocessor">#define PORTF_PCR4                               PORT_PCR_REG(PORTF_BASE_PTR,4)</span></div>
<div class="line"><a name="l14790"></a><span class="lineno">14790</span>&#160;<span class="preprocessor">#define PORTF_PCR5                               PORT_PCR_REG(PORTF_BASE_PTR,5)</span></div>
<div class="line"><a name="l14791"></a><span class="lineno">14791</span>&#160;<span class="preprocessor">#define PORTF_PCR6                               PORT_PCR_REG(PORTF_BASE_PTR,6)</span></div>
<div class="line"><a name="l14792"></a><span class="lineno">14792</span>&#160;<span class="preprocessor">#define PORTF_PCR7                               PORT_PCR_REG(PORTF_BASE_PTR,7)</span></div>
<div class="line"><a name="l14793"></a><span class="lineno">14793</span>&#160;<span class="preprocessor">#define PORTF_PCR8                               PORT_PCR_REG(PORTF_BASE_PTR,8)</span></div>
<div class="line"><a name="l14794"></a><span class="lineno">14794</span>&#160;<span class="preprocessor">#define PORTF_PCR9                               PORT_PCR_REG(PORTF_BASE_PTR,9)</span></div>
<div class="line"><a name="l14795"></a><span class="lineno">14795</span>&#160;<span class="preprocessor">#define PORTF_PCR10                              PORT_PCR_REG(PORTF_BASE_PTR,10)</span></div>
<div class="line"><a name="l14796"></a><span class="lineno">14796</span>&#160;<span class="preprocessor">#define PORTF_PCR11                              PORT_PCR_REG(PORTF_BASE_PTR,11)</span></div>
<div class="line"><a name="l14797"></a><span class="lineno">14797</span>&#160;<span class="preprocessor">#define PORTF_PCR12                              PORT_PCR_REG(PORTF_BASE_PTR,12)</span></div>
<div class="line"><a name="l14798"></a><span class="lineno">14798</span>&#160;<span class="preprocessor">#define PORTF_PCR13                              PORT_PCR_REG(PORTF_BASE_PTR,13)</span></div>
<div class="line"><a name="l14799"></a><span class="lineno">14799</span>&#160;<span class="preprocessor">#define PORTF_PCR14                              PORT_PCR_REG(PORTF_BASE_PTR,14)</span></div>
<div class="line"><a name="l14800"></a><span class="lineno">14800</span>&#160;<span class="preprocessor">#define PORTF_PCR15                              PORT_PCR_REG(PORTF_BASE_PTR,15)</span></div>
<div class="line"><a name="l14801"></a><span class="lineno">14801</span>&#160;<span class="preprocessor">#define PORTF_PCR16                              PORT_PCR_REG(PORTF_BASE_PTR,16)</span></div>
<div class="line"><a name="l14802"></a><span class="lineno">14802</span>&#160;<span class="preprocessor">#define PORTF_PCR17                              PORT_PCR_REG(PORTF_BASE_PTR,17)</span></div>
<div class="line"><a name="l14803"></a><span class="lineno">14803</span>&#160;<span class="preprocessor">#define PORTF_PCR18                              PORT_PCR_REG(PORTF_BASE_PTR,18)</span></div>
<div class="line"><a name="l14804"></a><span class="lineno">14804</span>&#160;<span class="preprocessor">#define PORTF_PCR19                              PORT_PCR_REG(PORTF_BASE_PTR,19)</span></div>
<div class="line"><a name="l14805"></a><span class="lineno">14805</span>&#160;<span class="preprocessor">#define PORTF_PCR20                              PORT_PCR_REG(PORTF_BASE_PTR,20)</span></div>
<div class="line"><a name="l14806"></a><span class="lineno">14806</span>&#160;<span class="preprocessor">#define PORTF_PCR21                              PORT_PCR_REG(PORTF_BASE_PTR,21)</span></div>
<div class="line"><a name="l14807"></a><span class="lineno">14807</span>&#160;<span class="preprocessor">#define PORTF_PCR22                              PORT_PCR_REG(PORTF_BASE_PTR,22)</span></div>
<div class="line"><a name="l14808"></a><span class="lineno">14808</span>&#160;<span class="preprocessor">#define PORTF_PCR23                              PORT_PCR_REG(PORTF_BASE_PTR,23)</span></div>
<div class="line"><a name="l14809"></a><span class="lineno">14809</span>&#160;<span class="preprocessor">#define PORTF_PCR24                              PORT_PCR_REG(PORTF_BASE_PTR,24)</span></div>
<div class="line"><a name="l14810"></a><span class="lineno">14810</span>&#160;<span class="preprocessor">#define PORTF_PCR25                              PORT_PCR_REG(PORTF_BASE_PTR,25)</span></div>
<div class="line"><a name="l14811"></a><span class="lineno">14811</span>&#160;<span class="preprocessor">#define PORTF_PCR26                              PORT_PCR_REG(PORTF_BASE_PTR,26)</span></div>
<div class="line"><a name="l14812"></a><span class="lineno">14812</span>&#160;<span class="preprocessor">#define PORTF_PCR27                              PORT_PCR_REG(PORTF_BASE_PTR,27)</span></div>
<div class="line"><a name="l14813"></a><span class="lineno">14813</span>&#160;<span class="preprocessor">#define PORTF_PCR28                              PORT_PCR_REG(PORTF_BASE_PTR,28)</span></div>
<div class="line"><a name="l14814"></a><span class="lineno">14814</span>&#160;<span class="preprocessor">#define PORTF_PCR29                              PORT_PCR_REG(PORTF_BASE_PTR,29)</span></div>
<div class="line"><a name="l14815"></a><span class="lineno">14815</span>&#160;<span class="preprocessor">#define PORTF_PCR30                              PORT_PCR_REG(PORTF_BASE_PTR,30)</span></div>
<div class="line"><a name="l14816"></a><span class="lineno">14816</span>&#160;<span class="preprocessor">#define PORTF_PCR31                              PORT_PCR_REG(PORTF_BASE_PTR,31)</span></div>
<div class="line"><a name="l14817"></a><span class="lineno">14817</span>&#160;<span class="preprocessor">#define PORTF_GPCLR                              PORT_GPCLR_REG(PORTF_BASE_PTR)</span></div>
<div class="line"><a name="l14818"></a><span class="lineno">14818</span>&#160;<span class="preprocessor">#define PORTF_GPCHR                              PORT_GPCHR_REG(PORTF_BASE_PTR)</span></div>
<div class="line"><a name="l14819"></a><span class="lineno">14819</span>&#160;<span class="preprocessor">#define PORTF_ISFR                               PORT_ISFR_REG(PORTF_BASE_PTR)</span></div>
<div class="line"><a name="l14820"></a><span class="lineno">14820</span>&#160;<span class="preprocessor">#define PORTF_DFER                               PORT_DFER_REG(PORTF_BASE_PTR)</span></div>
<div class="line"><a name="l14821"></a><span class="lineno">14821</span>&#160;<span class="preprocessor">#define PORTF_DFCR                               PORT_DFCR_REG(PORTF_BASE_PTR)</span></div>
<div class="line"><a name="l14822"></a><span class="lineno">14822</span>&#160;<span class="preprocessor">#define PORTF_DFWR                               PORT_DFWR_REG(PORTF_BASE_PTR)</span></div>
<div class="line"><a name="l14823"></a><span class="lineno">14823</span>&#160;</div>
<div class="line"><a name="l14824"></a><span class="lineno">14824</span>&#160;<span class="comment">/* PORT - Register array accessors */</span></div>
<div class="line"><a name="l14825"></a><span class="lineno">14825</span>&#160;<span class="preprocessor">#define PORTA_PCR(index)                         PORT_PCR_REG(PORTA_BASE_PTR,index)</span></div>
<div class="line"><a name="l14826"></a><span class="lineno">14826</span>&#160;<span class="preprocessor">#define PORTB_PCR(index)                         PORT_PCR_REG(PORTB_BASE_PTR,index)</span></div>
<div class="line"><a name="l14827"></a><span class="lineno">14827</span>&#160;<span class="preprocessor">#define PORTC_PCR(index)                         PORT_PCR_REG(PORTC_BASE_PTR,index)</span></div>
<div class="line"><a name="l14828"></a><span class="lineno">14828</span>&#160;<span class="preprocessor">#define PORTD_PCR(index)                         PORT_PCR_REG(PORTD_BASE_PTR,index)</span></div>
<div class="line"><a name="l14829"></a><span class="lineno">14829</span>&#160;<span class="preprocessor">#define PORTE_PCR(index)                         PORT_PCR_REG(PORTE_BASE_PTR,index)</span></div>
<div class="line"><a name="l14830"></a><span class="lineno">14830</span>&#160;<span class="preprocessor">#define PORTF_PCR(index)                         PORT_PCR_REG(PORTF_BASE_PTR,index)</span></div>
<div class="line"><a name="l14831"></a><span class="lineno">14831</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14835"></a><span class="lineno">14835</span>&#160;</div>
<div class="line"><a name="l14836"></a><span class="lineno">14836</span>&#160; <span class="comment">/* end of group PORT_Peripheral */</span></div>
<div class="line"><a name="l14840"></a><span class="lineno">14840</span>&#160;</div>
<div class="line"><a name="l14841"></a><span class="lineno">14841</span>&#160;</div>
<div class="line"><a name="l14842"></a><span class="lineno">14842</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14843"></a><span class="lineno">14843</span>&#160;<span class="comment">   -- RCM</span></div>
<div class="line"><a name="l14844"></a><span class="lineno">14844</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14845"></a><span class="lineno">14845</span>&#160;</div>
<div class="line"><a name="l14852"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html">14852</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_c_m___mem_map.html">RCM_MemMap</a> {</div>
<div class="line"><a name="l14853"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#aa28b91bdb2e1acc454f7bcb9ad26efb7">14853</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#aa28b91bdb2e1acc454f7bcb9ad26efb7">SRS0</a>;                                    </div>
<div class="line"><a name="l14854"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#a8e7926e6f51e64e63e5ed3adb7aee612">14854</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#a8e7926e6f51e64e63e5ed3adb7aee612">SRS1</a>;                                    </div>
<div class="line"><a name="l14855"></a><span class="lineno">14855</span>&#160;  uint8_t RESERVED_0[2];</div>
<div class="line"><a name="l14856"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#ace89c039f8342f8b5dd26c3c7b8309a2">14856</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#ace89c039f8342f8b5dd26c3c7b8309a2">RPFC</a>;                                    </div>
<div class="line"><a name="l14857"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#ac458f95f6aa234285f568694a5b8240d">14857</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#ac458f95f6aa234285f568694a5b8240d">RPFW</a>;                                    </div>
<div class="line"><a name="l14858"></a><span class="lineno">14858</span>&#160;  uint8_t RESERVED_1[1];</div>
<div class="line"><a name="l14859"></a><span class="lineno"><a class="line" href="struct_r_c_m___mem_map.html#a0e7b707ffc94ef2a3c49a5ca51acc6c9">14859</a></span>&#160;  uint8_t <a class="code" href="struct_r_c_m___mem_map.html#a0e7b707ffc94ef2a3c49a5ca51acc6c9">MR</a>;                                      </div>
<div class="line"><a name="l14860"></a><span class="lineno">14860</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_c_m___peripheral.html#ga787b1c58d947f0b81c2502227dd0396b">RCM_MemMapPtr</a>;</div>
<div class="line"><a name="l14861"></a><span class="lineno">14861</span>&#160;</div>
<div class="line"><a name="l14862"></a><span class="lineno">14862</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14863"></a><span class="lineno">14863</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div>
<div class="line"><a name="l14864"></a><span class="lineno">14864</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14865"></a><span class="lineno">14865</span>&#160;</div>
<div class="line"><a name="l14872"></a><span class="lineno">14872</span>&#160;<span class="comment">/* RCM - Register accessors */</span></div>
<div class="line"><a name="l14873"></a><span class="lineno">14873</span>&#160;<span class="preprocessor">#define RCM_SRS0_REG(base)                       ((base)-&gt;SRS0)</span></div>
<div class="line"><a name="l14874"></a><span class="lineno">14874</span>&#160;<span class="preprocessor">#define RCM_SRS1_REG(base)                       ((base)-&gt;SRS1)</span></div>
<div class="line"><a name="l14875"></a><span class="lineno">14875</span>&#160;<span class="preprocessor">#define RCM_RPFC_REG(base)                       ((base)-&gt;RPFC)</span></div>
<div class="line"><a name="l14876"></a><span class="lineno">14876</span>&#160;<span class="preprocessor">#define RCM_RPFW_REG(base)                       ((base)-&gt;RPFW)</span></div>
<div class="line"><a name="l14877"></a><span class="lineno">14877</span>&#160;<span class="preprocessor">#define RCM_MR_REG(base)                         ((base)-&gt;MR)</span></div>
<div class="line"><a name="l14878"></a><span class="lineno">14878</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14882"></a><span class="lineno">14882</span>&#160;</div>
<div class="line"><a name="l14883"></a><span class="lineno">14883</span>&#160;</div>
<div class="line"><a name="l14884"></a><span class="lineno">14884</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14885"></a><span class="lineno">14885</span>&#160;<span class="comment">   -- RCM Register Masks</span></div>
<div class="line"><a name="l14886"></a><span class="lineno">14886</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14887"></a><span class="lineno">14887</span>&#160;</div>
<div class="line"><a name="l14893"></a><span class="lineno">14893</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div>
<div class="line"><a name="l14894"></a><span class="lineno">14894</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div>
<div class="line"><a name="l14895"></a><span class="lineno">14895</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div>
<div class="line"><a name="l14896"></a><span class="lineno">14896</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div>
<div class="line"><a name="l14897"></a><span class="lineno">14897</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div>
<div class="line"><a name="l14898"></a><span class="lineno">14898</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div>
<div class="line"><a name="l14899"></a><span class="lineno">14899</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div>
<div class="line"><a name="l14900"></a><span class="lineno">14900</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div>
<div class="line"><a name="l14901"></a><span class="lineno">14901</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div>
<div class="line"><a name="l14902"></a><span class="lineno">14902</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div>
<div class="line"><a name="l14903"></a><span class="lineno">14903</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div>
<div class="line"><a name="l14904"></a><span class="lineno">14904</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div>
<div class="line"><a name="l14905"></a><span class="lineno">14905</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div>
<div class="line"><a name="l14906"></a><span class="lineno">14906</span>&#160;<span class="comment">/* SRS1 Bit Fields */</span></div>
<div class="line"><a name="l14907"></a><span class="lineno">14907</span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_MASK                       0x1u</span></div>
<div class="line"><a name="l14908"></a><span class="lineno">14908</span>&#160;<span class="preprocessor">#define RCM_SRS1_JTAG_SHIFT                      0</span></div>
<div class="line"><a name="l14909"></a><span class="lineno">14909</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div>
<div class="line"><a name="l14910"></a><span class="lineno">14910</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div>
<div class="line"><a name="l14911"></a><span class="lineno">14911</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div>
<div class="line"><a name="l14912"></a><span class="lineno">14912</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div>
<div class="line"><a name="l14913"></a><span class="lineno">14913</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div>
<div class="line"><a name="l14914"></a><span class="lineno">14914</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div>
<div class="line"><a name="l14915"></a><span class="lineno">14915</span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_MASK                       0x10u</span></div>
<div class="line"><a name="l14916"></a><span class="lineno">14916</span>&#160;<span class="preprocessor">#define RCM_SRS1_EZPT_SHIFT                      4</span></div>
<div class="line"><a name="l14917"></a><span class="lineno">14917</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div>
<div class="line"><a name="l14918"></a><span class="lineno">14918</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div>
<div class="line"><a name="l14919"></a><span class="lineno">14919</span>&#160;<span class="comment">/* RPFC Bit Fields */</span></div>
<div class="line"><a name="l14920"></a><span class="lineno">14920</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div>
<div class="line"><a name="l14921"></a><span class="lineno">14921</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div>
<div class="line"><a name="l14922"></a><span class="lineno">14922</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div>
<div class="line"><a name="l14923"></a><span class="lineno">14923</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div>
<div class="line"><a name="l14924"></a><span class="lineno">14924</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div>
<div class="line"><a name="l14925"></a><span class="lineno">14925</span>&#160;<span class="comment">/* RPFW Bit Fields */</span></div>
<div class="line"><a name="l14926"></a><span class="lineno">14926</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div>
<div class="line"><a name="l14927"></a><span class="lineno">14927</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div>
<div class="line"><a name="l14928"></a><span class="lineno">14928</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div>
<div class="line"><a name="l14929"></a><span class="lineno">14929</span>&#160;<span class="comment">/* MR Bit Fields */</span></div>
<div class="line"><a name="l14930"></a><span class="lineno">14930</span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_MASK                       0x2u</span></div>
<div class="line"><a name="l14931"></a><span class="lineno">14931</span>&#160;<span class="preprocessor">#define RCM_MR_EZP_MS_SHIFT                      1</span></div>
<div class="line"><a name="l14932"></a><span class="lineno">14932</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div>
<div class="line"><a name="l14936"></a><span class="lineno">14936</span>&#160;</div>
<div class="line"><a name="l14937"></a><span class="lineno">14937</span>&#160;</div>
<div class="line"><a name="l14938"></a><span class="lineno">14938</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l14940"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral.html#ga25ab3aa8d593d455ed36a52c77f88234">14940</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTR                             ((RCM_MemMapPtr)0x4007F000u)</span></div>
<div class="line"><a name="l14941"></a><span class="lineno">14941</span>&#160;</div>
<div class="line"><a name="l14942"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral.html#gad8549fec4a09b0b485983beadfc3a5fb">14942</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM_BASE_PTR }</span></div>
<div class="line"><a name="l14943"></a><span class="lineno">14943</span>&#160;</div>
<div class="line"><a name="l14944"></a><span class="lineno">14944</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14945"></a><span class="lineno">14945</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div>
<div class="line"><a name="l14946"></a><span class="lineno">14946</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14947"></a><span class="lineno">14947</span>&#160;</div>
<div class="line"><a name="l14954"></a><span class="lineno">14954</span>&#160;<span class="comment">/* RCM - Register instance definitions */</span></div>
<div class="line"><a name="l14955"></a><span class="lineno">14955</span>&#160;<span class="comment">/* RCM */</span></div>
<div class="line"><a name="l14956"></a><span class="lineno">14956</span>&#160;<span class="preprocessor">#define RCM_SRS0                                 RCM_SRS0_REG(RCM_BASE_PTR)</span></div>
<div class="line"><a name="l14957"></a><span class="lineno">14957</span>&#160;<span class="preprocessor">#define RCM_SRS1                                 RCM_SRS1_REG(RCM_BASE_PTR)</span></div>
<div class="line"><a name="l14958"></a><span class="lineno">14958</span>&#160;<span class="preprocessor">#define RCM_RPFC                                 RCM_RPFC_REG(RCM_BASE_PTR)</span></div>
<div class="line"><a name="l14959"></a><span class="lineno">14959</span>&#160;<span class="preprocessor">#define RCM_RPFW                                 RCM_RPFW_REG(RCM_BASE_PTR)</span></div>
<div class="line"><a name="l14960"></a><span class="lineno">14960</span>&#160;<span class="preprocessor">#define RCM_MR                                   RCM_MR_REG(RCM_BASE_PTR)</span></div>
<div class="line"><a name="l14961"></a><span class="lineno">14961</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l14965"></a><span class="lineno">14965</span>&#160;</div>
<div class="line"><a name="l14966"></a><span class="lineno">14966</span>&#160; <span class="comment">/* end of group RCM_Peripheral */</span></div>
<div class="line"><a name="l14970"></a><span class="lineno">14970</span>&#160;</div>
<div class="line"><a name="l14971"></a><span class="lineno">14971</span>&#160;</div>
<div class="line"><a name="l14972"></a><span class="lineno">14972</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14973"></a><span class="lineno">14973</span>&#160;<span class="comment">   -- RFSYS</span></div>
<div class="line"><a name="l14974"></a><span class="lineno">14974</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14975"></a><span class="lineno">14975</span>&#160;</div>
<div class="line"><a name="l14982"></a><span class="lineno"><a class="line" href="struct_r_f_s_y_s___mem_map.html">14982</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_f_s_y_s___mem_map.html">RFSYS_MemMap</a> {</div>
<div class="line"><a name="l14983"></a><span class="lineno"><a class="line" href="struct_r_f_s_y_s___mem_map.html#a9ecc7686e575e2e1570cf50aa3234276">14983</a></span>&#160;  uint32_t <a class="code" href="struct_r_f_s_y_s___mem_map.html#a9ecc7686e575e2e1570cf50aa3234276">REG</a>[8];                                 </div>
<div class="line"><a name="l14984"></a><span class="lineno">14984</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_f_s_y_s___peripheral.html#gaea9e2f6aeeb4976615e3c3dd87acff9e">RFSYS_MemMapPtr</a>;</div>
<div class="line"><a name="l14985"></a><span class="lineno">14985</span>&#160;</div>
<div class="line"><a name="l14986"></a><span class="lineno">14986</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l14987"></a><span class="lineno">14987</span>&#160;<span class="comment">   -- RFSYS - Register accessor macros</span></div>
<div class="line"><a name="l14988"></a><span class="lineno">14988</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l14989"></a><span class="lineno">14989</span>&#160;</div>
<div class="line"><a name="l14996"></a><span class="lineno">14996</span>&#160;<span class="comment">/* RFSYS - Register accessors */</span></div>
<div class="line"><a name="l14997"></a><span class="lineno">14997</span>&#160;<span class="preprocessor">#define RFSYS_REG_REG(base,index)                ((base)-&gt;REG[index])</span></div>
<div class="line"><a name="l14998"></a><span class="lineno">14998</span>&#160; <span class="comment">/* end of group RFSYS_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15002"></a><span class="lineno">15002</span>&#160;</div>
<div class="line"><a name="l15003"></a><span class="lineno">15003</span>&#160;</div>
<div class="line"><a name="l15004"></a><span class="lineno">15004</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15005"></a><span class="lineno">15005</span>&#160;<span class="comment">   -- RFSYS Register Masks</span></div>
<div class="line"><a name="l15006"></a><span class="lineno">15006</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15007"></a><span class="lineno">15007</span>&#160;</div>
<div class="line"><a name="l15013"></a><span class="lineno">15013</span>&#160;<span class="comment">/* REG Bit Fields */</span></div>
<div class="line"><a name="l15014"></a><span class="lineno">15014</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_MASK                        0xFFu</span></div>
<div class="line"><a name="l15015"></a><span class="lineno">15015</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       0</span></div>
<div class="line"><a name="l15016"></a><span class="lineno">15016</span>&#160;<span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LL_SHIFT))&amp;RFSYS_REG_LL_MASK)</span></div>
<div class="line"><a name="l15017"></a><span class="lineno">15017</span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_MASK                        0xFF00u</span></div>
<div class="line"><a name="l15018"></a><span class="lineno">15018</span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       8</span></div>
<div class="line"><a name="l15019"></a><span class="lineno">15019</span>&#160;<span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LH_SHIFT))&amp;RFSYS_REG_LH_MASK)</span></div>
<div class="line"><a name="l15020"></a><span class="lineno">15020</span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_MASK                        0xFF0000u</span></div>
<div class="line"><a name="l15021"></a><span class="lineno">15021</span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       16</span></div>
<div class="line"><a name="l15022"></a><span class="lineno">15022</span>&#160;<span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HL_SHIFT))&amp;RFSYS_REG_HL_MASK)</span></div>
<div class="line"><a name="l15023"></a><span class="lineno">15023</span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_MASK                        0xFF000000u</span></div>
<div class="line"><a name="l15024"></a><span class="lineno">15024</span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       24</span></div>
<div class="line"><a name="l15025"></a><span class="lineno">15025</span>&#160;<span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HH_SHIFT))&amp;RFSYS_REG_HH_MASK)</span></div>
<div class="line"><a name="l15026"></a><span class="lineno">15026</span>&#160; <span class="comment">/* end of group RFSYS_Register_Masks */</span></div>
<div class="line"><a name="l15030"></a><span class="lineno">15030</span>&#160;</div>
<div class="line"><a name="l15031"></a><span class="lineno">15031</span>&#160;</div>
<div class="line"><a name="l15032"></a><span class="lineno">15032</span>&#160;<span class="comment">/* RFSYS - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l15034"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral.html#ga2dab66eae1abcaf22879dbce661ea2fa">15034</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTR                           ((RFSYS_MemMapPtr)0x40041000u)</span></div>
<div class="line"><a name="l15035"></a><span class="lineno">15035</span>&#160;</div>
<div class="line"><a name="l15036"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral.html#ga59f6caa8732744ac3a9f91828ec2daa1">15036</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTRS                          { RFSYS_BASE_PTR }</span></div>
<div class="line"><a name="l15037"></a><span class="lineno">15037</span>&#160;</div>
<div class="line"><a name="l15038"></a><span class="lineno">15038</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15039"></a><span class="lineno">15039</span>&#160;<span class="comment">   -- RFSYS - Register accessor macros</span></div>
<div class="line"><a name="l15040"></a><span class="lineno">15040</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15041"></a><span class="lineno">15041</span>&#160;</div>
<div class="line"><a name="l15048"></a><span class="lineno">15048</span>&#160;<span class="comment">/* RFSYS - Register instance definitions */</span></div>
<div class="line"><a name="l15049"></a><span class="lineno">15049</span>&#160;<span class="comment">/* RFSYS */</span></div>
<div class="line"><a name="l15050"></a><span class="lineno">15050</span>&#160;<span class="preprocessor">#define RFSYS_REG0                               RFSYS_REG_REG(RFSYS_BASE_PTR,0)</span></div>
<div class="line"><a name="l15051"></a><span class="lineno">15051</span>&#160;<span class="preprocessor">#define RFSYS_REG1                               RFSYS_REG_REG(RFSYS_BASE_PTR,1)</span></div>
<div class="line"><a name="l15052"></a><span class="lineno">15052</span>&#160;<span class="preprocessor">#define RFSYS_REG2                               RFSYS_REG_REG(RFSYS_BASE_PTR,2)</span></div>
<div class="line"><a name="l15053"></a><span class="lineno">15053</span>&#160;<span class="preprocessor">#define RFSYS_REG3                               RFSYS_REG_REG(RFSYS_BASE_PTR,3)</span></div>
<div class="line"><a name="l15054"></a><span class="lineno">15054</span>&#160;<span class="preprocessor">#define RFSYS_REG4                               RFSYS_REG_REG(RFSYS_BASE_PTR,4)</span></div>
<div class="line"><a name="l15055"></a><span class="lineno">15055</span>&#160;<span class="preprocessor">#define RFSYS_REG5                               RFSYS_REG_REG(RFSYS_BASE_PTR,5)</span></div>
<div class="line"><a name="l15056"></a><span class="lineno">15056</span>&#160;<span class="preprocessor">#define RFSYS_REG6                               RFSYS_REG_REG(RFSYS_BASE_PTR,6)</span></div>
<div class="line"><a name="l15057"></a><span class="lineno">15057</span>&#160;<span class="preprocessor">#define RFSYS_REG7                               RFSYS_REG_REG(RFSYS_BASE_PTR,7)</span></div>
<div class="line"><a name="l15058"></a><span class="lineno">15058</span>&#160;</div>
<div class="line"><a name="l15059"></a><span class="lineno">15059</span>&#160;<span class="comment">/* RFSYS - Register array accessors */</span></div>
<div class="line"><a name="l15060"></a><span class="lineno">15060</span>&#160;<span class="preprocessor">#define RFSYS_REG(index)                         RFSYS_REG_REG(RFSYS_BASE_PTR,index)</span></div>
<div class="line"><a name="l15061"></a><span class="lineno">15061</span>&#160; <span class="comment">/* end of group RFSYS_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15065"></a><span class="lineno">15065</span>&#160;</div>
<div class="line"><a name="l15066"></a><span class="lineno">15066</span>&#160; <span class="comment">/* end of group RFSYS_Peripheral */</span></div>
<div class="line"><a name="l15070"></a><span class="lineno">15070</span>&#160;</div>
<div class="line"><a name="l15071"></a><span class="lineno">15071</span>&#160;</div>
<div class="line"><a name="l15072"></a><span class="lineno">15072</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15073"></a><span class="lineno">15073</span>&#160;<span class="comment">   -- RFVBAT</span></div>
<div class="line"><a name="l15074"></a><span class="lineno">15074</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15075"></a><span class="lineno">15075</span>&#160;</div>
<div class="line"><a name="l15082"></a><span class="lineno"><a class="line" href="struct_r_f_v_b_a_t___mem_map.html">15082</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_f_v_b_a_t___mem_map.html">RFVBAT_MemMap</a> {</div>
<div class="line"><a name="l15083"></a><span class="lineno"><a class="line" href="struct_r_f_v_b_a_t___mem_map.html#a21ddc52aa162e182f22011520b5bf93b">15083</a></span>&#160;  uint32_t <a class="code" href="struct_r_f_v_b_a_t___mem_map.html#a21ddc52aa162e182f22011520b5bf93b">REG</a>[8];                                 </div>
<div class="line"><a name="l15084"></a><span class="lineno">15084</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_f_v_b_a_t___peripheral.html#gaf818ad4cab94790b0374758504777f4f">RFVBAT_MemMapPtr</a>;</div>
<div class="line"><a name="l15085"></a><span class="lineno">15085</span>&#160;</div>
<div class="line"><a name="l15086"></a><span class="lineno">15086</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15087"></a><span class="lineno">15087</span>&#160;<span class="comment">   -- RFVBAT - Register accessor macros</span></div>
<div class="line"><a name="l15088"></a><span class="lineno">15088</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15089"></a><span class="lineno">15089</span>&#160;</div>
<div class="line"><a name="l15096"></a><span class="lineno">15096</span>&#160;<span class="comment">/* RFVBAT - Register accessors */</span></div>
<div class="line"><a name="l15097"></a><span class="lineno">15097</span>&#160;<span class="preprocessor">#define RFVBAT_REG_REG(base,index)               ((base)-&gt;REG[index])</span></div>
<div class="line"><a name="l15098"></a><span class="lineno">15098</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15102"></a><span class="lineno">15102</span>&#160;</div>
<div class="line"><a name="l15103"></a><span class="lineno">15103</span>&#160;</div>
<div class="line"><a name="l15104"></a><span class="lineno">15104</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15105"></a><span class="lineno">15105</span>&#160;<span class="comment">   -- RFVBAT Register Masks</span></div>
<div class="line"><a name="l15106"></a><span class="lineno">15106</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15107"></a><span class="lineno">15107</span>&#160;</div>
<div class="line"><a name="l15113"></a><span class="lineno">15113</span>&#160;<span class="comment">/* REG Bit Fields */</span></div>
<div class="line"><a name="l15114"></a><span class="lineno">15114</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_MASK                       0xFFu</span></div>
<div class="line"><a name="l15115"></a><span class="lineno">15115</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_SHIFT                      0</span></div>
<div class="line"><a name="l15116"></a><span class="lineno">15116</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LL_SHIFT))&amp;RFVBAT_REG_LL_MASK)</span></div>
<div class="line"><a name="l15117"></a><span class="lineno">15117</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_MASK                       0xFF00u</span></div>
<div class="line"><a name="l15118"></a><span class="lineno">15118</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_SHIFT                      8</span></div>
<div class="line"><a name="l15119"></a><span class="lineno">15119</span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LH_SHIFT))&amp;RFVBAT_REG_LH_MASK)</span></div>
<div class="line"><a name="l15120"></a><span class="lineno">15120</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_MASK                       0xFF0000u</span></div>
<div class="line"><a name="l15121"></a><span class="lineno">15121</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_SHIFT                      16</span></div>
<div class="line"><a name="l15122"></a><span class="lineno">15122</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HL_SHIFT))&amp;RFVBAT_REG_HL_MASK)</span></div>
<div class="line"><a name="l15123"></a><span class="lineno">15123</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_MASK                       0xFF000000u</span></div>
<div class="line"><a name="l15124"></a><span class="lineno">15124</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_SHIFT                      24</span></div>
<div class="line"><a name="l15125"></a><span class="lineno">15125</span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HH_SHIFT))&amp;RFVBAT_REG_HH_MASK)</span></div>
<div class="line"><a name="l15126"></a><span class="lineno">15126</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Masks */</span></div>
<div class="line"><a name="l15130"></a><span class="lineno">15130</span>&#160;</div>
<div class="line"><a name="l15131"></a><span class="lineno">15131</span>&#160;</div>
<div class="line"><a name="l15132"></a><span class="lineno">15132</span>&#160;<span class="comment">/* RFVBAT - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l15134"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral.html#ga5b6418d9be20f84b2190ccf6134b7ba3">15134</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE_PTR                          ((RFVBAT_MemMapPtr)0x4003E000u)</span></div>
<div class="line"><a name="l15135"></a><span class="lineno">15135</span>&#160;</div>
<div class="line"><a name="l15136"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral.html#gab0495e22a00c365211c3c8510feca9f2">15136</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE_PTRS                         { RFVBAT_BASE_PTR }</span></div>
<div class="line"><a name="l15137"></a><span class="lineno">15137</span>&#160;</div>
<div class="line"><a name="l15138"></a><span class="lineno">15138</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15139"></a><span class="lineno">15139</span>&#160;<span class="comment">   -- RFVBAT - Register accessor macros</span></div>
<div class="line"><a name="l15140"></a><span class="lineno">15140</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15141"></a><span class="lineno">15141</span>&#160;</div>
<div class="line"><a name="l15148"></a><span class="lineno">15148</span>&#160;<span class="comment">/* RFVBAT - Register instance definitions */</span></div>
<div class="line"><a name="l15149"></a><span class="lineno">15149</span>&#160;<span class="comment">/* RFVBAT */</span></div>
<div class="line"><a name="l15150"></a><span class="lineno">15150</span>&#160;<span class="preprocessor">#define RFVBAT_REG0                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,0)</span></div>
<div class="line"><a name="l15151"></a><span class="lineno">15151</span>&#160;<span class="preprocessor">#define RFVBAT_REG1                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,1)</span></div>
<div class="line"><a name="l15152"></a><span class="lineno">15152</span>&#160;<span class="preprocessor">#define RFVBAT_REG2                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,2)</span></div>
<div class="line"><a name="l15153"></a><span class="lineno">15153</span>&#160;<span class="preprocessor">#define RFVBAT_REG3                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,3)</span></div>
<div class="line"><a name="l15154"></a><span class="lineno">15154</span>&#160;<span class="preprocessor">#define RFVBAT_REG4                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,4)</span></div>
<div class="line"><a name="l15155"></a><span class="lineno">15155</span>&#160;<span class="preprocessor">#define RFVBAT_REG5                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,5)</span></div>
<div class="line"><a name="l15156"></a><span class="lineno">15156</span>&#160;<span class="preprocessor">#define RFVBAT_REG6                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,6)</span></div>
<div class="line"><a name="l15157"></a><span class="lineno">15157</span>&#160;<span class="preprocessor">#define RFVBAT_REG7                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,7)</span></div>
<div class="line"><a name="l15158"></a><span class="lineno">15158</span>&#160;</div>
<div class="line"><a name="l15159"></a><span class="lineno">15159</span>&#160;<span class="comment">/* RFVBAT - Register array accessors */</span></div>
<div class="line"><a name="l15160"></a><span class="lineno">15160</span>&#160;<span class="preprocessor">#define RFVBAT_REG(index)                        RFVBAT_REG_REG(RFVBAT_BASE_PTR,index)</span></div>
<div class="line"><a name="l15161"></a><span class="lineno">15161</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15165"></a><span class="lineno">15165</span>&#160;</div>
<div class="line"><a name="l15166"></a><span class="lineno">15166</span>&#160; <span class="comment">/* end of group RFVBAT_Peripheral */</span></div>
<div class="line"><a name="l15170"></a><span class="lineno">15170</span>&#160;</div>
<div class="line"><a name="l15171"></a><span class="lineno">15171</span>&#160;</div>
<div class="line"><a name="l15172"></a><span class="lineno">15172</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15173"></a><span class="lineno">15173</span>&#160;<span class="comment">   -- RNG</span></div>
<div class="line"><a name="l15174"></a><span class="lineno">15174</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15175"></a><span class="lineno">15175</span>&#160;</div>
<div class="line"><a name="l15182"></a><span class="lineno"><a class="line" href="struct_r_n_g___mem_map.html">15182</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_n_g___mem_map.html">RNG_MemMap</a> {</div>
<div class="line"><a name="l15183"></a><span class="lineno"><a class="line" href="struct_r_n_g___mem_map.html#a45a3eac94c475645b527fcfbef3449b2">15183</a></span>&#160;  uint32_t <a class="code" href="struct_r_n_g___mem_map.html#a45a3eac94c475645b527fcfbef3449b2">CR</a>;                                     </div>
<div class="line"><a name="l15184"></a><span class="lineno"><a class="line" href="struct_r_n_g___mem_map.html#a5d258b2ed1915070a6d3651092d8f3c7">15184</a></span>&#160;  uint32_t <a class="code" href="struct_r_n_g___mem_map.html#a5d258b2ed1915070a6d3651092d8f3c7">SR</a>;                                     </div>
<div class="line"><a name="l15185"></a><span class="lineno"><a class="line" href="struct_r_n_g___mem_map.html#a00c023d8dafb81ac55c86b3ad8decb3d">15185</a></span>&#160;  uint32_t <a class="code" href="struct_r_n_g___mem_map.html#a00c023d8dafb81ac55c86b3ad8decb3d">ER</a>;                                     </div>
<div class="line"><a name="l15186"></a><span class="lineno"><a class="line" href="struct_r_n_g___mem_map.html#a28a39f4167d28546cea918687d2951f1">15186</a></span>&#160;  uint32_t <a class="code" href="struct_r_n_g___mem_map.html#a28a39f4167d28546cea918687d2951f1">OR</a>;                                     </div>
<div class="line"><a name="l15187"></a><span class="lineno">15187</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_n_g___peripheral.html#gacbf25de72830d12c2d542ff109e3b1df">RNG_MemMapPtr</a>;</div>
<div class="line"><a name="l15188"></a><span class="lineno">15188</span>&#160;</div>
<div class="line"><a name="l15189"></a><span class="lineno">15189</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15190"></a><span class="lineno">15190</span>&#160;<span class="comment">   -- RNG - Register accessor macros</span></div>
<div class="line"><a name="l15191"></a><span class="lineno">15191</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15192"></a><span class="lineno">15192</span>&#160;</div>
<div class="line"><a name="l15199"></a><span class="lineno">15199</span>&#160;<span class="comment">/* RNG - Register accessors */</span></div>
<div class="line"><a name="l15200"></a><span class="lineno">15200</span>&#160;<span class="preprocessor">#define RNG_CR_REG(base)                         ((base)-&gt;CR)</span></div>
<div class="line"><a name="l15201"></a><span class="lineno">15201</span>&#160;<span class="preprocessor">#define RNG_SR_REG(base)                         ((base)-&gt;SR)</span></div>
<div class="line"><a name="l15202"></a><span class="lineno">15202</span>&#160;<span class="preprocessor">#define RNG_ER_REG(base)                         ((base)-&gt;ER)</span></div>
<div class="line"><a name="l15203"></a><span class="lineno">15203</span>&#160;<span class="preprocessor">#define RNG_OR_REG(base)                         ((base)-&gt;OR)</span></div>
<div class="line"><a name="l15204"></a><span class="lineno">15204</span>&#160; <span class="comment">/* end of group RNG_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15208"></a><span class="lineno">15208</span>&#160;</div>
<div class="line"><a name="l15209"></a><span class="lineno">15209</span>&#160;</div>
<div class="line"><a name="l15210"></a><span class="lineno">15210</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15211"></a><span class="lineno">15211</span>&#160;<span class="comment">   -- RNG Register Masks</span></div>
<div class="line"><a name="l15212"></a><span class="lineno">15212</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15213"></a><span class="lineno">15213</span>&#160;</div>
<div class="line"><a name="l15219"></a><span class="lineno">15219</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l15220"></a><span class="lineno">15220</span>&#160;<span class="preprocessor">#define RNG_CR_GO_MASK                           0x1u</span></div>
<div class="line"><a name="l15221"></a><span class="lineno">15221</span>&#160;<span class="preprocessor">#define RNG_CR_GO_SHIFT                          0</span></div>
<div class="line"><a name="l15222"></a><span class="lineno">15222</span>&#160;<span class="preprocessor">#define RNG_CR_HA_MASK                           0x2u</span></div>
<div class="line"><a name="l15223"></a><span class="lineno">15223</span>&#160;<span class="preprocessor">#define RNG_CR_HA_SHIFT                          1</span></div>
<div class="line"><a name="l15224"></a><span class="lineno">15224</span>&#160;<span class="preprocessor">#define RNG_CR_INTM_MASK                         0x4u</span></div>
<div class="line"><a name="l15225"></a><span class="lineno">15225</span>&#160;<span class="preprocessor">#define RNG_CR_INTM_SHIFT                        2</span></div>
<div class="line"><a name="l15226"></a><span class="lineno">15226</span>&#160;<span class="preprocessor">#define RNG_CR_CLRI_MASK                         0x8u</span></div>
<div class="line"><a name="l15227"></a><span class="lineno">15227</span>&#160;<span class="preprocessor">#define RNG_CR_CLRI_SHIFT                        3</span></div>
<div class="line"><a name="l15228"></a><span class="lineno">15228</span>&#160;<span class="preprocessor">#define RNG_CR_SLP_MASK                          0x10u</span></div>
<div class="line"><a name="l15229"></a><span class="lineno">15229</span>&#160;<span class="preprocessor">#define RNG_CR_SLP_SHIFT                         4</span></div>
<div class="line"><a name="l15230"></a><span class="lineno">15230</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l15231"></a><span class="lineno">15231</span>&#160;<span class="preprocessor">#define RNG_SR_SECV_MASK                         0x1u</span></div>
<div class="line"><a name="l15232"></a><span class="lineno">15232</span>&#160;<span class="preprocessor">#define RNG_SR_SECV_SHIFT                        0</span></div>
<div class="line"><a name="l15233"></a><span class="lineno">15233</span>&#160;<span class="preprocessor">#define RNG_SR_LRS_MASK                          0x2u</span></div>
<div class="line"><a name="l15234"></a><span class="lineno">15234</span>&#160;<span class="preprocessor">#define RNG_SR_LRS_SHIFT                         1</span></div>
<div class="line"><a name="l15235"></a><span class="lineno">15235</span>&#160;<span class="preprocessor">#define RNG_SR_ORU_MASK                          0x4u</span></div>
<div class="line"><a name="l15236"></a><span class="lineno">15236</span>&#160;<span class="preprocessor">#define RNG_SR_ORU_SHIFT                         2</span></div>
<div class="line"><a name="l15237"></a><span class="lineno">15237</span>&#160;<span class="preprocessor">#define RNG_SR_ERRI_MASK                         0x8u</span></div>
<div class="line"><a name="l15238"></a><span class="lineno">15238</span>&#160;<span class="preprocessor">#define RNG_SR_ERRI_SHIFT                        3</span></div>
<div class="line"><a name="l15239"></a><span class="lineno">15239</span>&#160;<span class="preprocessor">#define RNG_SR_SLP_MASK                          0x10u</span></div>
<div class="line"><a name="l15240"></a><span class="lineno">15240</span>&#160;<span class="preprocessor">#define RNG_SR_SLP_SHIFT                         4</span></div>
<div class="line"><a name="l15241"></a><span class="lineno">15241</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL_MASK                     0xFF00u</span></div>
<div class="line"><a name="l15242"></a><span class="lineno">15242</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL_SHIFT                    8</span></div>
<div class="line"><a name="l15243"></a><span class="lineno">15243</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_LVL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_LVL_SHIFT))&amp;RNG_SR_OREG_LVL_MASK)</span></div>
<div class="line"><a name="l15244"></a><span class="lineno">15244</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l15245"></a><span class="lineno">15245</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE_SHIFT                   16</span></div>
<div class="line"><a name="l15246"></a><span class="lineno">15246</span>&#160;<span class="preprocessor">#define RNG_SR_OREG_SIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_SR_OREG_SIZE_SHIFT))&amp;RNG_SR_OREG_SIZE_MASK)</span></div>
<div class="line"><a name="l15247"></a><span class="lineno">15247</span>&#160;<span class="comment">/* ER Bit Fields */</span></div>
<div class="line"><a name="l15248"></a><span class="lineno">15248</span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l15249"></a><span class="lineno">15249</span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT_SHIFT                     0</span></div>
<div class="line"><a name="l15250"></a><span class="lineno">15250</span>&#160;<span class="preprocessor">#define RNG_ER_EXT_ENT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_ER_EXT_ENT_SHIFT))&amp;RNG_ER_EXT_ENT_MASK)</span></div>
<div class="line"><a name="l15251"></a><span class="lineno">15251</span>&#160;<span class="comment">/* OR Bit Fields */</span></div>
<div class="line"><a name="l15252"></a><span class="lineno">15252</span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT_MASK                      0xFFFFFFFFu</span></div>
<div class="line"><a name="l15253"></a><span class="lineno">15253</span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT_SHIFT                     0</span></div>
<div class="line"><a name="l15254"></a><span class="lineno">15254</span>&#160;<span class="preprocessor">#define RNG_OR_RANDOUT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RNG_OR_RANDOUT_SHIFT))&amp;RNG_OR_RANDOUT_MASK)</span></div>
<div class="line"><a name="l15255"></a><span class="lineno">15255</span>&#160; <span class="comment">/* end of group RNG_Register_Masks */</span></div>
<div class="line"><a name="l15259"></a><span class="lineno">15259</span>&#160;</div>
<div class="line"><a name="l15260"></a><span class="lineno">15260</span>&#160;</div>
<div class="line"><a name="l15261"></a><span class="lineno">15261</span>&#160;<span class="comment">/* RNG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l15263"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral.html#ga799f35e89514a95969257046b5dab042">15263</a></span>&#160;<span class="preprocessor">#define RNG_BASE_PTR                             ((RNG_MemMapPtr)0x400A0000u)</span></div>
<div class="line"><a name="l15264"></a><span class="lineno">15264</span>&#160;</div>
<div class="line"><a name="l15265"></a><span class="lineno"><a class="line" href="group___r_n_g___peripheral.html#gafe29fd84164c78d03c9a7a2128caf361">15265</a></span>&#160;<span class="preprocessor">#define RNG_BASE_PTRS                            { RNG_BASE_PTR }</span></div>
<div class="line"><a name="l15266"></a><span class="lineno">15266</span>&#160;</div>
<div class="line"><a name="l15267"></a><span class="lineno">15267</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15268"></a><span class="lineno">15268</span>&#160;<span class="comment">   -- RNG - Register accessor macros</span></div>
<div class="line"><a name="l15269"></a><span class="lineno">15269</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15270"></a><span class="lineno">15270</span>&#160;</div>
<div class="line"><a name="l15277"></a><span class="lineno">15277</span>&#160;<span class="comment">/* RNG - Register instance definitions */</span></div>
<div class="line"><a name="l15278"></a><span class="lineno">15278</span>&#160;<span class="comment">/* RNG */</span></div>
<div class="line"><a name="l15279"></a><span class="lineno">15279</span>&#160;<span class="preprocessor">#define RNG_CR                                   RNG_CR_REG(RNG_BASE_PTR)</span></div>
<div class="line"><a name="l15280"></a><span class="lineno">15280</span>&#160;<span class="preprocessor">#define RNG_SR                                   RNG_SR_REG(RNG_BASE_PTR)</span></div>
<div class="line"><a name="l15281"></a><span class="lineno">15281</span>&#160;<span class="preprocessor">#define RNG_ER                                   RNG_ER_REG(RNG_BASE_PTR)</span></div>
<div class="line"><a name="l15282"></a><span class="lineno">15282</span>&#160;<span class="preprocessor">#define RNG_OR                                   RNG_OR_REG(RNG_BASE_PTR)</span></div>
<div class="line"><a name="l15283"></a><span class="lineno">15283</span>&#160; <span class="comment">/* end of group RNG_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15287"></a><span class="lineno">15287</span>&#160;</div>
<div class="line"><a name="l15288"></a><span class="lineno">15288</span>&#160; <span class="comment">/* end of group RNG_Peripheral */</span></div>
<div class="line"><a name="l15292"></a><span class="lineno">15292</span>&#160;</div>
<div class="line"><a name="l15293"></a><span class="lineno">15293</span>&#160;</div>
<div class="line"><a name="l15294"></a><span class="lineno">15294</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15295"></a><span class="lineno">15295</span>&#160;<span class="comment">   -- RTC</span></div>
<div class="line"><a name="l15296"></a><span class="lineno">15296</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15297"></a><span class="lineno">15297</span>&#160;</div>
<div class="line"><a name="l15304"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html">15304</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_t_c___mem_map.html">RTC_MemMap</a> {</div>
<div class="line"><a name="l15305"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a4ca4d2878d99736cbff0e8b107a275f2">15305</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a4ca4d2878d99736cbff0e8b107a275f2">TSR</a>;                                    </div>
<div class="line"><a name="l15306"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a32641b62d548255bdf2164b457a2aaeb">15306</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a32641b62d548255bdf2164b457a2aaeb">TPR</a>;                                    </div>
<div class="line"><a name="l15307"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a500ab794376810b97e2b2e01658f330c">15307</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a500ab794376810b97e2b2e01658f330c">TAR</a>;                                    </div>
<div class="line"><a name="l15308"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#ab816b0540497796070202cd2f5bc10ed">15308</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#ab816b0540497796070202cd2f5bc10ed">TCR</a>;                                    </div>
<div class="line"><a name="l15309"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a05c71be888cd40a4d91c631260d684d7">15309</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a05c71be888cd40a4d91c631260d684d7">CR</a>;                                     </div>
<div class="line"><a name="l15310"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a82faed2f609de35e3b27d5fd27ba82e2">15310</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a82faed2f609de35e3b27d5fd27ba82e2">SR</a>;                                     </div>
<div class="line"><a name="l15311"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a6d1b4fe68ed53926b57392e7ad582469">15311</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a6d1b4fe68ed53926b57392e7ad582469">LR</a>;                                     </div>
<div class="line"><a name="l15312"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a1db69b589f5bfc5faa12b9c54e7c8061">15312</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a1db69b589f5bfc5faa12b9c54e7c8061">IER</a>;                                    </div>
<div class="line"><a name="l15313"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a15cd6b1d2a7664e4280746a810d2583f">15313</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a15cd6b1d2a7664e4280746a810d2583f">TTSR</a>;                                   </div>
<div class="line"><a name="l15314"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a1486bb59addc84a71638decf52c7d7b6">15314</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a1486bb59addc84a71638decf52c7d7b6">MER</a>;                                    </div>
<div class="line"><a name="l15315"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a949f49a34b644f4bfa1bd05a3ed00322">15315</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a949f49a34b644f4bfa1bd05a3ed00322">MCLR</a>;                                   </div>
<div class="line"><a name="l15316"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a3b815cd903e7b828fd2b147aae5a77e1">15316</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a3b815cd903e7b828fd2b147aae5a77e1">MCHR</a>;                                   </div>
<div class="line"><a name="l15317"></a><span class="lineno">15317</span>&#160;  uint8_t RESERVED_0[2000];</div>
<div class="line"><a name="l15318"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#aa3d2abe1fdd440a05339c38d377a2ee6">15318</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#aa3d2abe1fdd440a05339c38d377a2ee6">WAR</a>;                                    </div>
<div class="line"><a name="l15319"></a><span class="lineno"><a class="line" href="struct_r_t_c___mem_map.html#a59094243dc3c0849c9bc20a2a809086c">15319</a></span>&#160;  uint32_t <a class="code" href="struct_r_t_c___mem_map.html#a59094243dc3c0849c9bc20a2a809086c">RAR</a>;                                    </div>
<div class="line"><a name="l15320"></a><span class="lineno">15320</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_t_c___peripheral.html#gac92da66fe1171e5751505df29917b152">RTC_MemMapPtr</a>;</div>
<div class="line"><a name="l15321"></a><span class="lineno">15321</span>&#160;</div>
<div class="line"><a name="l15322"></a><span class="lineno">15322</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15323"></a><span class="lineno">15323</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div>
<div class="line"><a name="l15324"></a><span class="lineno">15324</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15325"></a><span class="lineno">15325</span>&#160;</div>
<div class="line"><a name="l15332"></a><span class="lineno">15332</span>&#160;<span class="comment">/* RTC - Register accessors */</span></div>
<div class="line"><a name="l15333"></a><span class="lineno">15333</span>&#160;<span class="preprocessor">#define RTC_TSR_REG(base)                        ((base)-&gt;TSR)</span></div>
<div class="line"><a name="l15334"></a><span class="lineno">15334</span>&#160;<span class="preprocessor">#define RTC_TPR_REG(base)                        ((base)-&gt;TPR)</span></div>
<div class="line"><a name="l15335"></a><span class="lineno">15335</span>&#160;<span class="preprocessor">#define RTC_TAR_REG(base)                        ((base)-&gt;TAR)</span></div>
<div class="line"><a name="l15336"></a><span class="lineno">15336</span>&#160;<span class="preprocessor">#define RTC_TCR_REG(base)                        ((base)-&gt;TCR)</span></div>
<div class="line"><a name="l15337"></a><span class="lineno">15337</span>&#160;<span class="preprocessor">#define RTC_CR_REG(base)                         ((base)-&gt;CR)</span></div>
<div class="line"><a name="l15338"></a><span class="lineno">15338</span>&#160;<span class="preprocessor">#define RTC_SR_REG(base)                         ((base)-&gt;SR)</span></div>
<div class="line"><a name="l15339"></a><span class="lineno">15339</span>&#160;<span class="preprocessor">#define RTC_LR_REG(base)                         ((base)-&gt;LR)</span></div>
<div class="line"><a name="l15340"></a><span class="lineno">15340</span>&#160;<span class="preprocessor">#define RTC_IER_REG(base)                        ((base)-&gt;IER)</span></div>
<div class="line"><a name="l15341"></a><span class="lineno">15341</span>&#160;<span class="preprocessor">#define RTC_TTSR_REG(base)                       ((base)-&gt;TTSR)</span></div>
<div class="line"><a name="l15342"></a><span class="lineno">15342</span>&#160;<span class="preprocessor">#define RTC_MER_REG(base)                        ((base)-&gt;MER)</span></div>
<div class="line"><a name="l15343"></a><span class="lineno">15343</span>&#160;<span class="preprocessor">#define RTC_MCLR_REG(base)                       ((base)-&gt;MCLR)</span></div>
<div class="line"><a name="l15344"></a><span class="lineno">15344</span>&#160;<span class="preprocessor">#define RTC_MCHR_REG(base)                       ((base)-&gt;MCHR)</span></div>
<div class="line"><a name="l15345"></a><span class="lineno">15345</span>&#160;<span class="preprocessor">#define RTC_WAR_REG(base)                        ((base)-&gt;WAR)</span></div>
<div class="line"><a name="l15346"></a><span class="lineno">15346</span>&#160;<span class="preprocessor">#define RTC_RAR_REG(base)                        ((base)-&gt;RAR)</span></div>
<div class="line"><a name="l15347"></a><span class="lineno">15347</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15351"></a><span class="lineno">15351</span>&#160;</div>
<div class="line"><a name="l15352"></a><span class="lineno">15352</span>&#160;</div>
<div class="line"><a name="l15353"></a><span class="lineno">15353</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15354"></a><span class="lineno">15354</span>&#160;<span class="comment">   -- RTC Register Masks</span></div>
<div class="line"><a name="l15355"></a><span class="lineno">15355</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15356"></a><span class="lineno">15356</span>&#160;</div>
<div class="line"><a name="l15362"></a><span class="lineno">15362</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div>
<div class="line"><a name="l15363"></a><span class="lineno">15363</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l15364"></a><span class="lineno">15364</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div>
<div class="line"><a name="l15365"></a><span class="lineno">15365</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div>
<div class="line"><a name="l15366"></a><span class="lineno">15366</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div>
<div class="line"><a name="l15367"></a><span class="lineno">15367</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div>
<div class="line"><a name="l15368"></a><span class="lineno">15368</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div>
<div class="line"><a name="l15369"></a><span class="lineno">15369</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div>
<div class="line"><a name="l15370"></a><span class="lineno">15370</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div>
<div class="line"><a name="l15371"></a><span class="lineno">15371</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div>
<div class="line"><a name="l15372"></a><span class="lineno">15372</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div>
<div class="line"><a name="l15373"></a><span class="lineno">15373</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div>
<div class="line"><a name="l15374"></a><span class="lineno">15374</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l15375"></a><span class="lineno">15375</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div>
<div class="line"><a name="l15376"></a><span class="lineno">15376</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div>
<div class="line"><a name="l15377"></a><span class="lineno">15377</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div>
<div class="line"><a name="l15378"></a><span class="lineno">15378</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div>
<div class="line"><a name="l15379"></a><span class="lineno">15379</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div>
<div class="line"><a name="l15380"></a><span class="lineno">15380</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div>
<div class="line"><a name="l15381"></a><span class="lineno">15381</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div>
<div class="line"><a name="l15382"></a><span class="lineno">15382</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div>
<div class="line"><a name="l15383"></a><span class="lineno">15383</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div>
<div class="line"><a name="l15384"></a><span class="lineno">15384</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div>
<div class="line"><a name="l15385"></a><span class="lineno">15385</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div>
<div class="line"><a name="l15386"></a><span class="lineno">15386</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div>
<div class="line"><a name="l15387"></a><span class="lineno">15387</span>&#160;<span class="comment">/* CR Bit Fields */</span></div>
<div class="line"><a name="l15388"></a><span class="lineno">15388</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div>
<div class="line"><a name="l15389"></a><span class="lineno">15389</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div>
<div class="line"><a name="l15390"></a><span class="lineno">15390</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div>
<div class="line"><a name="l15391"></a><span class="lineno">15391</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div>
<div class="line"><a name="l15392"></a><span class="lineno">15392</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div>
<div class="line"><a name="l15393"></a><span class="lineno">15393</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div>
<div class="line"><a name="l15394"></a><span class="lineno">15394</span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div>
<div class="line"><a name="l15395"></a><span class="lineno">15395</span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div>
<div class="line"><a name="l15396"></a><span class="lineno">15396</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div>
<div class="line"><a name="l15397"></a><span class="lineno">15397</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div>
<div class="line"><a name="l15398"></a><span class="lineno">15398</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div>
<div class="line"><a name="l15399"></a><span class="lineno">15399</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div>
<div class="line"><a name="l15400"></a><span class="lineno">15400</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div>
<div class="line"><a name="l15401"></a><span class="lineno">15401</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div>
<div class="line"><a name="l15402"></a><span class="lineno">15402</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div>
<div class="line"><a name="l15403"></a><span class="lineno">15403</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div>
<div class="line"><a name="l15404"></a><span class="lineno">15404</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div>
<div class="line"><a name="l15405"></a><span class="lineno">15405</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div>
<div class="line"><a name="l15406"></a><span class="lineno">15406</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div>
<div class="line"><a name="l15407"></a><span class="lineno">15407</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div>
<div class="line"><a name="l15408"></a><span class="lineno">15408</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l15409"></a><span class="lineno">15409</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div>
<div class="line"><a name="l15410"></a><span class="lineno">15410</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div>
<div class="line"><a name="l15411"></a><span class="lineno">15411</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div>
<div class="line"><a name="l15412"></a><span class="lineno">15412</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div>
<div class="line"><a name="l15413"></a><span class="lineno">15413</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div>
<div class="line"><a name="l15414"></a><span class="lineno">15414</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div>
<div class="line"><a name="l15415"></a><span class="lineno">15415</span>&#160;<span class="preprocessor">#define RTC_SR_MOF_MASK                          0x8u</span></div>
<div class="line"><a name="l15416"></a><span class="lineno">15416</span>&#160;<span class="preprocessor">#define RTC_SR_MOF_SHIFT                         3</span></div>
<div class="line"><a name="l15417"></a><span class="lineno">15417</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div>
<div class="line"><a name="l15418"></a><span class="lineno">15418</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div>
<div class="line"><a name="l15419"></a><span class="lineno">15419</span>&#160;<span class="comment">/* LR Bit Fields */</span></div>
<div class="line"><a name="l15420"></a><span class="lineno">15420</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div>
<div class="line"><a name="l15421"></a><span class="lineno">15421</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div>
<div class="line"><a name="l15422"></a><span class="lineno">15422</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div>
<div class="line"><a name="l15423"></a><span class="lineno">15423</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div>
<div class="line"><a name="l15424"></a><span class="lineno">15424</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div>
<div class="line"><a name="l15425"></a><span class="lineno">15425</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div>
<div class="line"><a name="l15426"></a><span class="lineno">15426</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div>
<div class="line"><a name="l15427"></a><span class="lineno">15427</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div>
<div class="line"><a name="l15428"></a><span class="lineno">15428</span>&#160;<span class="preprocessor">#define RTC_LR_TTSL_MASK                         0x100u</span></div>
<div class="line"><a name="l15429"></a><span class="lineno">15429</span>&#160;<span class="preprocessor">#define RTC_LR_TTSL_SHIFT                        8</span></div>
<div class="line"><a name="l15430"></a><span class="lineno">15430</span>&#160;<span class="preprocessor">#define RTC_LR_MEL_MASK                          0x200u</span></div>
<div class="line"><a name="l15431"></a><span class="lineno">15431</span>&#160;<span class="preprocessor">#define RTC_LR_MEL_SHIFT                         9</span></div>
<div class="line"><a name="l15432"></a><span class="lineno">15432</span>&#160;<span class="preprocessor">#define RTC_LR_MCLL_MASK                         0x400u</span></div>
<div class="line"><a name="l15433"></a><span class="lineno">15433</span>&#160;<span class="preprocessor">#define RTC_LR_MCLL_SHIFT                        10</span></div>
<div class="line"><a name="l15434"></a><span class="lineno">15434</span>&#160;<span class="preprocessor">#define RTC_LR_MCHL_MASK                         0x800u</span></div>
<div class="line"><a name="l15435"></a><span class="lineno">15435</span>&#160;<span class="preprocessor">#define RTC_LR_MCHL_SHIFT                        11</span></div>
<div class="line"><a name="l15436"></a><span class="lineno">15436</span>&#160;<span class="comment">/* IER Bit Fields */</span></div>
<div class="line"><a name="l15437"></a><span class="lineno">15437</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div>
<div class="line"><a name="l15438"></a><span class="lineno">15438</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div>
<div class="line"><a name="l15439"></a><span class="lineno">15439</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div>
<div class="line"><a name="l15440"></a><span class="lineno">15440</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div>
<div class="line"><a name="l15441"></a><span class="lineno">15441</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div>
<div class="line"><a name="l15442"></a><span class="lineno">15442</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div>
<div class="line"><a name="l15443"></a><span class="lineno">15443</span>&#160;<span class="preprocessor">#define RTC_IER_MOIE_MASK                        0x8u</span></div>
<div class="line"><a name="l15444"></a><span class="lineno">15444</span>&#160;<span class="preprocessor">#define RTC_IER_MOIE_SHIFT                       3</span></div>
<div class="line"><a name="l15445"></a><span class="lineno">15445</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div>
<div class="line"><a name="l15446"></a><span class="lineno">15446</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div>
<div class="line"><a name="l15447"></a><span class="lineno">15447</span>&#160;<span class="comment">/* TTSR Bit Fields */</span></div>
<div class="line"><a name="l15448"></a><span class="lineno">15448</span>&#160;<span class="preprocessor">#define RTC_TTSR_TTS_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l15449"></a><span class="lineno">15449</span>&#160;<span class="preprocessor">#define RTC_TTSR_TTS_SHIFT                       0</span></div>
<div class="line"><a name="l15450"></a><span class="lineno">15450</span>&#160;<span class="preprocessor">#define RTC_TTSR_TTS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TTSR_TTS_SHIFT))&amp;RTC_TTSR_TTS_MASK)</span></div>
<div class="line"><a name="l15451"></a><span class="lineno">15451</span>&#160;<span class="comment">/* MER Bit Fields */</span></div>
<div class="line"><a name="l15452"></a><span class="lineno">15452</span>&#160;<span class="preprocessor">#define RTC_MER_MCE_MASK                         0x10u</span></div>
<div class="line"><a name="l15453"></a><span class="lineno">15453</span>&#160;<span class="preprocessor">#define RTC_MER_MCE_SHIFT                        4</span></div>
<div class="line"><a name="l15454"></a><span class="lineno">15454</span>&#160;<span class="comment">/* MCLR Bit Fields */</span></div>
<div class="line"><a name="l15455"></a><span class="lineno">15455</span>&#160;<span class="preprocessor">#define RTC_MCLR_MCL_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l15456"></a><span class="lineno">15456</span>&#160;<span class="preprocessor">#define RTC_MCLR_MCL_SHIFT                       0</span></div>
<div class="line"><a name="l15457"></a><span class="lineno">15457</span>&#160;<span class="preprocessor">#define RTC_MCLR_MCL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_MCLR_MCL_SHIFT))&amp;RTC_MCLR_MCL_MASK)</span></div>
<div class="line"><a name="l15458"></a><span class="lineno">15458</span>&#160;<span class="comment">/* MCHR Bit Fields */</span></div>
<div class="line"><a name="l15459"></a><span class="lineno">15459</span>&#160;<span class="preprocessor">#define RTC_MCHR_MCH_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l15460"></a><span class="lineno">15460</span>&#160;<span class="preprocessor">#define RTC_MCHR_MCH_SHIFT                       0</span></div>
<div class="line"><a name="l15461"></a><span class="lineno">15461</span>&#160;<span class="preprocessor">#define RTC_MCHR_MCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_MCHR_MCH_SHIFT))&amp;RTC_MCHR_MCH_MASK)</span></div>
<div class="line"><a name="l15462"></a><span class="lineno">15462</span>&#160;<span class="comment">/* WAR Bit Fields */</span></div>
<div class="line"><a name="l15463"></a><span class="lineno">15463</span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_MASK                        0x1u</span></div>
<div class="line"><a name="l15464"></a><span class="lineno">15464</span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_SHIFT                       0</span></div>
<div class="line"><a name="l15465"></a><span class="lineno">15465</span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_MASK                        0x2u</span></div>
<div class="line"><a name="l15466"></a><span class="lineno">15466</span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_SHIFT                       1</span></div>
<div class="line"><a name="l15467"></a><span class="lineno">15467</span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_MASK                        0x4u</span></div>
<div class="line"><a name="l15468"></a><span class="lineno">15468</span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_SHIFT                       2</span></div>
<div class="line"><a name="l15469"></a><span class="lineno">15469</span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_MASK                        0x8u</span></div>
<div class="line"><a name="l15470"></a><span class="lineno">15470</span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_SHIFT                       3</span></div>
<div class="line"><a name="l15471"></a><span class="lineno">15471</span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_MASK                         0x10u</span></div>
<div class="line"><a name="l15472"></a><span class="lineno">15472</span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_SHIFT                        4</span></div>
<div class="line"><a name="l15473"></a><span class="lineno">15473</span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_MASK                         0x20u</span></div>
<div class="line"><a name="l15474"></a><span class="lineno">15474</span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_SHIFT                        5</span></div>
<div class="line"><a name="l15475"></a><span class="lineno">15475</span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_MASK                         0x40u</span></div>
<div class="line"><a name="l15476"></a><span class="lineno">15476</span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_SHIFT                        6</span></div>
<div class="line"><a name="l15477"></a><span class="lineno">15477</span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_MASK                        0x80u</span></div>
<div class="line"><a name="l15478"></a><span class="lineno">15478</span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_SHIFT                       7</span></div>
<div class="line"><a name="l15479"></a><span class="lineno">15479</span>&#160;<span class="preprocessor">#define RTC_WAR_TTSW_MASK                        0x100u</span></div>
<div class="line"><a name="l15480"></a><span class="lineno">15480</span>&#160;<span class="preprocessor">#define RTC_WAR_TTSW_SHIFT                       8</span></div>
<div class="line"><a name="l15481"></a><span class="lineno">15481</span>&#160;<span class="preprocessor">#define RTC_WAR_MERW_MASK                        0x200u</span></div>
<div class="line"><a name="l15482"></a><span class="lineno">15482</span>&#160;<span class="preprocessor">#define RTC_WAR_MERW_SHIFT                       9</span></div>
<div class="line"><a name="l15483"></a><span class="lineno">15483</span>&#160;<span class="preprocessor">#define RTC_WAR_MCLW_MASK                        0x400u</span></div>
<div class="line"><a name="l15484"></a><span class="lineno">15484</span>&#160;<span class="preprocessor">#define RTC_WAR_MCLW_SHIFT                       10</span></div>
<div class="line"><a name="l15485"></a><span class="lineno">15485</span>&#160;<span class="preprocessor">#define RTC_WAR_MCHW_MASK                        0x800u</span></div>
<div class="line"><a name="l15486"></a><span class="lineno">15486</span>&#160;<span class="preprocessor">#define RTC_WAR_MCHW_SHIFT                       11</span></div>
<div class="line"><a name="l15487"></a><span class="lineno">15487</span>&#160;<span class="comment">/* RAR Bit Fields */</span></div>
<div class="line"><a name="l15488"></a><span class="lineno">15488</span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_MASK                        0x1u</span></div>
<div class="line"><a name="l15489"></a><span class="lineno">15489</span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_SHIFT                       0</span></div>
<div class="line"><a name="l15490"></a><span class="lineno">15490</span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_MASK                        0x2u</span></div>
<div class="line"><a name="l15491"></a><span class="lineno">15491</span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_SHIFT                       1</span></div>
<div class="line"><a name="l15492"></a><span class="lineno">15492</span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_MASK                        0x4u</span></div>
<div class="line"><a name="l15493"></a><span class="lineno">15493</span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_SHIFT                       2</span></div>
<div class="line"><a name="l15494"></a><span class="lineno">15494</span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_MASK                        0x8u</span></div>
<div class="line"><a name="l15495"></a><span class="lineno">15495</span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_SHIFT                       3</span></div>
<div class="line"><a name="l15496"></a><span class="lineno">15496</span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_MASK                         0x10u</span></div>
<div class="line"><a name="l15497"></a><span class="lineno">15497</span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_SHIFT                        4</span></div>
<div class="line"><a name="l15498"></a><span class="lineno">15498</span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_MASK                         0x20u</span></div>
<div class="line"><a name="l15499"></a><span class="lineno">15499</span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_SHIFT                        5</span></div>
<div class="line"><a name="l15500"></a><span class="lineno">15500</span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_MASK                         0x40u</span></div>
<div class="line"><a name="l15501"></a><span class="lineno">15501</span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_SHIFT                        6</span></div>
<div class="line"><a name="l15502"></a><span class="lineno">15502</span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_MASK                        0x80u</span></div>
<div class="line"><a name="l15503"></a><span class="lineno">15503</span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_SHIFT                       7</span></div>
<div class="line"><a name="l15504"></a><span class="lineno">15504</span>&#160;<span class="preprocessor">#define RTC_RAR_TTSR_MASK                        0x100u</span></div>
<div class="line"><a name="l15505"></a><span class="lineno">15505</span>&#160;<span class="preprocessor">#define RTC_RAR_TTSR_SHIFT                       8</span></div>
<div class="line"><a name="l15506"></a><span class="lineno">15506</span>&#160;<span class="preprocessor">#define RTC_RAR_MERR_MASK                        0x200u</span></div>
<div class="line"><a name="l15507"></a><span class="lineno">15507</span>&#160;<span class="preprocessor">#define RTC_RAR_MERR_SHIFT                       9</span></div>
<div class="line"><a name="l15508"></a><span class="lineno">15508</span>&#160;<span class="preprocessor">#define RTC_RAR_MCLR_MASK                        0x400u</span></div>
<div class="line"><a name="l15509"></a><span class="lineno">15509</span>&#160;<span class="preprocessor">#define RTC_RAR_MCLR_SHIFT                       10</span></div>
<div class="line"><a name="l15510"></a><span class="lineno">15510</span>&#160;<span class="preprocessor">#define RTC_RAR_MCHR_MASK                        0x800u</span></div>
<div class="line"><a name="l15511"></a><span class="lineno">15511</span>&#160;<span class="preprocessor">#define RTC_RAR_MCHR_SHIFT                       11</span></div>
<div class="line"><a name="l15512"></a><span class="lineno">15512</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div>
<div class="line"><a name="l15516"></a><span class="lineno">15516</span>&#160;</div>
<div class="line"><a name="l15517"></a><span class="lineno">15517</span>&#160;</div>
<div class="line"><a name="l15518"></a><span class="lineno">15518</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l15520"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral.html#ga6455e2b767b4b224b4f00b50e87a2441">15520</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                             ((RTC_MemMapPtr)0x4003D000u)</span></div>
<div class="line"><a name="l15521"></a><span class="lineno">15521</span>&#160;</div>
<div class="line"><a name="l15522"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral.html#ga426dff8af34f3304d58b5bed5a54e583">15522</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC_BASE_PTR }</span></div>
<div class="line"><a name="l15523"></a><span class="lineno">15523</span>&#160;</div>
<div class="line"><a name="l15524"></a><span class="lineno">15524</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15525"></a><span class="lineno">15525</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div>
<div class="line"><a name="l15526"></a><span class="lineno">15526</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15527"></a><span class="lineno">15527</span>&#160;</div>
<div class="line"><a name="l15534"></a><span class="lineno">15534</span>&#160;<span class="comment">/* RTC - Register instance definitions */</span></div>
<div class="line"><a name="l15535"></a><span class="lineno">15535</span>&#160;<span class="comment">/* RTC */</span></div>
<div class="line"><a name="l15536"></a><span class="lineno">15536</span>&#160;<span class="preprocessor">#define RTC_TSR                                  RTC_TSR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15537"></a><span class="lineno">15537</span>&#160;<span class="preprocessor">#define RTC_TPR                                  RTC_TPR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15538"></a><span class="lineno">15538</span>&#160;<span class="preprocessor">#define RTC_TAR                                  RTC_TAR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15539"></a><span class="lineno">15539</span>&#160;<span class="preprocessor">#define RTC_TCR                                  RTC_TCR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15540"></a><span class="lineno">15540</span>&#160;<span class="preprocessor">#define RTC_CR                                   RTC_CR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15541"></a><span class="lineno">15541</span>&#160;<span class="preprocessor">#define RTC_SR                                   RTC_SR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15542"></a><span class="lineno">15542</span>&#160;<span class="preprocessor">#define RTC_LR                                   RTC_LR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15543"></a><span class="lineno">15543</span>&#160;<span class="preprocessor">#define RTC_IER                                  RTC_IER_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15544"></a><span class="lineno">15544</span>&#160;<span class="preprocessor">#define RTC_TTSR                                 RTC_TTSR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15545"></a><span class="lineno">15545</span>&#160;<span class="preprocessor">#define RTC_MER                                  RTC_MER_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15546"></a><span class="lineno">15546</span>&#160;<span class="preprocessor">#define RTC_MCLR                                 RTC_MCLR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15547"></a><span class="lineno">15547</span>&#160;<span class="preprocessor">#define RTC_MCHR                                 RTC_MCHR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15548"></a><span class="lineno">15548</span>&#160;<span class="preprocessor">#define RTC_WAR                                  RTC_WAR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15549"></a><span class="lineno">15549</span>&#160;<span class="preprocessor">#define RTC_RAR                                  RTC_RAR_REG(RTC_BASE_PTR)</span></div>
<div class="line"><a name="l15550"></a><span class="lineno">15550</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15554"></a><span class="lineno">15554</span>&#160;</div>
<div class="line"><a name="l15555"></a><span class="lineno">15555</span>&#160; <span class="comment">/* end of group RTC_Peripheral */</span></div>
<div class="line"><a name="l15559"></a><span class="lineno">15559</span>&#160;</div>
<div class="line"><a name="l15560"></a><span class="lineno">15560</span>&#160;</div>
<div class="line"><a name="l15561"></a><span class="lineno">15561</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15562"></a><span class="lineno">15562</span>&#160;<span class="comment">   -- SCB</span></div>
<div class="line"><a name="l15563"></a><span class="lineno">15563</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15564"></a><span class="lineno">15564</span>&#160;</div>
<div class="line"><a name="l15571"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html">15571</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_c_b___mem_map.html">SCB_MemMap</a> {</div>
<div class="line"><a name="l15572"></a><span class="lineno">15572</span>&#160;  uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l15573"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a474a33074611146734690e48ed41282e">15573</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a474a33074611146734690e48ed41282e">ACTLR</a>;                                  </div>
<div class="line"><a name="l15574"></a><span class="lineno">15574</span>&#160;  uint8_t RESERVED_1[3316];</div>
<div class="line"><a name="l15575"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ad020795dcc3605b4c828af83df8b8836">15575</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ad020795dcc3605b4c828af83df8b8836">CPUID</a>;                                  </div>
<div class="line"><a name="l15576"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aafbaa0d0a4b79969877c9b84be8aaf7a">15576</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aafbaa0d0a4b79969877c9b84be8aaf7a">ICSR</a>;                                   </div>
<div class="line"><a name="l15577"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa327db1d9948595498fba43acc8d336b">15577</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa327db1d9948595498fba43acc8d336b">VTOR</a>;                                   </div>
<div class="line"><a name="l15578"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a3f874ca1c6e17ae4beadac22e8ec17ec">15578</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a3f874ca1c6e17ae4beadac22e8ec17ec">AIRCR</a>;                                  </div>
<div class="line"><a name="l15579"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ac8d0a0d974bde944d42429065dd2f44a">15579</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ac8d0a0d974bde944d42429065dd2f44a">SCR</a>;                                    </div>
<div class="line"><a name="l15580"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa6e957027d8c505047cd58101bb784aa">15580</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa6e957027d8c505047cd58101bb784aa">CCR</a>;                                    </div>
<div class="line"><a name="l15581"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#afe02d5ca0102ec35b79172d453854ed0">15581</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#afe02d5ca0102ec35b79172d453854ed0">SHPR1</a>;                                  </div>
<div class="line"><a name="l15582"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a1636322022eb10e4acedf40018708b68">15582</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a1636322022eb10e4acedf40018708b68">SHPR2</a>;                                  </div>
<div class="line"><a name="l15583"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a8ac3a3b8dd23fb279640b98a95fb796a">15583</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a8ac3a3b8dd23fb279640b98a95fb796a">SHPR3</a>;                                  </div>
<div class="line"><a name="l15584"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ae2b73d4b9744b878527466ec57dbfdb7">15584</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ae2b73d4b9744b878527466ec57dbfdb7">SHCSR</a>;                                  </div>
<div class="line"><a name="l15585"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a51c6a21cb789c655257efe5796c7f503">15585</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a51c6a21cb789c655257efe5796c7f503">CFSR</a>;                                   </div>
<div class="line"><a name="l15586"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a7f0b5d6f24446f1f603a6d9ef6259de2">15586</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a7f0b5d6f24446f1f603a6d9ef6259de2">HFSR</a>;                                   </div>
<div class="line"><a name="l15587"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#af178d6003a18eb7452c51edcec14ec5d">15587</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#af178d6003a18eb7452c51edcec14ec5d">DFSR</a>;                                   </div>
<div class="line"><a name="l15588"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#af81b60a951ac45ddc8376500ed1580ef">15588</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#af81b60a951ac45ddc8376500ed1580ef">MMFAR</a>;                                  </div>
<div class="line"><a name="l15589"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a57e3932788931280ee70b7389c4b23f4">15589</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a57e3932788931280ee70b7389c4b23f4">BFAR</a>;                                   </div>
<div class="line"><a name="l15590"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa02bdd6294d9240a566fe92085f62ae1">15590</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa02bdd6294d9240a566fe92085f62ae1">AFSR</a>;                                   </div>
<div class="line"><a name="l15591"></a><span class="lineno">15591</span>&#160;  uint8_t RESERVED_2[72];</div>
<div class="line"><a name="l15592"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa863fcf3f6eca09d9caec27247b017ae">15592</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa863fcf3f6eca09d9caec27247b017ae">CPACR</a>;                                  </div>
<div class="line"><a name="l15593"></a><span class="lineno">15593</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_c_b___peripheral.html#ga08aca299c99cac47121d9e64e7b8e1cf">SCB_MemMapPtr</a>;</div>
<div class="line"><a name="l15594"></a><span class="lineno">15594</span>&#160;</div>
<div class="line"><a name="l15595"></a><span class="lineno">15595</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15596"></a><span class="lineno">15596</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div>
<div class="line"><a name="l15597"></a><span class="lineno">15597</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15598"></a><span class="lineno">15598</span>&#160;</div>
<div class="line"><a name="l15605"></a><span class="lineno">15605</span>&#160;<span class="comment">/* SCB - Register accessors */</span></div>
<div class="line"><a name="l15606"></a><span class="lineno">15606</span>&#160;<span class="preprocessor">#define SCB_ACTLR_REG(base)                      ((base)-&gt;ACTLR)</span></div>
<div class="line"><a name="l15607"></a><span class="lineno">15607</span>&#160;<span class="preprocessor">#define SCB_CPUID_REG(base)                      ((base)-&gt;CPUID)</span></div>
<div class="line"><a name="l15608"></a><span class="lineno">15608</span>&#160;<span class="preprocessor">#define SCB_ICSR_REG(base)                       ((base)-&gt;ICSR)</span></div>
<div class="line"><a name="l15609"></a><span class="lineno">15609</span>&#160;<span class="preprocessor">#define SCB_VTOR_REG(base)                       ((base)-&gt;VTOR)</span></div>
<div class="line"><a name="l15610"></a><span class="lineno">15610</span>&#160;<span class="preprocessor">#define SCB_AIRCR_REG(base)                      ((base)-&gt;AIRCR)</span></div>
<div class="line"><a name="l15611"></a><span class="lineno">15611</span>&#160;<span class="preprocessor">#define SCB_SCR_REG(base)                        ((base)-&gt;SCR)</span></div>
<div class="line"><a name="l15612"></a><span class="lineno">15612</span>&#160;<span class="preprocessor">#define SCB_CCR_REG(base)                        ((base)-&gt;CCR)</span></div>
<div class="line"><a name="l15613"></a><span class="lineno">15613</span>&#160;<span class="preprocessor">#define SCB_SHPR1_REG(base)                      ((base)-&gt;SHPR1)</span></div>
<div class="line"><a name="l15614"></a><span class="lineno">15614</span>&#160;<span class="preprocessor">#define SCB_SHPR2_REG(base)                      ((base)-&gt;SHPR2)</span></div>
<div class="line"><a name="l15615"></a><span class="lineno">15615</span>&#160;<span class="preprocessor">#define SCB_SHPR3_REG(base)                      ((base)-&gt;SHPR3)</span></div>
<div class="line"><a name="l15616"></a><span class="lineno">15616</span>&#160;<span class="preprocessor">#define SCB_SHCSR_REG(base)                      ((base)-&gt;SHCSR)</span></div>
<div class="line"><a name="l15617"></a><span class="lineno">15617</span>&#160;<span class="preprocessor">#define SCB_CFSR_REG(base)                       ((base)-&gt;CFSR)</span></div>
<div class="line"><a name="l15618"></a><span class="lineno">15618</span>&#160;<span class="preprocessor">#define SCB_HFSR_REG(base)                       ((base)-&gt;HFSR)</span></div>
<div class="line"><a name="l15619"></a><span class="lineno">15619</span>&#160;<span class="preprocessor">#define SCB_DFSR_REG(base)                       ((base)-&gt;DFSR)</span></div>
<div class="line"><a name="l15620"></a><span class="lineno">15620</span>&#160;<span class="preprocessor">#define SCB_MMFAR_REG(base)                      ((base)-&gt;MMFAR)</span></div>
<div class="line"><a name="l15621"></a><span class="lineno">15621</span>&#160;<span class="preprocessor">#define SCB_BFAR_REG(base)                       ((base)-&gt;BFAR)</span></div>
<div class="line"><a name="l15622"></a><span class="lineno">15622</span>&#160;<span class="preprocessor">#define SCB_AFSR_REG(base)                       ((base)-&gt;AFSR)</span></div>
<div class="line"><a name="l15623"></a><span class="lineno">15623</span>&#160;<span class="preprocessor">#define SCB_CPACR_REG(base)                      ((base)-&gt;CPACR)</span></div>
<div class="line"><a name="l15624"></a><span class="lineno">15624</span>&#160; <span class="comment">/* end of group SCB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15628"></a><span class="lineno">15628</span>&#160;</div>
<div class="line"><a name="l15629"></a><span class="lineno">15629</span>&#160;</div>
<div class="line"><a name="l15630"></a><span class="lineno">15630</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15631"></a><span class="lineno">15631</span>&#160;<span class="comment">   -- SCB Register Masks</span></div>
<div class="line"><a name="l15632"></a><span class="lineno">15632</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15633"></a><span class="lineno">15633</span>&#160;</div>
<div class="line"><a name="l15639"></a><span class="lineno">15639</span>&#160;<span class="comment">/* ACTLR Bit Fields */</span></div>
<div class="line"><a name="l15640"></a><span class="lineno">15640</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISMCYCINT_MASK                0x1u</span></div>
<div class="line"><a name="l15641"></a><span class="lineno">15641</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISMCYCINT_SHIFT               0</span></div>
<div class="line"><a name="l15642"></a><span class="lineno">15642</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISDEFWBUF_MASK                0x2u</span></div>
<div class="line"><a name="l15643"></a><span class="lineno">15643</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISDEFWBUF_SHIFT               1</span></div>
<div class="line"><a name="l15644"></a><span class="lineno">15644</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISFOLD_MASK                   0x4u</span></div>
<div class="line"><a name="l15645"></a><span class="lineno">15645</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISFOLD_SHIFT                  2</span></div>
<div class="line"><a name="l15646"></a><span class="lineno">15646</span>&#160;<span class="comment">/* CPUID Bit Fields */</span></div>
<div class="line"><a name="l15647"></a><span class="lineno">15647</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_MASK                  0xFu</span></div>
<div class="line"><a name="l15648"></a><span class="lineno">15648</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_SHIFT                 0</span></div>
<div class="line"><a name="l15649"></a><span class="lineno">15649</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_REVISION_SHIFT))&amp;SCB_CPUID_REVISION_MASK)</span></div>
<div class="line"><a name="l15650"></a><span class="lineno">15650</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_MASK                    0xFFF0u</span></div>
<div class="line"><a name="l15651"></a><span class="lineno">15651</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_SHIFT                   4</span></div>
<div class="line"><a name="l15652"></a><span class="lineno">15652</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_PARTNO_SHIFT))&amp;SCB_CPUID_PARTNO_MASK)</span></div>
<div class="line"><a name="l15653"></a><span class="lineno">15653</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_MASK                   0xF00000u</span></div>
<div class="line"><a name="l15654"></a><span class="lineno">15654</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_SHIFT                  20</span></div>
<div class="line"><a name="l15655"></a><span class="lineno">15655</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_VARIANT_SHIFT))&amp;SCB_CPUID_VARIANT_MASK)</span></div>
<div class="line"><a name="l15656"></a><span class="lineno">15656</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_MASK               0xFF000000u</span></div>
<div class="line"><a name="l15657"></a><span class="lineno">15657</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_SHIFT              24</span></div>
<div class="line"><a name="l15658"></a><span class="lineno">15658</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_IMPLEMENTER_SHIFT))&amp;SCB_CPUID_IMPLEMENTER_MASK)</span></div>
<div class="line"><a name="l15659"></a><span class="lineno">15659</span>&#160;<span class="comment">/* ICSR Bit Fields */</span></div>
<div class="line"><a name="l15660"></a><span class="lineno">15660</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_MASK                 0x1FFu</span></div>
<div class="line"><a name="l15661"></a><span class="lineno">15661</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_SHIFT                0</span></div>
<div class="line"><a name="l15662"></a><span class="lineno">15662</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_ICSR_VECTACTIVE_SHIFT))&amp;SCB_ICSR_VECTACTIVE_MASK)</span></div>
<div class="line"><a name="l15663"></a><span class="lineno">15663</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_MASK                  0x800u</span></div>
<div class="line"><a name="l15664"></a><span class="lineno">15664</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_SHIFT                 11</span></div>
<div class="line"><a name="l15665"></a><span class="lineno">15665</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_MASK                0x3F000u</span></div>
<div class="line"><a name="l15666"></a><span class="lineno">15666</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_SHIFT               12</span></div>
<div class="line"><a name="l15667"></a><span class="lineno">15667</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_ICSR_VECTPENDING_SHIFT))&amp;SCB_ICSR_VECTPENDING_MASK)</span></div>
<div class="line"><a name="l15668"></a><span class="lineno">15668</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_MASK                 0x400000u</span></div>
<div class="line"><a name="l15669"></a><span class="lineno">15669</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_SHIFT                22</span></div>
<div class="line"><a name="l15670"></a><span class="lineno">15670</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_MASK                 0x800000u</span></div>
<div class="line"><a name="l15671"></a><span class="lineno">15671</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_SHIFT                23</span></div>
<div class="line"><a name="l15672"></a><span class="lineno">15672</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_MASK                  0x2000000u</span></div>
<div class="line"><a name="l15673"></a><span class="lineno">15673</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_SHIFT                 25</span></div>
<div class="line"><a name="l15674"></a><span class="lineno">15674</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_MASK                  0x4000000u</span></div>
<div class="line"><a name="l15675"></a><span class="lineno">15675</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_SHIFT                 26</span></div>
<div class="line"><a name="l15676"></a><span class="lineno">15676</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_MASK                  0x8000000u</span></div>
<div class="line"><a name="l15677"></a><span class="lineno">15677</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_SHIFT                 27</span></div>
<div class="line"><a name="l15678"></a><span class="lineno">15678</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_MASK                  0x10000000u</span></div>
<div class="line"><a name="l15679"></a><span class="lineno">15679</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_SHIFT                 28</span></div>
<div class="line"><a name="l15680"></a><span class="lineno">15680</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_MASK                 0x80000000u</span></div>
<div class="line"><a name="l15681"></a><span class="lineno">15681</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_SHIFT                31</span></div>
<div class="line"><a name="l15682"></a><span class="lineno">15682</span>&#160;<span class="comment">/* VTOR Bit Fields */</span></div>
<div class="line"><a name="l15683"></a><span class="lineno">15683</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_MASK                     0xFFFFFF80u</span></div>
<div class="line"><a name="l15684"></a><span class="lineno">15684</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_SHIFT                    7</span></div>
<div class="line"><a name="l15685"></a><span class="lineno">15685</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_VTOR_TBLOFF_SHIFT))&amp;SCB_VTOR_TBLOFF_MASK)</span></div>
<div class="line"><a name="l15686"></a><span class="lineno">15686</span>&#160;<span class="comment">/* AIRCR Bit Fields */</span></div>
<div class="line"><a name="l15687"></a><span class="lineno">15687</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_MASK                 0x1u</span></div>
<div class="line"><a name="l15688"></a><span class="lineno">15688</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_SHIFT                0</span></div>
<div class="line"><a name="l15689"></a><span class="lineno">15689</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_MASK             0x2u</span></div>
<div class="line"><a name="l15690"></a><span class="lineno">15690</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_SHIFT            1</span></div>
<div class="line"><a name="l15691"></a><span class="lineno">15691</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_MASK               0x4u</span></div>
<div class="line"><a name="l15692"></a><span class="lineno">15692</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_SHIFT              2</span></div>
<div class="line"><a name="l15693"></a><span class="lineno">15693</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_MASK                  0x700u</span></div>
<div class="line"><a name="l15694"></a><span class="lineno">15694</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_SHIFT                 8</span></div>
<div class="line"><a name="l15695"></a><span class="lineno">15695</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AIRCR_PRIGROUP_SHIFT))&amp;SCB_AIRCR_PRIGROUP_MASK)</span></div>
<div class="line"><a name="l15696"></a><span class="lineno">15696</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_MASK                0x8000u</span></div>
<div class="line"><a name="l15697"></a><span class="lineno">15697</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_SHIFT               15</span></div>
<div class="line"><a name="l15698"></a><span class="lineno">15698</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_MASK                   0xFFFF0000u</span></div>
<div class="line"><a name="l15699"></a><span class="lineno">15699</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_SHIFT                  16</span></div>
<div class="line"><a name="l15700"></a><span class="lineno">15700</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AIRCR_VECTKEY_SHIFT))&amp;SCB_AIRCR_VECTKEY_MASK)</span></div>
<div class="line"><a name="l15701"></a><span class="lineno">15701</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div>
<div class="line"><a name="l15702"></a><span class="lineno">15702</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_MASK                 0x2u</span></div>
<div class="line"><a name="l15703"></a><span class="lineno">15703</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_SHIFT                1</span></div>
<div class="line"><a name="l15704"></a><span class="lineno">15704</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_MASK                   0x4u</span></div>
<div class="line"><a name="l15705"></a><span class="lineno">15705</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_SHIFT                  2</span></div>
<div class="line"><a name="l15706"></a><span class="lineno">15706</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_MASK                   0x10u</span></div>
<div class="line"><a name="l15707"></a><span class="lineno">15707</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_SHIFT                  4</span></div>
<div class="line"><a name="l15708"></a><span class="lineno">15708</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div>
<div class="line"><a name="l15709"></a><span class="lineno">15709</span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_MASK              0x1u</span></div>
<div class="line"><a name="l15710"></a><span class="lineno">15710</span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_SHIFT             0</span></div>
<div class="line"><a name="l15711"></a><span class="lineno">15711</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_MASK                0x2u</span></div>
<div class="line"><a name="l15712"></a><span class="lineno">15712</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_SHIFT               1</span></div>
<div class="line"><a name="l15713"></a><span class="lineno">15713</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_MASK                 0x8u</span></div>
<div class="line"><a name="l15714"></a><span class="lineno">15714</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_SHIFT                3</span></div>
<div class="line"><a name="l15715"></a><span class="lineno">15715</span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_MASK                   0x10u</span></div>
<div class="line"><a name="l15716"></a><span class="lineno">15716</span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_SHIFT                  4</span></div>
<div class="line"><a name="l15717"></a><span class="lineno">15717</span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_MASK                   0x100u</span></div>
<div class="line"><a name="l15718"></a><span class="lineno">15718</span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_SHIFT                  8</span></div>
<div class="line"><a name="l15719"></a><span class="lineno">15719</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_MASK                    0x200u</span></div>
<div class="line"><a name="l15720"></a><span class="lineno">15720</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_SHIFT                   9</span></div>
<div class="line"><a name="l15721"></a><span class="lineno">15721</span>&#160;<span class="comment">/* SHPR1 Bit Fields */</span></div>
<div class="line"><a name="l15722"></a><span class="lineno">15722</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_4_MASK                     0xFFu</span></div>
<div class="line"><a name="l15723"></a><span class="lineno">15723</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_4_SHIFT                    0</span></div>
<div class="line"><a name="l15724"></a><span class="lineno">15724</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR1_PRI_4_SHIFT))&amp;SCB_SHPR1_PRI_4_MASK)</span></div>
<div class="line"><a name="l15725"></a><span class="lineno">15725</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_5_MASK                     0xFF00u</span></div>
<div class="line"><a name="l15726"></a><span class="lineno">15726</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_5_SHIFT                    8</span></div>
<div class="line"><a name="l15727"></a><span class="lineno">15727</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR1_PRI_5_SHIFT))&amp;SCB_SHPR1_PRI_5_MASK)</span></div>
<div class="line"><a name="l15728"></a><span class="lineno">15728</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_6_MASK                     0xFF0000u</span></div>
<div class="line"><a name="l15729"></a><span class="lineno">15729</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_6_SHIFT                    16</span></div>
<div class="line"><a name="l15730"></a><span class="lineno">15730</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR1_PRI_6_SHIFT))&amp;SCB_SHPR1_PRI_6_MASK)</span></div>
<div class="line"><a name="l15731"></a><span class="lineno">15731</span>&#160;<span class="comment">/* SHPR2 Bit Fields */</span></div>
<div class="line"><a name="l15732"></a><span class="lineno">15732</span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_MASK                    0xFF000000u</span></div>
<div class="line"><a name="l15733"></a><span class="lineno">15733</span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_SHIFT                   24</span></div>
<div class="line"><a name="l15734"></a><span class="lineno">15734</span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR2_PRI_11_SHIFT))&amp;SCB_SHPR2_PRI_11_MASK)</span></div>
<div class="line"><a name="l15735"></a><span class="lineno">15735</span>&#160;<span class="comment">/* SHPR3 Bit Fields */</span></div>
<div class="line"><a name="l15736"></a><span class="lineno">15736</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l15737"></a><span class="lineno">15737</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_SHIFT                   16</span></div>
<div class="line"><a name="l15738"></a><span class="lineno">15738</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_14_SHIFT))&amp;SCB_SHPR3_PRI_14_MASK)</span></div>
<div class="line"><a name="l15739"></a><span class="lineno">15739</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_MASK                    0xFF000000u</span></div>
<div class="line"><a name="l15740"></a><span class="lineno">15740</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_SHIFT                   24</span></div>
<div class="line"><a name="l15741"></a><span class="lineno">15741</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_15_SHIFT))&amp;SCB_SHPR3_PRI_15_MASK)</span></div>
<div class="line"><a name="l15742"></a><span class="lineno">15742</span>&#160;<span class="comment">/* SHCSR Bit Fields */</span></div>
<div class="line"><a name="l15743"></a><span class="lineno">15743</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_MASK               0x1u</span></div>
<div class="line"><a name="l15744"></a><span class="lineno">15744</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_SHIFT              0</span></div>
<div class="line"><a name="l15745"></a><span class="lineno">15745</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_MASK               0x2u</span></div>
<div class="line"><a name="l15746"></a><span class="lineno">15746</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_SHIFT              1</span></div>
<div class="line"><a name="l15747"></a><span class="lineno">15747</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_MASK               0x8u</span></div>
<div class="line"><a name="l15748"></a><span class="lineno">15748</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_SHIFT              3</span></div>
<div class="line"><a name="l15749"></a><span class="lineno">15749</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_MASK                 0x80u</span></div>
<div class="line"><a name="l15750"></a><span class="lineno">15750</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_SHIFT                7</span></div>
<div class="line"><a name="l15751"></a><span class="lineno">15751</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_MASK                0x100u</span></div>
<div class="line"><a name="l15752"></a><span class="lineno">15752</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_SHIFT               8</span></div>
<div class="line"><a name="l15753"></a><span class="lineno">15753</span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_MASK                 0x400u</span></div>
<div class="line"><a name="l15754"></a><span class="lineno">15754</span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_SHIFT                10</span></div>
<div class="line"><a name="l15755"></a><span class="lineno">15755</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_MASK                0x800u</span></div>
<div class="line"><a name="l15756"></a><span class="lineno">15756</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_SHIFT               11</span></div>
<div class="line"><a name="l15757"></a><span class="lineno">15757</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_MASK            0x1000u</span></div>
<div class="line"><a name="l15758"></a><span class="lineno">15758</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_SHIFT           12</span></div>
<div class="line"><a name="l15759"></a><span class="lineno">15759</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_MASK            0x2000u</span></div>
<div class="line"><a name="l15760"></a><span class="lineno">15760</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_SHIFT           13</span></div>
<div class="line"><a name="l15761"></a><span class="lineno">15761</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_MASK            0x4000u</span></div>
<div class="line"><a name="l15762"></a><span class="lineno">15762</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_SHIFT           14</span></div>
<div class="line"><a name="l15763"></a><span class="lineno">15763</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_MASK              0x8000u</span></div>
<div class="line"><a name="l15764"></a><span class="lineno">15764</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_SHIFT             15</span></div>
<div class="line"><a name="l15765"></a><span class="lineno">15765</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_MASK               0x10000u</span></div>
<div class="line"><a name="l15766"></a><span class="lineno">15766</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_SHIFT              16</span></div>
<div class="line"><a name="l15767"></a><span class="lineno">15767</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_MASK               0x20000u</span></div>
<div class="line"><a name="l15768"></a><span class="lineno">15768</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_SHIFT              17</span></div>
<div class="line"><a name="l15769"></a><span class="lineno">15769</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_MASK               0x40000u</span></div>
<div class="line"><a name="l15770"></a><span class="lineno">15770</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_SHIFT              18</span></div>
<div class="line"><a name="l15771"></a><span class="lineno">15771</span>&#160;<span class="comment">/* CFSR Bit Fields */</span></div>
<div class="line"><a name="l15772"></a><span class="lineno">15772</span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_MASK                   0x1u</span></div>
<div class="line"><a name="l15773"></a><span class="lineno">15773</span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_SHIFT                  0</span></div>
<div class="line"><a name="l15774"></a><span class="lineno">15774</span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_MASK                   0x2u</span></div>
<div class="line"><a name="l15775"></a><span class="lineno">15775</span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_SHIFT                  1</span></div>
<div class="line"><a name="l15776"></a><span class="lineno">15776</span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_MASK                  0x8u</span></div>
<div class="line"><a name="l15777"></a><span class="lineno">15777</span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_SHIFT                 3</span></div>
<div class="line"><a name="l15778"></a><span class="lineno">15778</span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_MASK                    0x10u</span></div>
<div class="line"><a name="l15779"></a><span class="lineno">15779</span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_SHIFT                   4</span></div>
<div class="line"><a name="l15780"></a><span class="lineno">15780</span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_MASK                    0x20u</span></div>
<div class="line"><a name="l15781"></a><span class="lineno">15781</span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_SHIFT                   5</span></div>
<div class="line"><a name="l15782"></a><span class="lineno">15782</span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_MASK                  0x80u</span></div>
<div class="line"><a name="l15783"></a><span class="lineno">15783</span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_SHIFT                 7</span></div>
<div class="line"><a name="l15784"></a><span class="lineno">15784</span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_MASK                    0x100u</span></div>
<div class="line"><a name="l15785"></a><span class="lineno">15785</span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_SHIFT                   8</span></div>
<div class="line"><a name="l15786"></a><span class="lineno">15786</span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_MASK                  0x200u</span></div>
<div class="line"><a name="l15787"></a><span class="lineno">15787</span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_SHIFT                 9</span></div>
<div class="line"><a name="l15788"></a><span class="lineno">15788</span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_MASK                0x400u</span></div>
<div class="line"><a name="l15789"></a><span class="lineno">15789</span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_SHIFT               10</span></div>
<div class="line"><a name="l15790"></a><span class="lineno">15790</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_MASK                   0x800u</span></div>
<div class="line"><a name="l15791"></a><span class="lineno">15791</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_SHIFT                  11</span></div>
<div class="line"><a name="l15792"></a><span class="lineno">15792</span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_MASK                     0x1000u</span></div>
<div class="line"><a name="l15793"></a><span class="lineno">15793</span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_SHIFT                    12</span></div>
<div class="line"><a name="l15794"></a><span class="lineno">15794</span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_MASK                     0x2000u</span></div>
<div class="line"><a name="l15795"></a><span class="lineno">15795</span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_SHIFT                    13</span></div>
<div class="line"><a name="l15796"></a><span class="lineno">15796</span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_MASK                  0x8000u</span></div>
<div class="line"><a name="l15797"></a><span class="lineno">15797</span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_SHIFT                 15</span></div>
<div class="line"><a name="l15798"></a><span class="lineno">15798</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_MASK                 0x10000u</span></div>
<div class="line"><a name="l15799"></a><span class="lineno">15799</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_SHIFT                16</span></div>
<div class="line"><a name="l15800"></a><span class="lineno">15800</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_MASK                   0x20000u</span></div>
<div class="line"><a name="l15801"></a><span class="lineno">15801</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_SHIFT                  17</span></div>
<div class="line"><a name="l15802"></a><span class="lineno">15802</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_MASK                      0x40000u</span></div>
<div class="line"><a name="l15803"></a><span class="lineno">15803</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_SHIFT                     18</span></div>
<div class="line"><a name="l15804"></a><span class="lineno">15804</span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_MASK                       0x80000u</span></div>
<div class="line"><a name="l15805"></a><span class="lineno">15805</span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_SHIFT                      19</span></div>
<div class="line"><a name="l15806"></a><span class="lineno">15806</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_MASK                  0x1000000u</span></div>
<div class="line"><a name="l15807"></a><span class="lineno">15807</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_SHIFT                 24</span></div>
<div class="line"><a name="l15808"></a><span class="lineno">15808</span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_MASK                  0x2000000u</span></div>
<div class="line"><a name="l15809"></a><span class="lineno">15809</span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_SHIFT                 25</span></div>
<div class="line"><a name="l15810"></a><span class="lineno">15810</span>&#160;<span class="comment">/* HFSR Bit Fields */</span></div>
<div class="line"><a name="l15811"></a><span class="lineno">15811</span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_MASK                    0x2u</span></div>
<div class="line"><a name="l15812"></a><span class="lineno">15812</span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_SHIFT                   1</span></div>
<div class="line"><a name="l15813"></a><span class="lineno">15813</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_MASK                     0x40000000u</span></div>
<div class="line"><a name="l15814"></a><span class="lineno">15814</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_SHIFT                    30</span></div>
<div class="line"><a name="l15815"></a><span class="lineno">15815</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_MASK                   0x80000000u</span></div>
<div class="line"><a name="l15816"></a><span class="lineno">15816</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_SHIFT                  31</span></div>
<div class="line"><a name="l15817"></a><span class="lineno">15817</span>&#160;<span class="comment">/* DFSR Bit Fields */</span></div>
<div class="line"><a name="l15818"></a><span class="lineno">15818</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_MASK                     0x1u</span></div>
<div class="line"><a name="l15819"></a><span class="lineno">15819</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_SHIFT                    0</span></div>
<div class="line"><a name="l15820"></a><span class="lineno">15820</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_MASK                       0x2u</span></div>
<div class="line"><a name="l15821"></a><span class="lineno">15821</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_SHIFT                      1</span></div>
<div class="line"><a name="l15822"></a><span class="lineno">15822</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_MASK                    0x4u</span></div>
<div class="line"><a name="l15823"></a><span class="lineno">15823</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_SHIFT                   2</span></div>
<div class="line"><a name="l15824"></a><span class="lineno">15824</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_MASK                     0x8u</span></div>
<div class="line"><a name="l15825"></a><span class="lineno">15825</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_SHIFT                    3</span></div>
<div class="line"><a name="l15826"></a><span class="lineno">15826</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_MASK                   0x10u</span></div>
<div class="line"><a name="l15827"></a><span class="lineno">15827</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_SHIFT                  4</span></div>
<div class="line"><a name="l15828"></a><span class="lineno">15828</span>&#160;<span class="comment">/* MMFAR Bit Fields */</span></div>
<div class="line"><a name="l15829"></a><span class="lineno">15829</span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l15830"></a><span class="lineno">15830</span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS_SHIFT                  0</span></div>
<div class="line"><a name="l15831"></a><span class="lineno">15831</span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_MMFAR_ADDRESS_SHIFT))&amp;SCB_MMFAR_ADDRESS_MASK)</span></div>
<div class="line"><a name="l15832"></a><span class="lineno">15832</span>&#160;<span class="comment">/* BFAR Bit Fields */</span></div>
<div class="line"><a name="l15833"></a><span class="lineno">15833</span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l15834"></a><span class="lineno">15834</span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS_SHIFT                   0</span></div>
<div class="line"><a name="l15835"></a><span class="lineno">15835</span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_BFAR_ADDRESS_SHIFT))&amp;SCB_BFAR_ADDRESS_MASK)</span></div>
<div class="line"><a name="l15836"></a><span class="lineno">15836</span>&#160;<span class="comment">/* AFSR Bit Fields */</span></div>
<div class="line"><a name="l15837"></a><span class="lineno">15837</span>&#160;<span class="preprocessor">#define SCB_AFSR_AUXFAULT_MASK                   0xFFFFFFFFu</span></div>
<div class="line"><a name="l15838"></a><span class="lineno">15838</span>&#160;<span class="preprocessor">#define SCB_AFSR_AUXFAULT_SHIFT                  0</span></div>
<div class="line"><a name="l15839"></a><span class="lineno">15839</span>&#160;<span class="preprocessor">#define SCB_AFSR_AUXFAULT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AFSR_AUXFAULT_SHIFT))&amp;SCB_AFSR_AUXFAULT_MASK)</span></div>
<div class="line"><a name="l15840"></a><span class="lineno">15840</span>&#160;<span class="comment">/* CPACR Bit Fields */</span></div>
<div class="line"><a name="l15841"></a><span class="lineno">15841</span>&#160;<span class="preprocessor">#define SCB_CPACR_CP10_MASK                      0x300000u</span></div>
<div class="line"><a name="l15842"></a><span class="lineno">15842</span>&#160;<span class="preprocessor">#define SCB_CPACR_CP10_SHIFT                     20</span></div>
<div class="line"><a name="l15843"></a><span class="lineno">15843</span>&#160;<span class="preprocessor">#define SCB_CPACR_CP10(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPACR_CP10_SHIFT))&amp;SCB_CPACR_CP10_MASK)</span></div>
<div class="line"><a name="l15844"></a><span class="lineno">15844</span>&#160;<span class="preprocessor">#define SCB_CPACR_CP11_MASK                      0xC00000u</span></div>
<div class="line"><a name="l15845"></a><span class="lineno">15845</span>&#160;<span class="preprocessor">#define SCB_CPACR_CP11_SHIFT                     22</span></div>
<div class="line"><a name="l15846"></a><span class="lineno">15846</span>&#160;<span class="preprocessor">#define SCB_CPACR_CP11(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPACR_CP11_SHIFT))&amp;SCB_CPACR_CP11_MASK)</span></div>
<div class="line"><a name="l15847"></a><span class="lineno">15847</span>&#160; <span class="comment">/* end of group SCB_Register_Masks */</span></div>
<div class="line"><a name="l15851"></a><span class="lineno">15851</span>&#160;</div>
<div class="line"><a name="l15852"></a><span class="lineno">15852</span>&#160;</div>
<div class="line"><a name="l15853"></a><span class="lineno">15853</span>&#160;<span class="comment">/* SCB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l15855"></a><span class="lineno"><a class="line" href="group___s_c_b___peripheral.html#gaf22864785770f832103e904244e078cb">15855</a></span>&#160;<span class="preprocessor">#define SystemControl_BASE_PTR                   ((SCB_MemMapPtr)0xE000E000u)</span></div>
<div class="line"><a name="l15856"></a><span class="lineno">15856</span>&#160;</div>
<div class="line"><a name="l15857"></a><span class="lineno"><a class="line" href="group___s_c_b___peripheral.html#gaf74b4dbfa6fd0a5607314e170a0c1d48">15857</a></span>&#160;<span class="preprocessor">#define SCB_BASE_PTRS                            { SystemControl_BASE_PTR }</span></div>
<div class="line"><a name="l15858"></a><span class="lineno">15858</span>&#160;</div>
<div class="line"><a name="l15859"></a><span class="lineno">15859</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15860"></a><span class="lineno">15860</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div>
<div class="line"><a name="l15861"></a><span class="lineno">15861</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15862"></a><span class="lineno">15862</span>&#160;</div>
<div class="line"><a name="l15869"></a><span class="lineno">15869</span>&#160;<span class="comment">/* SCB - Register instance definitions */</span></div>
<div class="line"><a name="l15870"></a><span class="lineno">15870</span>&#160;<span class="comment">/* SystemControl */</span></div>
<div class="line"><a name="l15871"></a><span class="lineno">15871</span>&#160;<span class="preprocessor">#define SCB_ACTLR                                SCB_ACTLR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15872"></a><span class="lineno">15872</span>&#160;<span class="preprocessor">#define SCB_CPUID                                SCB_CPUID_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15873"></a><span class="lineno">15873</span>&#160;<span class="preprocessor">#define SCB_ICSR                                 SCB_ICSR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15874"></a><span class="lineno">15874</span>&#160;<span class="preprocessor">#define SCB_VTOR                                 SCB_VTOR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15875"></a><span class="lineno">15875</span>&#160;<span class="preprocessor">#define SCB_AIRCR                                SCB_AIRCR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15876"></a><span class="lineno">15876</span>&#160;<span class="preprocessor">#define SCB_SCR                                  SCB_SCR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15877"></a><span class="lineno">15877</span>&#160;<span class="preprocessor">#define SCB_CCR                                  SCB_CCR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15878"></a><span class="lineno">15878</span>&#160;<span class="preprocessor">#define SCB_SHPR1                                SCB_SHPR1_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15879"></a><span class="lineno">15879</span>&#160;<span class="preprocessor">#define SCB_SHPR2                                SCB_SHPR2_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15880"></a><span class="lineno">15880</span>&#160;<span class="preprocessor">#define SCB_SHPR3                                SCB_SHPR3_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15881"></a><span class="lineno">15881</span>&#160;<span class="preprocessor">#define SCB_SHCSR                                SCB_SHCSR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15882"></a><span class="lineno">15882</span>&#160;<span class="preprocessor">#define SCB_CFSR                                 SCB_CFSR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15883"></a><span class="lineno">15883</span>&#160;<span class="preprocessor">#define SCB_HFSR                                 SCB_HFSR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15884"></a><span class="lineno">15884</span>&#160;<span class="preprocessor">#define SCB_DFSR                                 SCB_DFSR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15885"></a><span class="lineno">15885</span>&#160;<span class="preprocessor">#define SCB_MMFAR                                SCB_MMFAR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15886"></a><span class="lineno">15886</span>&#160;<span class="preprocessor">#define SCB_BFAR                                 SCB_BFAR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15887"></a><span class="lineno">15887</span>&#160;<span class="preprocessor">#define SCB_AFSR                                 SCB_AFSR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15888"></a><span class="lineno">15888</span>&#160;<span class="preprocessor">#define SCB_CPACR                                SCB_CPACR_REG(SystemControl_BASE_PTR)</span></div>
<div class="line"><a name="l15889"></a><span class="lineno">15889</span>&#160; <span class="comment">/* end of group SCB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15893"></a><span class="lineno">15893</span>&#160;</div>
<div class="line"><a name="l15894"></a><span class="lineno">15894</span>&#160; <span class="comment">/* end of group SCB_Peripheral */</span></div>
<div class="line"><a name="l15898"></a><span class="lineno">15898</span>&#160;</div>
<div class="line"><a name="l15899"></a><span class="lineno">15899</span>&#160;</div>
<div class="line"><a name="l15900"></a><span class="lineno">15900</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15901"></a><span class="lineno">15901</span>&#160;<span class="comment">   -- SDHC</span></div>
<div class="line"><a name="l15902"></a><span class="lineno">15902</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15903"></a><span class="lineno">15903</span>&#160;</div>
<div class="line"><a name="l15910"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html">15910</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_d_h_c___mem_map.html">SDHC_MemMap</a> {</div>
<div class="line"><a name="l15911"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ab31a362061944d6279ddb9477319dadf">15911</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#ab31a362061944d6279ddb9477319dadf">DSADDR</a>;                                 </div>
<div class="line"><a name="l15912"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a0a3c9777e2dc6450d432235b772eddda">15912</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a0a3c9777e2dc6450d432235b772eddda">BLKATTR</a>;                                </div>
<div class="line"><a name="l15913"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a74b8ea7db5c12a06f19e8054bba5c2b3">15913</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a74b8ea7db5c12a06f19e8054bba5c2b3">CMDARG</a>;                                 </div>
<div class="line"><a name="l15914"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ad6c008e044af83f7411e51258f111c48">15914</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#ad6c008e044af83f7411e51258f111c48">XFERTYP</a>;                                </div>
<div class="line"><a name="l15915"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ad68e1706e76585042d163c6798c0f545">15915</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#ad68e1706e76585042d163c6798c0f545">CMDRSP</a>[4];                              </div>
<div class="line"><a name="l15916"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a35328e0ac868a1173f45025dfe9d064a">15916</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a35328e0ac868a1173f45025dfe9d064a">DATPORT</a>;                                </div>
<div class="line"><a name="l15917"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ad0cb5c4547908b9fc980737545a49824">15917</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#ad0cb5c4547908b9fc980737545a49824">PRSSTAT</a>;                                </div>
<div class="line"><a name="l15918"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a432bb135855124848d9d885a4f31d88f">15918</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a432bb135855124848d9d885a4f31d88f">PROCTL</a>;                                 </div>
<div class="line"><a name="l15919"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ae3204e728de4488f0b3569d1ebac78ae">15919</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#ae3204e728de4488f0b3569d1ebac78ae">SYSCTL</a>;                                 </div>
<div class="line"><a name="l15920"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#accf3cc2723054bbe32bb641e670d19e3">15920</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#accf3cc2723054bbe32bb641e670d19e3">IRQSTAT</a>;                                </div>
<div class="line"><a name="l15921"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a6bc70391d95768a1b757bf17731f5f97">15921</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a6bc70391d95768a1b757bf17731f5f97">IRQSTATEN</a>;                              </div>
<div class="line"><a name="l15922"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a21516e4f38134a06a1f1dc718676e72e">15922</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a21516e4f38134a06a1f1dc718676e72e">IRQSIGEN</a>;                               </div>
<div class="line"><a name="l15923"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a3d4ff140cfa30e28f82a66490103dc18">15923</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a3d4ff140cfa30e28f82a66490103dc18">AC12ERR</a>;                                </div>
<div class="line"><a name="l15924"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ae8e1450bf44904b339a9d799f54f2847">15924</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#ae8e1450bf44904b339a9d799f54f2847">HTCAPBLT</a>;                               </div>
<div class="line"><a name="l15925"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a8c1eb45065f5eb8878fc02701f2a6750">15925</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a8c1eb45065f5eb8878fc02701f2a6750">WML</a>;                                    </div>
<div class="line"><a name="l15926"></a><span class="lineno">15926</span>&#160;  uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l15927"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a6a098ed78e71b25e706ddcc64960aae7">15927</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a6a098ed78e71b25e706ddcc64960aae7">FEVT</a>;                                   </div>
<div class="line"><a name="l15928"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a23a2344d2bcccb1d642214ffa2d011cc">15928</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a23a2344d2bcccb1d642214ffa2d011cc">ADMAES</a>;                                 </div>
<div class="line"><a name="l15929"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#add3530fe9767f7ef0f6401c049cd0d6f">15929</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#add3530fe9767f7ef0f6401c049cd0d6f">ADSADDR</a>;                                </div>
<div class="line"><a name="l15930"></a><span class="lineno">15930</span>&#160;  uint8_t RESERVED_1[100];</div>
<div class="line"><a name="l15931"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ac3938ee338b7499c8b1cebed71604299">15931</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#ac3938ee338b7499c8b1cebed71604299">VENDOR</a>;                                 </div>
<div class="line"><a name="l15932"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a624306ff04a5ff80059afce5d4e8cf3e">15932</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a624306ff04a5ff80059afce5d4e8cf3e">MMCBOOT</a>;                                </div>
<div class="line"><a name="l15933"></a><span class="lineno">15933</span>&#160;  uint8_t RESERVED_2[52];</div>
<div class="line"><a name="l15934"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a27ec00dc3be305a561fae9978fe799a2">15934</a></span>&#160;  uint32_t <a class="code" href="struct_s_d_h_c___mem_map.html#a27ec00dc3be305a561fae9978fe799a2">HOSTVER</a>;                                </div>
<div class="line"><a name="l15935"></a><span class="lineno">15935</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_d_h_c___peripheral.html#ga6da8531f7cf8afb4899b93b54ac58054">SDHC_MemMapPtr</a>;</div>
<div class="line"><a name="l15936"></a><span class="lineno">15936</span>&#160;</div>
<div class="line"><a name="l15937"></a><span class="lineno">15937</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15938"></a><span class="lineno">15938</span>&#160;<span class="comment">   -- SDHC - Register accessor macros</span></div>
<div class="line"><a name="l15939"></a><span class="lineno">15939</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15940"></a><span class="lineno">15940</span>&#160;</div>
<div class="line"><a name="l15947"></a><span class="lineno">15947</span>&#160;<span class="comment">/* SDHC - Register accessors */</span></div>
<div class="line"><a name="l15948"></a><span class="lineno">15948</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_REG(base)                    ((base)-&gt;DSADDR)</span></div>
<div class="line"><a name="l15949"></a><span class="lineno">15949</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_REG(base)                   ((base)-&gt;BLKATTR)</span></div>
<div class="line"><a name="l15950"></a><span class="lineno">15950</span>&#160;<span class="preprocessor">#define SDHC_CMDARG_REG(base)                    ((base)-&gt;CMDARG)</span></div>
<div class="line"><a name="l15951"></a><span class="lineno">15951</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_REG(base)                   ((base)-&gt;XFERTYP)</span></div>
<div class="line"><a name="l15952"></a><span class="lineno">15952</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_REG(base,index)              ((base)-&gt;CMDRSP[index])</span></div>
<div class="line"><a name="l15953"></a><span class="lineno">15953</span>&#160;<span class="preprocessor">#define SDHC_DATPORT_REG(base)                   ((base)-&gt;DATPORT)</span></div>
<div class="line"><a name="l15954"></a><span class="lineno">15954</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_REG(base)                   ((base)-&gt;PRSSTAT)</span></div>
<div class="line"><a name="l15955"></a><span class="lineno">15955</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_REG(base)                    ((base)-&gt;PROCTL)</span></div>
<div class="line"><a name="l15956"></a><span class="lineno">15956</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_REG(base)                    ((base)-&gt;SYSCTL)</span></div>
<div class="line"><a name="l15957"></a><span class="lineno">15957</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_REG(base)                   ((base)-&gt;IRQSTAT)</span></div>
<div class="line"><a name="l15958"></a><span class="lineno">15958</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_REG(base)                 ((base)-&gt;IRQSTATEN)</span></div>
<div class="line"><a name="l15959"></a><span class="lineno">15959</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_REG(base)                  ((base)-&gt;IRQSIGEN)</span></div>
<div class="line"><a name="l15960"></a><span class="lineno">15960</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_REG(base)                   ((base)-&gt;AC12ERR)</span></div>
<div class="line"><a name="l15961"></a><span class="lineno">15961</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_REG(base)                  ((base)-&gt;HTCAPBLT)</span></div>
<div class="line"><a name="l15962"></a><span class="lineno">15962</span>&#160;<span class="preprocessor">#define SDHC_WML_REG(base)                       ((base)-&gt;WML)</span></div>
<div class="line"><a name="l15963"></a><span class="lineno">15963</span>&#160;<span class="preprocessor">#define SDHC_FEVT_REG(base)                      ((base)-&gt;FEVT)</span></div>
<div class="line"><a name="l15964"></a><span class="lineno">15964</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_REG(base)                    ((base)-&gt;ADMAES)</span></div>
<div class="line"><a name="l15965"></a><span class="lineno">15965</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_REG(base)                   ((base)-&gt;ADSADDR)</span></div>
<div class="line"><a name="l15966"></a><span class="lineno">15966</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_REG(base)                    ((base)-&gt;VENDOR)</span></div>
<div class="line"><a name="l15967"></a><span class="lineno">15967</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_REG(base)                   ((base)-&gt;MMCBOOT)</span></div>
<div class="line"><a name="l15968"></a><span class="lineno">15968</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_REG(base)                   ((base)-&gt;HOSTVER)</span></div>
<div class="line"><a name="l15969"></a><span class="lineno">15969</span>&#160; <span class="comment">/* end of group SDHC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l15973"></a><span class="lineno">15973</span>&#160;</div>
<div class="line"><a name="l15974"></a><span class="lineno">15974</span>&#160;</div>
<div class="line"><a name="l15975"></a><span class="lineno">15975</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l15976"></a><span class="lineno">15976</span>&#160;<span class="comment">   -- SDHC Register Masks</span></div>
<div class="line"><a name="l15977"></a><span class="lineno">15977</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l15978"></a><span class="lineno">15978</span>&#160;</div>
<div class="line"><a name="l15984"></a><span class="lineno">15984</span>&#160;<span class="comment">/* DSADDR Bit Fields */</span></div>
<div class="line"><a name="l15985"></a><span class="lineno">15985</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_MASK                  0xFFFFFFFCu</span></div>
<div class="line"><a name="l15986"></a><span class="lineno">15986</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_SHIFT                 2</span></div>
<div class="line"><a name="l15987"></a><span class="lineno">15987</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DSADDR_DSADDR_SHIFT))&amp;SDHC_DSADDR_DSADDR_MASK)</span></div>
<div class="line"><a name="l15988"></a><span class="lineno">15988</span>&#160;<span class="comment">/* BLKATTR Bit Fields */</span></div>
<div class="line"><a name="l15989"></a><span class="lineno">15989</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_MASK                0x1FFFu</span></div>
<div class="line"><a name="l15990"></a><span class="lineno">15990</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_SHIFT               0</span></div>
<div class="line"><a name="l15991"></a><span class="lineno">15991</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKSIZE_SHIFT))&amp;SDHC_BLKATTR_BLKSIZE_MASK)</span></div>
<div class="line"><a name="l15992"></a><span class="lineno">15992</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_MASK                 0xFFFF0000u</span></div>
<div class="line"><a name="l15993"></a><span class="lineno">15993</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_SHIFT                16</span></div>
<div class="line"><a name="l15994"></a><span class="lineno">15994</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKCNT_SHIFT))&amp;SDHC_BLKATTR_BLKCNT_MASK)</span></div>
<div class="line"><a name="l15995"></a><span class="lineno">15995</span>&#160;<span class="comment">/* CMDARG Bit Fields */</span></div>
<div class="line"><a name="l15996"></a><span class="lineno">15996</span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_MASK                  0xFFFFFFFFu</span></div>
<div class="line"><a name="l15997"></a><span class="lineno">15997</span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_SHIFT                 0</span></div>
<div class="line"><a name="l15998"></a><span class="lineno">15998</span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDARG_CMDARG_SHIFT))&amp;SDHC_CMDARG_CMDARG_MASK)</span></div>
<div class="line"><a name="l15999"></a><span class="lineno">15999</span>&#160;<span class="comment">/* XFERTYP Bit Fields */</span></div>
<div class="line"><a name="l16000"></a><span class="lineno">16000</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_MASK                  0x1u</span></div>
<div class="line"><a name="l16001"></a><span class="lineno">16001</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_SHIFT                 0</span></div>
<div class="line"><a name="l16002"></a><span class="lineno">16002</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_MASK                   0x2u</span></div>
<div class="line"><a name="l16003"></a><span class="lineno">16003</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_SHIFT                  1</span></div>
<div class="line"><a name="l16004"></a><span class="lineno">16004</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_MASK                 0x4u</span></div>
<div class="line"><a name="l16005"></a><span class="lineno">16005</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_SHIFT                2</span></div>
<div class="line"><a name="l16006"></a><span class="lineno">16006</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_MASK                 0x10u</span></div>
<div class="line"><a name="l16007"></a><span class="lineno">16007</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_SHIFT                4</span></div>
<div class="line"><a name="l16008"></a><span class="lineno">16008</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_MASK                 0x20u</span></div>
<div class="line"><a name="l16009"></a><span class="lineno">16009</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_SHIFT                5</span></div>
<div class="line"><a name="l16010"></a><span class="lineno">16010</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_MASK                 0x30000u</span></div>
<div class="line"><a name="l16011"></a><span class="lineno">16011</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_SHIFT                16</span></div>
<div class="line"><a name="l16012"></a><span class="lineno">16012</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_RSPTYP_SHIFT))&amp;SDHC_XFERTYP_RSPTYP_MASK)</span></div>
<div class="line"><a name="l16013"></a><span class="lineno">16013</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_MASK                  0x80000u</span></div>
<div class="line"><a name="l16014"></a><span class="lineno">16014</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_SHIFT                 19</span></div>
<div class="line"><a name="l16015"></a><span class="lineno">16015</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_MASK                  0x100000u</span></div>
<div class="line"><a name="l16016"></a><span class="lineno">16016</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_SHIFT                 20</span></div>
<div class="line"><a name="l16017"></a><span class="lineno">16017</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_MASK                  0x200000u</span></div>
<div class="line"><a name="l16018"></a><span class="lineno">16018</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_SHIFT                 21</span></div>
<div class="line"><a name="l16019"></a><span class="lineno">16019</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_MASK                 0xC00000u</span></div>
<div class="line"><a name="l16020"></a><span class="lineno">16020</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_SHIFT                22</span></div>
<div class="line"><a name="l16021"></a><span class="lineno">16021</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDTYP_SHIFT))&amp;SDHC_XFERTYP_CMDTYP_MASK)</span></div>
<div class="line"><a name="l16022"></a><span class="lineno">16022</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_MASK                 0x3F000000u</span></div>
<div class="line"><a name="l16023"></a><span class="lineno">16023</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_SHIFT                24</span></div>
<div class="line"><a name="l16024"></a><span class="lineno">16024</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDINX_SHIFT))&amp;SDHC_XFERTYP_CMDINX_MASK)</span></div>
<div class="line"><a name="l16025"></a><span class="lineno">16025</span>&#160;<span class="comment">/* CMDRSP Bit Fields */</span></div>
<div class="line"><a name="l16026"></a><span class="lineno">16026</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l16027"></a><span class="lineno">16027</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_SHIFT                0</span></div>
<div class="line"><a name="l16028"></a><span class="lineno">16028</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP0_SHIFT))&amp;SDHC_CMDRSP_CMDRSP0_MASK)</span></div>
<div class="line"><a name="l16029"></a><span class="lineno">16029</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l16030"></a><span class="lineno">16030</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_SHIFT                0</span></div>
<div class="line"><a name="l16031"></a><span class="lineno">16031</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP1_SHIFT))&amp;SDHC_CMDRSP_CMDRSP1_MASK)</span></div>
<div class="line"><a name="l16032"></a><span class="lineno">16032</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l16033"></a><span class="lineno">16033</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_SHIFT                0</span></div>
<div class="line"><a name="l16034"></a><span class="lineno">16034</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP2_SHIFT))&amp;SDHC_CMDRSP_CMDRSP2_MASK)</span></div>
<div class="line"><a name="l16035"></a><span class="lineno">16035</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_MASK                 0xFFFFFFFFu</span></div>
<div class="line"><a name="l16036"></a><span class="lineno">16036</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_SHIFT                0</span></div>
<div class="line"><a name="l16037"></a><span class="lineno">16037</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP3_SHIFT))&amp;SDHC_CMDRSP_CMDRSP3_MASK)</span></div>
<div class="line"><a name="l16038"></a><span class="lineno">16038</span>&#160;<span class="comment">/* DATPORT Bit Fields */</span></div>
<div class="line"><a name="l16039"></a><span class="lineno">16039</span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_MASK                0xFFFFFFFFu</span></div>
<div class="line"><a name="l16040"></a><span class="lineno">16040</span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_SHIFT               0</span></div>
<div class="line"><a name="l16041"></a><span class="lineno">16041</span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DATPORT_DATCONT_SHIFT))&amp;SDHC_DATPORT_DATCONT_MASK)</span></div>
<div class="line"><a name="l16042"></a><span class="lineno">16042</span>&#160;<span class="comment">/* PRSSTAT Bit Fields */</span></div>
<div class="line"><a name="l16043"></a><span class="lineno">16043</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_MASK                   0x1u</span></div>
<div class="line"><a name="l16044"></a><span class="lineno">16044</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_SHIFT                  0</span></div>
<div class="line"><a name="l16045"></a><span class="lineno">16045</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_MASK                  0x2u</span></div>
<div class="line"><a name="l16046"></a><span class="lineno">16046</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_SHIFT                 1</span></div>
<div class="line"><a name="l16047"></a><span class="lineno">16047</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_MASK                    0x4u</span></div>
<div class="line"><a name="l16048"></a><span class="lineno">16048</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_SHIFT                   2</span></div>
<div class="line"><a name="l16049"></a><span class="lineno">16049</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_MASK                  0x8u</span></div>
<div class="line"><a name="l16050"></a><span class="lineno">16050</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_SHIFT                 3</span></div>
<div class="line"><a name="l16051"></a><span class="lineno">16051</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_MASK                 0x10u</span></div>
<div class="line"><a name="l16052"></a><span class="lineno">16052</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_SHIFT                4</span></div>
<div class="line"><a name="l16053"></a><span class="lineno">16053</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_MASK                 0x20u</span></div>
<div class="line"><a name="l16054"></a><span class="lineno">16054</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_SHIFT                5</span></div>
<div class="line"><a name="l16055"></a><span class="lineno">16055</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_MASK                 0x40u</span></div>
<div class="line"><a name="l16056"></a><span class="lineno">16056</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_SHIFT                6</span></div>
<div class="line"><a name="l16057"></a><span class="lineno">16057</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_MASK                  0x80u</span></div>
<div class="line"><a name="l16058"></a><span class="lineno">16058</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_SHIFT                 7</span></div>
<div class="line"><a name="l16059"></a><span class="lineno">16059</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_MASK                    0x100u</span></div>
<div class="line"><a name="l16060"></a><span class="lineno">16060</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_SHIFT                   8</span></div>
<div class="line"><a name="l16061"></a><span class="lineno">16061</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_MASK                    0x200u</span></div>
<div class="line"><a name="l16062"></a><span class="lineno">16062</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_SHIFT                   9</span></div>
<div class="line"><a name="l16063"></a><span class="lineno">16063</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_MASK                   0x400u</span></div>
<div class="line"><a name="l16064"></a><span class="lineno">16064</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_SHIFT                  10</span></div>
<div class="line"><a name="l16065"></a><span class="lineno">16065</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_MASK                   0x800u</span></div>
<div class="line"><a name="l16066"></a><span class="lineno">16066</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_SHIFT                  11</span></div>
<div class="line"><a name="l16067"></a><span class="lineno">16067</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_MASK                   0x10000u</span></div>
<div class="line"><a name="l16068"></a><span class="lineno">16068</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_SHIFT                  16</span></div>
<div class="line"><a name="l16069"></a><span class="lineno">16069</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_MASK                   0x800000u</span></div>
<div class="line"><a name="l16070"></a><span class="lineno">16070</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_SHIFT                  23</span></div>
<div class="line"><a name="l16071"></a><span class="lineno">16071</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK                   0xFF000000u</span></div>
<div class="line"><a name="l16072"></a><span class="lineno">16072</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_SHIFT                  24</span></div>
<div class="line"><a name="l16073"></a><span class="lineno">16073</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PRSSTAT_DLSL_SHIFT))&amp;SDHC_PRSSTAT_DLSL_MASK)</span></div>
<div class="line"><a name="l16074"></a><span class="lineno">16074</span>&#160;<span class="comment">/* PROCTL Bit Fields */</span></div>
<div class="line"><a name="l16075"></a><span class="lineno">16075</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_MASK                    0x1u</span></div>
<div class="line"><a name="l16076"></a><span class="lineno">16076</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_SHIFT                   0</span></div>
<div class="line"><a name="l16077"></a><span class="lineno">16077</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_MASK                     0x6u</span></div>
<div class="line"><a name="l16078"></a><span class="lineno">16078</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_SHIFT                    1</span></div>
<div class="line"><a name="l16079"></a><span class="lineno">16079</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DTW_SHIFT))&amp;SDHC_PROCTL_DTW_MASK)</span></div>
<div class="line"><a name="l16080"></a><span class="lineno">16080</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_MASK                    0x8u</span></div>
<div class="line"><a name="l16081"></a><span class="lineno">16081</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_SHIFT                   3</span></div>
<div class="line"><a name="l16082"></a><span class="lineno">16082</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK                   0x30u</span></div>
<div class="line"><a name="l16083"></a><span class="lineno">16083</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_SHIFT                  4</span></div>
<div class="line"><a name="l16084"></a><span class="lineno">16084</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_EMODE_SHIFT))&amp;SDHC_PROCTL_EMODE_MASK)</span></div>
<div class="line"><a name="l16085"></a><span class="lineno">16085</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_MASK                    0x40u</span></div>
<div class="line"><a name="l16086"></a><span class="lineno">16086</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_SHIFT                   6</span></div>
<div class="line"><a name="l16087"></a><span class="lineno">16087</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_MASK                    0x80u</span></div>
<div class="line"><a name="l16088"></a><span class="lineno">16088</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_SHIFT                   7</span></div>
<div class="line"><a name="l16089"></a><span class="lineno">16089</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_MASK                    0x300u</span></div>
<div class="line"><a name="l16090"></a><span class="lineno">16090</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_SHIFT                   8</span></div>
<div class="line"><a name="l16091"></a><span class="lineno">16091</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DMAS_SHIFT))&amp;SDHC_PROCTL_DMAS_MASK)</span></div>
<div class="line"><a name="l16092"></a><span class="lineno">16092</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_MASK                 0x10000u</span></div>
<div class="line"><a name="l16093"></a><span class="lineno">16093</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_SHIFT                16</span></div>
<div class="line"><a name="l16094"></a><span class="lineno">16094</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_MASK                    0x20000u</span></div>
<div class="line"><a name="l16095"></a><span class="lineno">16095</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_SHIFT                   17</span></div>
<div class="line"><a name="l16096"></a><span class="lineno">16096</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_MASK                   0x40000u</span></div>
<div class="line"><a name="l16097"></a><span class="lineno">16097</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_SHIFT                  18</span></div>
<div class="line"><a name="l16098"></a><span class="lineno">16098</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_MASK                    0x80000u</span></div>
<div class="line"><a name="l16099"></a><span class="lineno">16099</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_SHIFT                   19</span></div>
<div class="line"><a name="l16100"></a><span class="lineno">16100</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_MASK                  0x1000000u</span></div>
<div class="line"><a name="l16101"></a><span class="lineno">16101</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_SHIFT                 24</span></div>
<div class="line"><a name="l16102"></a><span class="lineno">16102</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_MASK                  0x2000000u</span></div>
<div class="line"><a name="l16103"></a><span class="lineno">16103</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_SHIFT                 25</span></div>
<div class="line"><a name="l16104"></a><span class="lineno">16104</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_MASK                   0x4000000u</span></div>
<div class="line"><a name="l16105"></a><span class="lineno">16105</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_SHIFT                  26</span></div>
<div class="line"><a name="l16106"></a><span class="lineno">16106</span>&#160;<span class="comment">/* SYSCTL Bit Fields */</span></div>
<div class="line"><a name="l16107"></a><span class="lineno">16107</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_MASK                   0x1u</span></div>
<div class="line"><a name="l16108"></a><span class="lineno">16108</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_SHIFT                  0</span></div>
<div class="line"><a name="l16109"></a><span class="lineno">16109</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_MASK                   0x2u</span></div>
<div class="line"><a name="l16110"></a><span class="lineno">16110</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_SHIFT                  1</span></div>
<div class="line"><a name="l16111"></a><span class="lineno">16111</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_MASK                   0x4u</span></div>
<div class="line"><a name="l16112"></a><span class="lineno">16112</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_SHIFT                  2</span></div>
<div class="line"><a name="l16113"></a><span class="lineno">16113</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_MASK                 0x8u</span></div>
<div class="line"><a name="l16114"></a><span class="lineno">16114</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_SHIFT                3</span></div>
<div class="line"><a name="l16115"></a><span class="lineno">16115</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK                     0xF0u</span></div>
<div class="line"><a name="l16116"></a><span class="lineno">16116</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_SHIFT                    4</span></div>
<div class="line"><a name="l16117"></a><span class="lineno">16117</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DVS_SHIFT))&amp;SDHC_SYSCTL_DVS_MASK)</span></div>
<div class="line"><a name="l16118"></a><span class="lineno">16118</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK                 0xFF00u</span></div>
<div class="line"><a name="l16119"></a><span class="lineno">16119</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_SHIFT                8</span></div>
<div class="line"><a name="l16120"></a><span class="lineno">16120</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_SDCLKFS_SHIFT))&amp;SDHC_SYSCTL_SDCLKFS_MASK)</span></div>
<div class="line"><a name="l16121"></a><span class="lineno">16121</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK                   0xF0000u</span></div>
<div class="line"><a name="l16122"></a><span class="lineno">16122</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_SHIFT                  16</span></div>
<div class="line"><a name="l16123"></a><span class="lineno">16123</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DTOCV_SHIFT))&amp;SDHC_SYSCTL_DTOCV_MASK)</span></div>
<div class="line"><a name="l16124"></a><span class="lineno">16124</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_MASK                    0x1000000u</span></div>
<div class="line"><a name="l16125"></a><span class="lineno">16125</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_SHIFT                   24</span></div>
<div class="line"><a name="l16126"></a><span class="lineno">16126</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_MASK                    0x2000000u</span></div>
<div class="line"><a name="l16127"></a><span class="lineno">16127</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_SHIFT                   25</span></div>
<div class="line"><a name="l16128"></a><span class="lineno">16128</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_MASK                    0x4000000u</span></div>
<div class="line"><a name="l16129"></a><span class="lineno">16129</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_SHIFT                   26</span></div>
<div class="line"><a name="l16130"></a><span class="lineno">16130</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_MASK                   0x8000000u</span></div>
<div class="line"><a name="l16131"></a><span class="lineno">16131</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_SHIFT                  27</span></div>
<div class="line"><a name="l16132"></a><span class="lineno">16132</span>&#160;<span class="comment">/* IRQSTAT Bit Fields */</span></div>
<div class="line"><a name="l16133"></a><span class="lineno">16133</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_MASK                     0x1u</span></div>
<div class="line"><a name="l16134"></a><span class="lineno">16134</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_SHIFT                    0</span></div>
<div class="line"><a name="l16135"></a><span class="lineno">16135</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_MASK                     0x2u</span></div>
<div class="line"><a name="l16136"></a><span class="lineno">16136</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_SHIFT                    1</span></div>
<div class="line"><a name="l16137"></a><span class="lineno">16137</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_MASK                    0x4u</span></div>
<div class="line"><a name="l16138"></a><span class="lineno">16138</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_SHIFT                   2</span></div>
<div class="line"><a name="l16139"></a><span class="lineno">16139</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_MASK                   0x8u</span></div>
<div class="line"><a name="l16140"></a><span class="lineno">16140</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_SHIFT                  3</span></div>
<div class="line"><a name="l16141"></a><span class="lineno">16141</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_MASK                    0x10u</span></div>
<div class="line"><a name="l16142"></a><span class="lineno">16142</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_SHIFT                   4</span></div>
<div class="line"><a name="l16143"></a><span class="lineno">16143</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_MASK                    0x20u</span></div>
<div class="line"><a name="l16144"></a><span class="lineno">16144</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_SHIFT                   5</span></div>
<div class="line"><a name="l16145"></a><span class="lineno">16145</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_MASK                   0x40u</span></div>
<div class="line"><a name="l16146"></a><span class="lineno">16146</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_SHIFT                  6</span></div>
<div class="line"><a name="l16147"></a><span class="lineno">16147</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_MASK                    0x80u</span></div>
<div class="line"><a name="l16148"></a><span class="lineno">16148</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_SHIFT                   7</span></div>
<div class="line"><a name="l16149"></a><span class="lineno">16149</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_MASK                   0x100u</span></div>
<div class="line"><a name="l16150"></a><span class="lineno">16150</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_SHIFT                  8</span></div>
<div class="line"><a name="l16151"></a><span class="lineno">16151</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_MASK                   0x10000u</span></div>
<div class="line"><a name="l16152"></a><span class="lineno">16152</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_SHIFT                  16</span></div>
<div class="line"><a name="l16153"></a><span class="lineno">16153</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_MASK                    0x20000u</span></div>
<div class="line"><a name="l16154"></a><span class="lineno">16154</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_SHIFT                   17</span></div>
<div class="line"><a name="l16155"></a><span class="lineno">16155</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_MASK                   0x40000u</span></div>
<div class="line"><a name="l16156"></a><span class="lineno">16156</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_SHIFT                  18</span></div>
<div class="line"><a name="l16157"></a><span class="lineno">16157</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_MASK                    0x80000u</span></div>
<div class="line"><a name="l16158"></a><span class="lineno">16158</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_SHIFT                   19</span></div>
<div class="line"><a name="l16159"></a><span class="lineno">16159</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_MASK                   0x100000u</span></div>
<div class="line"><a name="l16160"></a><span class="lineno">16160</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_SHIFT                  20</span></div>
<div class="line"><a name="l16161"></a><span class="lineno">16161</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_MASK                    0x200000u</span></div>
<div class="line"><a name="l16162"></a><span class="lineno">16162</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_SHIFT                   21</span></div>
<div class="line"><a name="l16163"></a><span class="lineno">16163</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_MASK                   0x400000u</span></div>
<div class="line"><a name="l16164"></a><span class="lineno">16164</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_SHIFT                  22</span></div>
<div class="line"><a name="l16165"></a><span class="lineno">16165</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_MASK                  0x1000000u</span></div>
<div class="line"><a name="l16166"></a><span class="lineno">16166</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_SHIFT                 24</span></div>
<div class="line"><a name="l16167"></a><span class="lineno">16167</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_MASK                   0x10000000u</span></div>
<div class="line"><a name="l16168"></a><span class="lineno">16168</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_SHIFT                  28</span></div>
<div class="line"><a name="l16169"></a><span class="lineno">16169</span>&#160;<span class="comment">/* IRQSTATEN Bit Fields */</span></div>
<div class="line"><a name="l16170"></a><span class="lineno">16170</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_MASK                0x1u</span></div>
<div class="line"><a name="l16171"></a><span class="lineno">16171</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_SHIFT               0</span></div>
<div class="line"><a name="l16172"></a><span class="lineno">16172</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_MASK                0x2u</span></div>
<div class="line"><a name="l16173"></a><span class="lineno">16173</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_SHIFT               1</span></div>
<div class="line"><a name="l16174"></a><span class="lineno">16174</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_MASK               0x4u</span></div>
<div class="line"><a name="l16175"></a><span class="lineno">16175</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_SHIFT              2</span></div>
<div class="line"><a name="l16176"></a><span class="lineno">16176</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_MASK              0x8u</span></div>
<div class="line"><a name="l16177"></a><span class="lineno">16177</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_SHIFT             3</span></div>
<div class="line"><a name="l16178"></a><span class="lineno">16178</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_MASK               0x10u</span></div>
<div class="line"><a name="l16179"></a><span class="lineno">16179</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_SHIFT              4</span></div>
<div class="line"><a name="l16180"></a><span class="lineno">16180</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_MASK               0x20u</span></div>
<div class="line"><a name="l16181"></a><span class="lineno">16181</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_SHIFT              5</span></div>
<div class="line"><a name="l16182"></a><span class="lineno">16182</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_MASK               0x40u</span></div>
<div class="line"><a name="l16183"></a><span class="lineno">16183</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_SHIFT              6</span></div>
<div class="line"><a name="l16184"></a><span class="lineno">16184</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_MASK               0x80u</span></div>
<div class="line"><a name="l16185"></a><span class="lineno">16185</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_SHIFT              7</span></div>
<div class="line"><a name="l16186"></a><span class="lineno">16186</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_MASK              0x100u</span></div>
<div class="line"><a name="l16187"></a><span class="lineno">16187</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_SHIFT             8</span></div>
<div class="line"><a name="l16188"></a><span class="lineno">16188</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_MASK              0x10000u</span></div>
<div class="line"><a name="l16189"></a><span class="lineno">16189</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_SHIFT             16</span></div>
<div class="line"><a name="l16190"></a><span class="lineno">16190</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_MASK               0x20000u</span></div>
<div class="line"><a name="l16191"></a><span class="lineno">16191</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_SHIFT              17</span></div>
<div class="line"><a name="l16192"></a><span class="lineno">16192</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_MASK              0x40000u</span></div>
<div class="line"><a name="l16193"></a><span class="lineno">16193</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_SHIFT             18</span></div>
<div class="line"><a name="l16194"></a><span class="lineno">16194</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_MASK               0x80000u</span></div>
<div class="line"><a name="l16195"></a><span class="lineno">16195</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_SHIFT              19</span></div>
<div class="line"><a name="l16196"></a><span class="lineno">16196</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_MASK              0x100000u</span></div>
<div class="line"><a name="l16197"></a><span class="lineno">16197</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_SHIFT             20</span></div>
<div class="line"><a name="l16198"></a><span class="lineno">16198</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_MASK               0x200000u</span></div>
<div class="line"><a name="l16199"></a><span class="lineno">16199</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_SHIFT              21</span></div>
<div class="line"><a name="l16200"></a><span class="lineno">16200</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_MASK              0x400000u</span></div>
<div class="line"><a name="l16201"></a><span class="lineno">16201</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_SHIFT             22</span></div>
<div class="line"><a name="l16202"></a><span class="lineno">16202</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_MASK             0x1000000u</span></div>
<div class="line"><a name="l16203"></a><span class="lineno">16203</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_SHIFT            24</span></div>
<div class="line"><a name="l16204"></a><span class="lineno">16204</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_MASK              0x10000000u</span></div>
<div class="line"><a name="l16205"></a><span class="lineno">16205</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_SHIFT             28</span></div>
<div class="line"><a name="l16206"></a><span class="lineno">16206</span>&#160;<span class="comment">/* IRQSIGEN Bit Fields */</span></div>
<div class="line"><a name="l16207"></a><span class="lineno">16207</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_MASK                 0x1u</span></div>
<div class="line"><a name="l16208"></a><span class="lineno">16208</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_SHIFT                0</span></div>
<div class="line"><a name="l16209"></a><span class="lineno">16209</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_MASK                 0x2u</span></div>
<div class="line"><a name="l16210"></a><span class="lineno">16210</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_SHIFT                1</span></div>
<div class="line"><a name="l16211"></a><span class="lineno">16211</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_MASK                0x4u</span></div>
<div class="line"><a name="l16212"></a><span class="lineno">16212</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_SHIFT               2</span></div>
<div class="line"><a name="l16213"></a><span class="lineno">16213</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_MASK               0x8u</span></div>
<div class="line"><a name="l16214"></a><span class="lineno">16214</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_SHIFT              3</span></div>
<div class="line"><a name="l16215"></a><span class="lineno">16215</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_MASK                0x10u</span></div>
<div class="line"><a name="l16216"></a><span class="lineno">16216</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_SHIFT               4</span></div>
<div class="line"><a name="l16217"></a><span class="lineno">16217</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_MASK                0x20u</span></div>
<div class="line"><a name="l16218"></a><span class="lineno">16218</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_SHIFT               5</span></div>
<div class="line"><a name="l16219"></a><span class="lineno">16219</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_MASK               0x40u</span></div>
<div class="line"><a name="l16220"></a><span class="lineno">16220</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_SHIFT              6</span></div>
<div class="line"><a name="l16221"></a><span class="lineno">16221</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_MASK                0x80u</span></div>
<div class="line"><a name="l16222"></a><span class="lineno">16222</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_SHIFT               7</span></div>
<div class="line"><a name="l16223"></a><span class="lineno">16223</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_MASK               0x100u</span></div>
<div class="line"><a name="l16224"></a><span class="lineno">16224</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_SHIFT              8</span></div>
<div class="line"><a name="l16225"></a><span class="lineno">16225</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_MASK               0x10000u</span></div>
<div class="line"><a name="l16226"></a><span class="lineno">16226</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_SHIFT              16</span></div>
<div class="line"><a name="l16227"></a><span class="lineno">16227</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_MASK                0x20000u</span></div>
<div class="line"><a name="l16228"></a><span class="lineno">16228</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_SHIFT               17</span></div>
<div class="line"><a name="l16229"></a><span class="lineno">16229</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_MASK               0x40000u</span></div>
<div class="line"><a name="l16230"></a><span class="lineno">16230</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_SHIFT              18</span></div>
<div class="line"><a name="l16231"></a><span class="lineno">16231</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_MASK                0x80000u</span></div>
<div class="line"><a name="l16232"></a><span class="lineno">16232</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_SHIFT               19</span></div>
<div class="line"><a name="l16233"></a><span class="lineno">16233</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_MASK               0x100000u</span></div>
<div class="line"><a name="l16234"></a><span class="lineno">16234</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_SHIFT              20</span></div>
<div class="line"><a name="l16235"></a><span class="lineno">16235</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_MASK                0x200000u</span></div>
<div class="line"><a name="l16236"></a><span class="lineno">16236</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_SHIFT               21</span></div>
<div class="line"><a name="l16237"></a><span class="lineno">16237</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_MASK               0x400000u</span></div>
<div class="line"><a name="l16238"></a><span class="lineno">16238</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_SHIFT              22</span></div>
<div class="line"><a name="l16239"></a><span class="lineno">16239</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_MASK              0x1000000u</span></div>
<div class="line"><a name="l16240"></a><span class="lineno">16240</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_SHIFT             24</span></div>
<div class="line"><a name="l16241"></a><span class="lineno">16241</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_MASK               0x10000000u</span></div>
<div class="line"><a name="l16242"></a><span class="lineno">16242</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_SHIFT              28</span></div>
<div class="line"><a name="l16243"></a><span class="lineno">16243</span>&#160;<span class="comment">/* AC12ERR Bit Fields */</span></div>
<div class="line"><a name="l16244"></a><span class="lineno">16244</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_MASK                 0x1u</span></div>
<div class="line"><a name="l16245"></a><span class="lineno">16245</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_SHIFT                0</span></div>
<div class="line"><a name="l16246"></a><span class="lineno">16246</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_MASK                0x2u</span></div>
<div class="line"><a name="l16247"></a><span class="lineno">16247</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_SHIFT               1</span></div>
<div class="line"><a name="l16248"></a><span class="lineno">16248</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_MASK                0x4u</span></div>
<div class="line"><a name="l16249"></a><span class="lineno">16249</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_SHIFT               2</span></div>
<div class="line"><a name="l16250"></a><span class="lineno">16250</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_MASK                 0x8u</span></div>
<div class="line"><a name="l16251"></a><span class="lineno">16251</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_SHIFT                3</span></div>
<div class="line"><a name="l16252"></a><span class="lineno">16252</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_MASK                 0x10u</span></div>
<div class="line"><a name="l16253"></a><span class="lineno">16253</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_SHIFT                4</span></div>
<div class="line"><a name="l16254"></a><span class="lineno">16254</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_MASK              0x80u</span></div>
<div class="line"><a name="l16255"></a><span class="lineno">16255</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_SHIFT             7</span></div>
<div class="line"><a name="l16256"></a><span class="lineno">16256</span>&#160;<span class="comment">/* HTCAPBLT Bit Fields */</span></div>
<div class="line"><a name="l16257"></a><span class="lineno">16257</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_MASK                   0x70000u</span></div>
<div class="line"><a name="l16258"></a><span class="lineno">16258</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_SHIFT                  16</span></div>
<div class="line"><a name="l16259"></a><span class="lineno">16259</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HTCAPBLT_MBL_SHIFT))&amp;SDHC_HTCAPBLT_MBL_MASK)</span></div>
<div class="line"><a name="l16260"></a><span class="lineno">16260</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_MASK                 0x100000u</span></div>
<div class="line"><a name="l16261"></a><span class="lineno">16261</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_SHIFT                20</span></div>
<div class="line"><a name="l16262"></a><span class="lineno">16262</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_MASK                   0x200000u</span></div>
<div class="line"><a name="l16263"></a><span class="lineno">16263</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_SHIFT                  21</span></div>
<div class="line"><a name="l16264"></a><span class="lineno">16264</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_MASK                  0x400000u</span></div>
<div class="line"><a name="l16265"></a><span class="lineno">16265</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_SHIFT                 22</span></div>
<div class="line"><a name="l16266"></a><span class="lineno">16266</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_MASK                   0x800000u</span></div>
<div class="line"><a name="l16267"></a><span class="lineno">16267</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_SHIFT                  23</span></div>
<div class="line"><a name="l16268"></a><span class="lineno">16268</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_MASK                  0x1000000u</span></div>
<div class="line"><a name="l16269"></a><span class="lineno">16269</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_SHIFT                 24</span></div>
<div class="line"><a name="l16270"></a><span class="lineno">16270</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS30_MASK                  0x2000000u</span></div>
<div class="line"><a name="l16271"></a><span class="lineno">16271</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS30_SHIFT                 25</span></div>
<div class="line"><a name="l16272"></a><span class="lineno">16272</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS18_MASK                  0x4000000u</span></div>
<div class="line"><a name="l16273"></a><span class="lineno">16273</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS18_SHIFT                 26</span></div>
<div class="line"><a name="l16274"></a><span class="lineno">16274</span>&#160;<span class="comment">/* WML Bit Fields */</span></div>
<div class="line"><a name="l16275"></a><span class="lineno">16275</span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_MASK                      0xFFu</span></div>
<div class="line"><a name="l16276"></a><span class="lineno">16276</span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_SHIFT                     0</span></div>
<div class="line"><a name="l16277"></a><span class="lineno">16277</span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_RDWML_SHIFT))&amp;SDHC_WML_RDWML_MASK)</span></div>
<div class="line"><a name="l16278"></a><span class="lineno">16278</span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_MASK                      0xFF0000u</span></div>
<div class="line"><a name="l16279"></a><span class="lineno">16279</span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_SHIFT                     16</span></div>
<div class="line"><a name="l16280"></a><span class="lineno">16280</span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_WRWML_SHIFT))&amp;SDHC_WML_WRWML_MASK)</span></div>
<div class="line"><a name="l16281"></a><span class="lineno">16281</span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN_MASK                  0x1F000000u</span></div>
<div class="line"><a name="l16282"></a><span class="lineno">16282</span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN_SHIFT                 24</span></div>
<div class="line"><a name="l16283"></a><span class="lineno">16283</span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_WRBRSTLEN_SHIFT))&amp;SDHC_WML_WRBRSTLEN_MASK)</span></div>
<div class="line"><a name="l16284"></a><span class="lineno">16284</span>&#160;<span class="comment">/* FEVT Bit Fields */</span></div>
<div class="line"><a name="l16285"></a><span class="lineno">16285</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_MASK                    0x1u</span></div>
<div class="line"><a name="l16286"></a><span class="lineno">16286</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_SHIFT                   0</span></div>
<div class="line"><a name="l16287"></a><span class="lineno">16287</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_MASK                   0x2u</span></div>
<div class="line"><a name="l16288"></a><span class="lineno">16288</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_SHIFT                  1</span></div>
<div class="line"><a name="l16289"></a><span class="lineno">16289</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_MASK                    0x4u</span></div>
<div class="line"><a name="l16290"></a><span class="lineno">16290</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_SHIFT                   2</span></div>
<div class="line"><a name="l16291"></a><span class="lineno">16291</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_MASK                   0x8u</span></div>
<div class="line"><a name="l16292"></a><span class="lineno">16292</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_SHIFT                  3</span></div>
<div class="line"><a name="l16293"></a><span class="lineno">16293</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_MASK                    0x10u</span></div>
<div class="line"><a name="l16294"></a><span class="lineno">16294</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_SHIFT                   4</span></div>
<div class="line"><a name="l16295"></a><span class="lineno">16295</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_MASK                 0x80u</span></div>
<div class="line"><a name="l16296"></a><span class="lineno">16296</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_SHIFT                7</span></div>
<div class="line"><a name="l16297"></a><span class="lineno">16297</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_MASK                      0x10000u</span></div>
<div class="line"><a name="l16298"></a><span class="lineno">16298</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_SHIFT                     16</span></div>
<div class="line"><a name="l16299"></a><span class="lineno">16299</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_MASK                       0x20000u</span></div>
<div class="line"><a name="l16300"></a><span class="lineno">16300</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_SHIFT                      17</span></div>
<div class="line"><a name="l16301"></a><span class="lineno">16301</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_MASK                      0x40000u</span></div>
<div class="line"><a name="l16302"></a><span class="lineno">16302</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_SHIFT                     18</span></div>
<div class="line"><a name="l16303"></a><span class="lineno">16303</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_MASK                       0x80000u</span></div>
<div class="line"><a name="l16304"></a><span class="lineno">16304</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_SHIFT                      19</span></div>
<div class="line"><a name="l16305"></a><span class="lineno">16305</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_MASK                      0x100000u</span></div>
<div class="line"><a name="l16306"></a><span class="lineno">16306</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_SHIFT                     20</span></div>
<div class="line"><a name="l16307"></a><span class="lineno">16307</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_MASK                       0x200000u</span></div>
<div class="line"><a name="l16308"></a><span class="lineno">16308</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_SHIFT                      21</span></div>
<div class="line"><a name="l16309"></a><span class="lineno">16309</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_MASK                      0x400000u</span></div>
<div class="line"><a name="l16310"></a><span class="lineno">16310</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_SHIFT                     22</span></div>
<div class="line"><a name="l16311"></a><span class="lineno">16311</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_MASK                     0x1000000u</span></div>
<div class="line"><a name="l16312"></a><span class="lineno">16312</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_SHIFT                    24</span></div>
<div class="line"><a name="l16313"></a><span class="lineno">16313</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_MASK                      0x10000000u</span></div>
<div class="line"><a name="l16314"></a><span class="lineno">16314</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_SHIFT                     28</span></div>
<div class="line"><a name="l16315"></a><span class="lineno">16315</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_MASK                      0x80000000u</span></div>
<div class="line"><a name="l16316"></a><span class="lineno">16316</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_SHIFT                     31</span></div>
<div class="line"><a name="l16317"></a><span class="lineno">16317</span>&#160;<span class="comment">/* ADMAES Bit Fields */</span></div>
<div class="line"><a name="l16318"></a><span class="lineno">16318</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_MASK                  0x3u</span></div>
<div class="line"><a name="l16319"></a><span class="lineno">16319</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_SHIFT                 0</span></div>
<div class="line"><a name="l16320"></a><span class="lineno">16320</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADMAES_ADMAES_SHIFT))&amp;SDHC_ADMAES_ADMAES_MASK)</span></div>
<div class="line"><a name="l16321"></a><span class="lineno">16321</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_MASK                 0x4u</span></div>
<div class="line"><a name="l16322"></a><span class="lineno">16322</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_SHIFT                2</span></div>
<div class="line"><a name="l16323"></a><span class="lineno">16323</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_MASK                 0x8u</span></div>
<div class="line"><a name="l16324"></a><span class="lineno">16324</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_SHIFT                3</span></div>
<div class="line"><a name="l16325"></a><span class="lineno">16325</span>&#160;<span class="comment">/* ADSADDR Bit Fields */</span></div>
<div class="line"><a name="l16326"></a><span class="lineno">16326</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_MASK                0xFFFFFFFCu</span></div>
<div class="line"><a name="l16327"></a><span class="lineno">16327</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_SHIFT               2</span></div>
<div class="line"><a name="l16328"></a><span class="lineno">16328</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADSADDR_ADSADDR_SHIFT))&amp;SDHC_ADSADDR_ADSADDR_MASK)</span></div>
<div class="line"><a name="l16329"></a><span class="lineno">16329</span>&#160;<span class="comment">/* VENDOR Bit Fields */</span></div>
<div class="line"><a name="l16330"></a><span class="lineno">16330</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_MASK                0x1u</span></div>
<div class="line"><a name="l16331"></a><span class="lineno">16331</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_SHIFT               0</span></div>
<div class="line"><a name="l16332"></a><span class="lineno">16332</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_MASK                 0x2u</span></div>
<div class="line"><a name="l16333"></a><span class="lineno">16333</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_SHIFT                1</span></div>
<div class="line"><a name="l16334"></a><span class="lineno">16334</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_MASK                0xFF0000u</span></div>
<div class="line"><a name="l16335"></a><span class="lineno">16335</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_SHIFT               16</span></div>
<div class="line"><a name="l16336"></a><span class="lineno">16336</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_VENDOR_INTSTVAL_SHIFT))&amp;SDHC_VENDOR_INTSTVAL_MASK)</span></div>
<div class="line"><a name="l16337"></a><span class="lineno">16337</span>&#160;<span class="comment">/* MMCBOOT Bit Fields */</span></div>
<div class="line"><a name="l16338"></a><span class="lineno">16338</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_MASK               0xFu</span></div>
<div class="line"><a name="l16339"></a><span class="lineno">16339</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_SHIFT              0</span></div>
<div class="line"><a name="l16340"></a><span class="lineno">16340</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_DTOCVACK_SHIFT))&amp;SDHC_MMCBOOT_DTOCVACK_MASK)</span></div>
<div class="line"><a name="l16341"></a><span class="lineno">16341</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_MASK                0x10u</span></div>
<div class="line"><a name="l16342"></a><span class="lineno">16342</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_SHIFT               4</span></div>
<div class="line"><a name="l16343"></a><span class="lineno">16343</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_MASK               0x20u</span></div>
<div class="line"><a name="l16344"></a><span class="lineno">16344</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_SHIFT              5</span></div>
<div class="line"><a name="l16345"></a><span class="lineno">16345</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_MASK                 0x40u</span></div>
<div class="line"><a name="l16346"></a><span class="lineno">16346</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_SHIFT                6</span></div>
<div class="line"><a name="l16347"></a><span class="lineno">16347</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_MASK             0x80u</span></div>
<div class="line"><a name="l16348"></a><span class="lineno">16348</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_SHIFT            7</span></div>
<div class="line"><a name="l16349"></a><span class="lineno">16349</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_MASK             0xFFFF0000u</span></div>
<div class="line"><a name="l16350"></a><span class="lineno">16350</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT            16</span></div>
<div class="line"><a name="l16351"></a><span class="lineno">16351</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_BOOTBLKCNT_SHIFT))&amp;SDHC_MMCBOOT_BOOTBLKCNT_MASK)</span></div>
<div class="line"><a name="l16352"></a><span class="lineno">16352</span>&#160;<span class="comment">/* HOSTVER Bit Fields */</span></div>
<div class="line"><a name="l16353"></a><span class="lineno">16353</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_MASK                    0xFFu</span></div>
<div class="line"><a name="l16354"></a><span class="lineno">16354</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_SHIFT                   0</span></div>
<div class="line"><a name="l16355"></a><span class="lineno">16355</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_SVN_SHIFT))&amp;SDHC_HOSTVER_SVN_MASK)</span></div>
<div class="line"><a name="l16356"></a><span class="lineno">16356</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_MASK                    0xFF00u</span></div>
<div class="line"><a name="l16357"></a><span class="lineno">16357</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_SHIFT                   8</span></div>
<div class="line"><a name="l16358"></a><span class="lineno">16358</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_VVN_SHIFT))&amp;SDHC_HOSTVER_VVN_MASK)</span></div>
<div class="line"><a name="l16359"></a><span class="lineno">16359</span>&#160; <span class="comment">/* end of group SDHC_Register_Masks */</span></div>
<div class="line"><a name="l16363"></a><span class="lineno">16363</span>&#160;</div>
<div class="line"><a name="l16364"></a><span class="lineno">16364</span>&#160;</div>
<div class="line"><a name="l16365"></a><span class="lineno">16365</span>&#160;<span class="comment">/* SDHC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l16367"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral.html#gaf6d94732d48040eef799143f86be859c">16367</a></span>&#160;<span class="preprocessor">#define SDHC_BASE_PTR                            ((SDHC_MemMapPtr)0x400B1000u)</span></div>
<div class="line"><a name="l16368"></a><span class="lineno">16368</span>&#160;</div>
<div class="line"><a name="l16369"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral.html#gaba68469bfde58472af9853b68fee61de">16369</a></span>&#160;<span class="preprocessor">#define SDHC_BASE_PTRS                           { SDHC_BASE_PTR }</span></div>
<div class="line"><a name="l16370"></a><span class="lineno">16370</span>&#160;</div>
<div class="line"><a name="l16371"></a><span class="lineno">16371</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l16372"></a><span class="lineno">16372</span>&#160;<span class="comment">   -- SDHC - Register accessor macros</span></div>
<div class="line"><a name="l16373"></a><span class="lineno">16373</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l16374"></a><span class="lineno">16374</span>&#160;</div>
<div class="line"><a name="l16381"></a><span class="lineno">16381</span>&#160;<span class="comment">/* SDHC - Register instance definitions */</span></div>
<div class="line"><a name="l16382"></a><span class="lineno">16382</span>&#160;<span class="comment">/* SDHC */</span></div>
<div class="line"><a name="l16383"></a><span class="lineno">16383</span>&#160;<span class="preprocessor">#define SDHC_DSADDR                              SDHC_DSADDR_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16384"></a><span class="lineno">16384</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR                             SDHC_BLKATTR_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16385"></a><span class="lineno">16385</span>&#160;<span class="preprocessor">#define SDHC_CMDARG                              SDHC_CMDARG_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16386"></a><span class="lineno">16386</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP                             SDHC_XFERTYP_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16387"></a><span class="lineno">16387</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP0                             SDHC_CMDRSP_REG(SDHC_BASE_PTR,0)</span></div>
<div class="line"><a name="l16388"></a><span class="lineno">16388</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP1                             SDHC_CMDRSP_REG(SDHC_BASE_PTR,1)</span></div>
<div class="line"><a name="l16389"></a><span class="lineno">16389</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP2                             SDHC_CMDRSP_REG(SDHC_BASE_PTR,2)</span></div>
<div class="line"><a name="l16390"></a><span class="lineno">16390</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP3                             SDHC_CMDRSP_REG(SDHC_BASE_PTR,3)</span></div>
<div class="line"><a name="l16391"></a><span class="lineno">16391</span>&#160;<span class="preprocessor">#define SDHC_DATPORT                             SDHC_DATPORT_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16392"></a><span class="lineno">16392</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT                             SDHC_PRSSTAT_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16393"></a><span class="lineno">16393</span>&#160;<span class="preprocessor">#define SDHC_PROCTL                              SDHC_PROCTL_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16394"></a><span class="lineno">16394</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL                              SDHC_SYSCTL_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16395"></a><span class="lineno">16395</span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT                             SDHC_IRQSTAT_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16396"></a><span class="lineno">16396</span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN                           SDHC_IRQSTATEN_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16397"></a><span class="lineno">16397</span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN                            SDHC_IRQSIGEN_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16398"></a><span class="lineno">16398</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR                             SDHC_AC12ERR_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16399"></a><span class="lineno">16399</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT                            SDHC_HTCAPBLT_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16400"></a><span class="lineno">16400</span>&#160;<span class="preprocessor">#define SDHC_WML                                 SDHC_WML_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16401"></a><span class="lineno">16401</span>&#160;<span class="preprocessor">#define SDHC_FEVT                                SDHC_FEVT_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16402"></a><span class="lineno">16402</span>&#160;<span class="preprocessor">#define SDHC_ADMAES                              SDHC_ADMAES_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16403"></a><span class="lineno">16403</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR                             SDHC_ADSADDR_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16404"></a><span class="lineno">16404</span>&#160;<span class="preprocessor">#define SDHC_VENDOR                              SDHC_VENDOR_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16405"></a><span class="lineno">16405</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT                             SDHC_MMCBOOT_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16406"></a><span class="lineno">16406</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER                             SDHC_HOSTVER_REG(SDHC_BASE_PTR)</span></div>
<div class="line"><a name="l16407"></a><span class="lineno">16407</span>&#160;</div>
<div class="line"><a name="l16408"></a><span class="lineno">16408</span>&#160;<span class="comment">/* SDHC - Register array accessors */</span></div>
<div class="line"><a name="l16409"></a><span class="lineno">16409</span>&#160;<span class="preprocessor">#define SDHC_CMDRSP(index)                       SDHC_CMDRSP_REG(SDHC_BASE_PTR,index)</span></div>
<div class="line"><a name="l16410"></a><span class="lineno">16410</span>&#160; <span class="comment">/* end of group SDHC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l16414"></a><span class="lineno">16414</span>&#160;</div>
<div class="line"><a name="l16415"></a><span class="lineno">16415</span>&#160; <span class="comment">/* end of group SDHC_Peripheral */</span></div>
<div class="line"><a name="l16419"></a><span class="lineno">16419</span>&#160;</div>
<div class="line"><a name="l16420"></a><span class="lineno">16420</span>&#160;</div>
<div class="line"><a name="l16421"></a><span class="lineno">16421</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l16422"></a><span class="lineno">16422</span>&#160;<span class="comment">   -- SIM</span></div>
<div class="line"><a name="l16423"></a><span class="lineno">16423</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l16424"></a><span class="lineno">16424</span>&#160;</div>
<div class="line"><a name="l16431"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html">16431</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_i_m___mem_map.html">SIM_MemMap</a> {</div>
<div class="line"><a name="l16432"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a1152a6ef88c78e762df97badf10b5050">16432</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a1152a6ef88c78e762df97badf10b5050">SOPT1</a>;                                  </div>
<div class="line"><a name="l16433"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a9b6ea6819e80eeaa90754b6e91fcc808">16433</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a9b6ea6819e80eeaa90754b6e91fcc808">SOPT1CFG</a>;                               </div>
<div class="line"><a name="l16434"></a><span class="lineno">16434</span>&#160;  uint8_t RESERVED_0[4092];</div>
<div class="line"><a name="l16435"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ae4c4bf827aeca9c2de082cdfafdea3d1">16435</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ae4c4bf827aeca9c2de082cdfafdea3d1">SOPT2</a>;                                  </div>
<div class="line"><a name="l16436"></a><span class="lineno">16436</span>&#160;  uint8_t RESERVED_1[4];</div>
<div class="line"><a name="l16437"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#adf28cda65cea7072379ec6064d0d93cc">16437</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#adf28cda65cea7072379ec6064d0d93cc">SOPT4</a>;                                  </div>
<div class="line"><a name="l16438"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a19e2ddf391b1d9c03240be8267fdf781">16438</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a19e2ddf391b1d9c03240be8267fdf781">SOPT5</a>;                                  </div>
<div class="line"><a name="l16439"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#aa8030cdf04fef86a5fd4b10f7686e5fa">16439</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#aa8030cdf04fef86a5fd4b10f7686e5fa">SOPT6</a>;                                  </div>
<div class="line"><a name="l16440"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a04a22056fd7d08179705d29cda1b9e2a">16440</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a04a22056fd7d08179705d29cda1b9e2a">SOPT7</a>;                                  </div>
<div class="line"><a name="l16441"></a><span class="lineno">16441</span>&#160;  uint8_t RESERVED_2[8];</div>
<div class="line"><a name="l16442"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a536b8d3e185149c51e88387350e20fb3">16442</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a536b8d3e185149c51e88387350e20fb3">SDID</a>;                                   </div>
<div class="line"><a name="l16443"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a60b8b2dca489117a38ffb151a9811a16">16443</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a60b8b2dca489117a38ffb151a9811a16">SCGC1</a>;                                  </div>
<div class="line"><a name="l16444"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a24daa19260e48fdf48c35cf7ed920d3a">16444</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a24daa19260e48fdf48c35cf7ed920d3a">SCGC2</a>;                                  </div>
<div class="line"><a name="l16445"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a5001a137aa37a5970e622219a5703956">16445</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a5001a137aa37a5970e622219a5703956">SCGC3</a>;                                  </div>
<div class="line"><a name="l16446"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a96c123ab70356a131990c9ae3812834e">16446</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a96c123ab70356a131990c9ae3812834e">SCGC4</a>;                                  </div>
<div class="line"><a name="l16447"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ae9d560d3862eb171c739acaf92daa8aa">16447</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ae9d560d3862eb171c739acaf92daa8aa">SCGC5</a>;                                  </div>
<div class="line"><a name="l16448"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ad40dd833ac37056f5341b692039a5f10">16448</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ad40dd833ac37056f5341b692039a5f10">SCGC6</a>;                                  </div>
<div class="line"><a name="l16449"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#aa35362a8c756eedb82b8cf00f98c43da">16449</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#aa35362a8c756eedb82b8cf00f98c43da">SCGC7</a>;                                  </div>
<div class="line"><a name="l16450"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#afa315c39ebd4ef380b7f8d67a88d4f82">16450</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#afa315c39ebd4ef380b7f8d67a88d4f82">CLKDIV1</a>;                                </div>
<div class="line"><a name="l16451"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a5596e21e5998efdcd3e29354487d8f2d">16451</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a5596e21e5998efdcd3e29354487d8f2d">CLKDIV2</a>;                                </div>
<div class="line"><a name="l16452"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a2b78edd16e6d046eb3399182216bf816">16452</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a2b78edd16e6d046eb3399182216bf816">FCFG1</a>;                                  </div>
<div class="line"><a name="l16453"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#afd105923b2815e01119a5bc195ceebd6">16453</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#afd105923b2815e01119a5bc195ceebd6">FCFG2</a>;                                  </div>
<div class="line"><a name="l16454"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a28fe54037c53da17fa24c0b361dbdfa3">16454</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a28fe54037c53da17fa24c0b361dbdfa3">UIDH</a>;                                   </div>
<div class="line"><a name="l16455"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#af4fb6d5bc3fa71f9c905570d87a2e93f">16455</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#af4fb6d5bc3fa71f9c905570d87a2e93f">UIDMH</a>;                                  </div>
<div class="line"><a name="l16456"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a51e871d8ac13db8b605b6ec1b3292be4">16456</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a51e871d8ac13db8b605b6ec1b3292be4">UIDML</a>;                                  </div>
<div class="line"><a name="l16457"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ac23a694afa8d84e55fc43ff0c0ec1b29">16457</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ac23a694afa8d84e55fc43ff0c0ec1b29">UIDL</a>;                                   </div>
<div class="line"><a name="l16458"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#a57a92b8e7ec91080a8a0731746ac9650">16458</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#a57a92b8e7ec91080a8a0731746ac9650">CLKDIV3</a>;                                </div>
<div class="line"><a name="l16459"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#af62cba904c04181d78d6ae12d49289a6">16459</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#af62cba904c04181d78d6ae12d49289a6">CLKDIV4</a>;                                </div>
<div class="line"><a name="l16460"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#ae4061f7766a366a84137bea8ad8ca0ae">16460</a></span>&#160;  uint32_t <a class="code" href="struct_s_i_m___mem_map.html#ae4061f7766a366a84137bea8ad8ca0ae">MCR</a>;                                    </div>
<div class="line"><a name="l16461"></a><span class="lineno">16461</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_i_m___peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a>;</div>
<div class="line"><a name="l16462"></a><span class="lineno">16462</span>&#160;</div>
<div class="line"><a name="l16463"></a><span class="lineno">16463</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l16464"></a><span class="lineno">16464</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div>
<div class="line"><a name="l16465"></a><span class="lineno">16465</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l16466"></a><span class="lineno">16466</span>&#160;</div>
<div class="line"><a name="l16473"></a><span class="lineno">16473</span>&#160;<span class="comment">/* SIM - Register accessors */</span></div>
<div class="line"><a name="l16474"></a><span class="lineno">16474</span>&#160;<span class="preprocessor">#define SIM_SOPT1_REG(base)                      ((base)-&gt;SOPT1)</span></div>
<div class="line"><a name="l16475"></a><span class="lineno">16475</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_REG(base)                   ((base)-&gt;SOPT1CFG)</span></div>
<div class="line"><a name="l16476"></a><span class="lineno">16476</span>&#160;<span class="preprocessor">#define SIM_SOPT2_REG(base)                      ((base)-&gt;SOPT2)</span></div>
<div class="line"><a name="l16477"></a><span class="lineno">16477</span>&#160;<span class="preprocessor">#define SIM_SOPT4_REG(base)                      ((base)-&gt;SOPT4)</span></div>
<div class="line"><a name="l16478"></a><span class="lineno">16478</span>&#160;<span class="preprocessor">#define SIM_SOPT5_REG(base)                      ((base)-&gt;SOPT5)</span></div>
<div class="line"><a name="l16479"></a><span class="lineno">16479</span>&#160;<span class="preprocessor">#define SIM_SOPT6_REG(base)                      ((base)-&gt;SOPT6)</span></div>
<div class="line"><a name="l16480"></a><span class="lineno">16480</span>&#160;<span class="preprocessor">#define SIM_SOPT7_REG(base)                      ((base)-&gt;SOPT7)</span></div>
<div class="line"><a name="l16481"></a><span class="lineno">16481</span>&#160;<span class="preprocessor">#define SIM_SDID_REG(base)                       ((base)-&gt;SDID)</span></div>
<div class="line"><a name="l16482"></a><span class="lineno">16482</span>&#160;<span class="preprocessor">#define SIM_SCGC1_REG(base)                      ((base)-&gt;SCGC1)</span></div>
<div class="line"><a name="l16483"></a><span class="lineno">16483</span>&#160;<span class="preprocessor">#define SIM_SCGC2_REG(base)                      ((base)-&gt;SCGC2)</span></div>
<div class="line"><a name="l16484"></a><span class="lineno">16484</span>&#160;<span class="preprocessor">#define SIM_SCGC3_REG(base)                      ((base)-&gt;SCGC3)</span></div>
<div class="line"><a name="l16485"></a><span class="lineno">16485</span>&#160;<span class="preprocessor">#define SIM_SCGC4_REG(base)                      ((base)-&gt;SCGC4)</span></div>
<div class="line"><a name="l16486"></a><span class="lineno">16486</span>&#160;<span class="preprocessor">#define SIM_SCGC5_REG(base)                      ((base)-&gt;SCGC5)</span></div>
<div class="line"><a name="l16487"></a><span class="lineno">16487</span>&#160;<span class="preprocessor">#define SIM_SCGC6_REG(base)                      ((base)-&gt;SCGC6)</span></div>
<div class="line"><a name="l16488"></a><span class="lineno">16488</span>&#160;<span class="preprocessor">#define SIM_SCGC7_REG(base)                      ((base)-&gt;SCGC7)</span></div>
<div class="line"><a name="l16489"></a><span class="lineno">16489</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_REG(base)                    ((base)-&gt;CLKDIV1)</span></div>
<div class="line"><a name="l16490"></a><span class="lineno">16490</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_REG(base)                    ((base)-&gt;CLKDIV2)</span></div>
<div class="line"><a name="l16491"></a><span class="lineno">16491</span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div>
<div class="line"><a name="l16492"></a><span class="lineno">16492</span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div>
<div class="line"><a name="l16493"></a><span class="lineno">16493</span>&#160;<span class="preprocessor">#define SIM_UIDH_REG(base)                       ((base)-&gt;UIDH)</span></div>
<div class="line"><a name="l16494"></a><span class="lineno">16494</span>&#160;<span class="preprocessor">#define SIM_UIDMH_REG(base)                      ((base)-&gt;UIDMH)</span></div>
<div class="line"><a name="l16495"></a><span class="lineno">16495</span>&#160;<span class="preprocessor">#define SIM_UIDML_REG(base)                      ((base)-&gt;UIDML)</span></div>
<div class="line"><a name="l16496"></a><span class="lineno">16496</span>&#160;<span class="preprocessor">#define SIM_UIDL_REG(base)                       ((base)-&gt;UIDL)</span></div>
<div class="line"><a name="l16497"></a><span class="lineno">16497</span>&#160;<span class="preprocessor">#define SIM_CLKDIV3_REG(base)                    ((base)-&gt;CLKDIV3)</span></div>
<div class="line"><a name="l16498"></a><span class="lineno">16498</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_REG(base)                    ((base)-&gt;CLKDIV4)</span></div>
<div class="line"><a name="l16499"></a><span class="lineno">16499</span>&#160;<span class="preprocessor">#define SIM_MCR_REG(base)                        ((base)-&gt;MCR)</span></div>
<div class="line"><a name="l16500"></a><span class="lineno">16500</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l16504"></a><span class="lineno">16504</span>&#160;</div>
<div class="line"><a name="l16505"></a><span class="lineno">16505</span>&#160;</div>
<div class="line"><a name="l16506"></a><span class="lineno">16506</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l16507"></a><span class="lineno">16507</span>&#160;<span class="comment">   -- SIM Register Masks</span></div>
<div class="line"><a name="l16508"></a><span class="lineno">16508</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l16509"></a><span class="lineno">16509</span>&#160;</div>
<div class="line"><a name="l16515"></a><span class="lineno">16515</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div>
<div class="line"><a name="l16516"></a><span class="lineno">16516</span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_MASK                   0xF000u</span></div>
<div class="line"><a name="l16517"></a><span class="lineno">16517</span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_SHIFT                  12</span></div>
<div class="line"><a name="l16518"></a><span class="lineno">16518</span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_RAMSIZE_SHIFT))&amp;SIM_SOPT1_RAMSIZE_MASK)</span></div>
<div class="line"><a name="l16519"></a><span class="lineno">16519</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0x80000u</span></div>
<div class="line"><a name="l16520"></a><span class="lineno">16520</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                19</span></div>
<div class="line"><a name="l16521"></a><span class="lineno">16521</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_MASK                  0x20000000u</span></div>
<div class="line"><a name="l16522"></a><span class="lineno">16522</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBVSTBY_SHIFT                 29</span></div>
<div class="line"><a name="l16523"></a><span class="lineno">16523</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_MASK                  0x40000000u</span></div>
<div class="line"><a name="l16524"></a><span class="lineno">16524</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSSTBY_SHIFT                 30</span></div>
<div class="line"><a name="l16525"></a><span class="lineno">16525</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div>
<div class="line"><a name="l16526"></a><span class="lineno">16526</span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div>
<div class="line"><a name="l16527"></a><span class="lineno">16527</span>&#160;<span class="comment">/* SOPT1CFG Bit Fields */</span></div>
<div class="line"><a name="l16528"></a><span class="lineno">16528</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_MASK                   0x1000000u</span></div>
<div class="line"><a name="l16529"></a><span class="lineno">16529</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_URWE_SHIFT                  24</span></div>
<div class="line"><a name="l16530"></a><span class="lineno">16530</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_MASK                  0x2000000u</span></div>
<div class="line"><a name="l16531"></a><span class="lineno">16531</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_UVSWE_SHIFT                 25</span></div>
<div class="line"><a name="l16532"></a><span class="lineno">16532</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_MASK                  0x4000000u</span></div>
<div class="line"><a name="l16533"></a><span class="lineno">16533</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_USSWE_SHIFT                 26</span></div>
<div class="line"><a name="l16534"></a><span class="lineno">16534</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div>
<div class="line"><a name="l16535"></a><span class="lineno">16535</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBHSRC_MASK                   0xCu</span></div>
<div class="line"><a name="l16536"></a><span class="lineno">16536</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBHSRC_SHIFT                  2</span></div>
<div class="line"><a name="l16537"></a><span class="lineno">16537</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBHSRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_USBHSRC_SHIFT))&amp;SIM_SOPT2_USBHSRC_MASK)</span></div>
<div class="line"><a name="l16538"></a><span class="lineno">16538</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div>
<div class="line"><a name="l16539"></a><span class="lineno">16539</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div>
<div class="line"><a name="l16540"></a><span class="lineno">16540</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div>
<div class="line"><a name="l16541"></a><span class="lineno">16541</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div>
<div class="line"><a name="l16542"></a><span class="lineno">16542</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div>
<div class="line"><a name="l16543"></a><span class="lineno">16543</span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_MASK                      0x300u</span></div>
<div class="line"><a name="l16544"></a><span class="lineno">16544</span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_SHIFT                     8</span></div>
<div class="line"><a name="l16545"></a><span class="lineno">16545</span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_FBSL_SHIFT))&amp;SIM_SOPT2_FBSL_MASK)</span></div>
<div class="line"><a name="l16546"></a><span class="lineno">16546</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CMTUARTPAD_MASK                0x800u</span></div>
<div class="line"><a name="l16547"></a><span class="lineno">16547</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CMTUARTPAD_SHIFT               11</span></div>
<div class="line"><a name="l16548"></a><span class="lineno">16548</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_MASK               0x1000u</span></div>
<div class="line"><a name="l16549"></a><span class="lineno">16549</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_SHIFT              12</span></div>
<div class="line"><a name="l16550"></a><span class="lineno">16550</span>&#160;<span class="preprocessor">#define SIM_SOPT2_LCDC_CLKSEL_MASK               0x4000u</span></div>
<div class="line"><a name="l16551"></a><span class="lineno">16551</span>&#160;<span class="preprocessor">#define SIM_SOPT2_LCDC_CLKSEL_SHIFT              14</span></div>
<div class="line"><a name="l16552"></a><span class="lineno">16552</span>&#160;<span class="preprocessor">#define SIM_SOPT2_NFC_CLKSEL_MASK                0x8000u</span></div>
<div class="line"><a name="l16553"></a><span class="lineno">16553</span>&#160;<span class="preprocessor">#define SIM_SOPT2_NFC_CLKSEL_SHIFT               15</span></div>
<div class="line"><a name="l16554"></a><span class="lineno">16554</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x30000u</span></div>
<div class="line"><a name="l16555"></a><span class="lineno">16555</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div>
<div class="line"><a name="l16556"></a><span class="lineno">16556</span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_PLLFLLSEL_SHIFT))&amp;SIM_SOPT2_PLLFLLSEL_MASK)</span></div>
<div class="line"><a name="l16557"></a><span class="lineno">16557</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBF_CLKSEL_MASK               0x40000u</span></div>
<div class="line"><a name="l16558"></a><span class="lineno">16558</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBF_CLKSEL_SHIFT              18</span></div>
<div class="line"><a name="l16559"></a><span class="lineno">16559</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC_MASK                   0x300000u</span></div>
<div class="line"><a name="l16560"></a><span class="lineno">16560</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC_SHIFT                  20</span></div>
<div class="line"><a name="l16561"></a><span class="lineno">16561</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TIMESRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TIMESRC_SHIFT))&amp;SIM_SOPT2_TIMESRC_MASK)</span></div>
<div class="line"><a name="l16562"></a><span class="lineno">16562</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBFSRC_MASK                   0xC00000u</span></div>
<div class="line"><a name="l16563"></a><span class="lineno">16563</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBFSRC_SHIFT                  22</span></div>
<div class="line"><a name="l16564"></a><span class="lineno">16564</span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBFSRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_USBFSRC_SHIFT))&amp;SIM_SOPT2_USBFSRC_MASK)</span></div>
<div class="line"><a name="l16565"></a><span class="lineno">16565</span>&#160;<span class="preprocessor">#define SIM_SOPT2_LCDCSRC_MASK                   0xC000000u</span></div>
<div class="line"><a name="l16566"></a><span class="lineno">16566</span>&#160;<span class="preprocessor">#define SIM_SOPT2_LCDCSRC_SHIFT                  26</span></div>
<div class="line"><a name="l16567"></a><span class="lineno">16567</span>&#160;<span class="preprocessor">#define SIM_SOPT2_LCDCSRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_LCDCSRC_SHIFT))&amp;SIM_SOPT2_LCDCSRC_MASK)</span></div>
<div class="line"><a name="l16568"></a><span class="lineno">16568</span>&#160;<span class="preprocessor">#define SIM_SOPT2_ESDHCSRC_MASK                  0x30000000u</span></div>
<div class="line"><a name="l16569"></a><span class="lineno">16569</span>&#160;<span class="preprocessor">#define SIM_SOPT2_ESDHCSRC_SHIFT                 28</span></div>
<div class="line"><a name="l16570"></a><span class="lineno">16570</span>&#160;<span class="preprocessor">#define SIM_SOPT2_ESDHCSRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_ESDHCSRC_SHIFT))&amp;SIM_SOPT2_ESDHCSRC_MASK)</span></div>
<div class="line"><a name="l16571"></a><span class="lineno">16571</span>&#160;<span class="preprocessor">#define SIM_SOPT2_NFCSRC_MASK                    0xC0000000u</span></div>
<div class="line"><a name="l16572"></a><span class="lineno">16572</span>&#160;<span class="preprocessor">#define SIM_SOPT2_NFCSRC_SHIFT                   30</span></div>
<div class="line"><a name="l16573"></a><span class="lineno">16573</span>&#160;<span class="preprocessor">#define SIM_SOPT2_NFCSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_NFCSRC_SHIFT))&amp;SIM_SOPT2_NFCSRC_MASK)</span></div>
<div class="line"><a name="l16574"></a><span class="lineno">16574</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div>
<div class="line"><a name="l16575"></a><span class="lineno">16575</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_MASK                  0x1u</span></div>
<div class="line"><a name="l16576"></a><span class="lineno">16576</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_SHIFT                 0</span></div>
<div class="line"><a name="l16577"></a><span class="lineno">16577</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_MASK                  0x2u</span></div>
<div class="line"><a name="l16578"></a><span class="lineno">16578</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_SHIFT                 1</span></div>
<div class="line"><a name="l16579"></a><span class="lineno">16579</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_MASK                  0x4u</span></div>
<div class="line"><a name="l16580"></a><span class="lineno">16580</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_SHIFT                 2</span></div>
<div class="line"><a name="l16581"></a><span class="lineno">16581</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT3_MASK                  0x8u</span></div>
<div class="line"><a name="l16582"></a><span class="lineno">16582</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT3_SHIFT                 3</span></div>
<div class="line"><a name="l16583"></a><span class="lineno">16583</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_MASK                  0x10u</span></div>
<div class="line"><a name="l16584"></a><span class="lineno">16584</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_SHIFT                 4</span></div>
<div class="line"><a name="l16585"></a><span class="lineno">16585</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_MASK                  0x100u</span></div>
<div class="line"><a name="l16586"></a><span class="lineno">16586</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_SHIFT                 8</span></div>
<div class="line"><a name="l16587"></a><span class="lineno">16587</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3FLT0_MASK                  0x1000u</span></div>
<div class="line"><a name="l16588"></a><span class="lineno">16588</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3FLT0_SHIFT                 12</span></div>
<div class="line"><a name="l16589"></a><span class="lineno">16589</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_MASK                0xC0000u</span></div>
<div class="line"><a name="l16590"></a><span class="lineno">16590</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_SHIFT               18</span></div>
<div class="line"><a name="l16591"></a><span class="lineno">16591</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM1CH0SRC_MASK)</span></div>
<div class="line"><a name="l16592"></a><span class="lineno">16592</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_MASK                0x300000u</span></div>
<div class="line"><a name="l16593"></a><span class="lineno">16593</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_SHIFT               20</span></div>
<div class="line"><a name="l16594"></a><span class="lineno">16594</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM2CH0SRC_MASK)</span></div>
<div class="line"><a name="l16595"></a><span class="lineno">16595</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_MASK                0x1000000u</span></div>
<div class="line"><a name="l16596"></a><span class="lineno">16596</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_SHIFT               24</span></div>
<div class="line"><a name="l16597"></a><span class="lineno">16597</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_MASK                0x2000000u</span></div>
<div class="line"><a name="l16598"></a><span class="lineno">16598</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_SHIFT               25</span></div>
<div class="line"><a name="l16599"></a><span class="lineno">16599</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_MASK                0x4000000u</span></div>
<div class="line"><a name="l16600"></a><span class="lineno">16600</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_SHIFT               26</span></div>
<div class="line"><a name="l16601"></a><span class="lineno">16601</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3CLKSEL_MASK                0x8000000u</span></div>
<div class="line"><a name="l16602"></a><span class="lineno">16602</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3CLKSEL_SHIFT               27</span></div>
<div class="line"><a name="l16603"></a><span class="lineno">16603</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_MASK               0x10000000u</span></div>
<div class="line"><a name="l16604"></a><span class="lineno">16604</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG0SRC_SHIFT              28</span></div>
<div class="line"><a name="l16605"></a><span class="lineno">16605</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_MASK               0x20000000u</span></div>
<div class="line"><a name="l16606"></a><span class="lineno">16606</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0TRG1SRC_SHIFT              29</span></div>
<div class="line"><a name="l16607"></a><span class="lineno">16607</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG0SRC_MASK               0x40000000u</span></div>
<div class="line"><a name="l16608"></a><span class="lineno">16608</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG0SRC_SHIFT              30</span></div>
<div class="line"><a name="l16609"></a><span class="lineno">16609</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG1SRC_MASK               0x80000000u</span></div>
<div class="line"><a name="l16610"></a><span class="lineno">16610</span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM3TRG1SRC_SHIFT              31</span></div>
<div class="line"><a name="l16611"></a><span class="lineno">16611</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div>
<div class="line"><a name="l16612"></a><span class="lineno">16612</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div>
<div class="line"><a name="l16613"></a><span class="lineno">16613</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div>
<div class="line"><a name="l16614"></a><span class="lineno">16614</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div>
<div class="line"><a name="l16615"></a><span class="lineno">16615</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0xCu</span></div>
<div class="line"><a name="l16616"></a><span class="lineno">16616</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div>
<div class="line"><a name="l16617"></a><span class="lineno">16617</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK)</span></div>
<div class="line"><a name="l16618"></a><span class="lineno">16618</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_MASK                0x30u</span></div>
<div class="line"><a name="l16619"></a><span class="lineno">16619</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC_SHIFT               4</span></div>
<div class="line"><a name="l16620"></a><span class="lineno">16620</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1TXSRC_SHIFT))&amp;SIM_SOPT5_UART1TXSRC_MASK)</span></div>
<div class="line"><a name="l16621"></a><span class="lineno">16621</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0xC0u</span></div>
<div class="line"><a name="l16622"></a><span class="lineno">16622</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div>
<div class="line"><a name="l16623"></a><span class="lineno">16623</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1RXSRC_SHIFT))&amp;SIM_SOPT5_UART1RXSRC_MASK)</span></div>
<div class="line"><a name="l16624"></a><span class="lineno">16624</span>&#160;<span class="comment">/* SOPT6 Bit Fields */</span></div>
<div class="line"><a name="l16625"></a><span class="lineno">16625</span>&#160;<span class="preprocessor">#define SIM_SOPT6_MCC_MASK                       0xFFFFu</span></div>
<div class="line"><a name="l16626"></a><span class="lineno">16626</span>&#160;<span class="preprocessor">#define SIM_SOPT6_MCC_SHIFT                      0</span></div>
<div class="line"><a name="l16627"></a><span class="lineno">16627</span>&#160;<span class="preprocessor">#define SIM_SOPT6_MCC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT6_MCC_SHIFT))&amp;SIM_SOPT6_MCC_MASK)</span></div>
<div class="line"><a name="l16628"></a><span class="lineno">16628</span>&#160;<span class="preprocessor">#define SIM_SOPT6_PCR_MASK                       0xF0000u</span></div>
<div class="line"><a name="l16629"></a><span class="lineno">16629</span>&#160;<span class="preprocessor">#define SIM_SOPT6_PCR_SHIFT                      16</span></div>
<div class="line"><a name="l16630"></a><span class="lineno">16630</span>&#160;<span class="preprocessor">#define SIM_SOPT6_PCR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT6_PCR_SHIFT))&amp;SIM_SOPT6_PCR_MASK)</span></div>
<div class="line"><a name="l16631"></a><span class="lineno">16631</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div>
<div class="line"><a name="l16632"></a><span class="lineno">16632</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div>
<div class="line"><a name="l16633"></a><span class="lineno">16633</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div>
<div class="line"><a name="l16634"></a><span class="lineno">16634</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div>
<div class="line"><a name="l16635"></a><span class="lineno">16635</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div>
<div class="line"><a name="l16636"></a><span class="lineno">16636</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div>
<div class="line"><a name="l16637"></a><span class="lineno">16637</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div>
<div class="line"><a name="l16638"></a><span class="lineno">16638</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div>
<div class="line"><a name="l16639"></a><span class="lineno">16639</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_MASK                0xF00u</span></div>
<div class="line"><a name="l16640"></a><span class="lineno">16640</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_SHIFT               8</span></div>
<div class="line"><a name="l16641"></a><span class="lineno">16641</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC1TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC1TRGSEL_MASK)</span></div>
<div class="line"><a name="l16642"></a><span class="lineno">16642</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_MASK             0x1000u</span></div>
<div class="line"><a name="l16643"></a><span class="lineno">16643</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_SHIFT            12</span></div>
<div class="line"><a name="l16644"></a><span class="lineno">16644</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_MASK              0x8000u</span></div>
<div class="line"><a name="l16645"></a><span class="lineno">16645</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_SHIFT             15</span></div>
<div class="line"><a name="l16646"></a><span class="lineno">16646</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC2TRGSEL_MASK                0xF0000u</span></div>
<div class="line"><a name="l16647"></a><span class="lineno">16647</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC2TRGSEL_SHIFT               16</span></div>
<div class="line"><a name="l16648"></a><span class="lineno">16648</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC2TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC2TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC2TRGSEL_MASK)</span></div>
<div class="line"><a name="l16649"></a><span class="lineno">16649</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC2PRETRGSEL_MASK             0x100000u</span></div>
<div class="line"><a name="l16650"></a><span class="lineno">16650</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC2PRETRGSEL_SHIFT            20</span></div>
<div class="line"><a name="l16651"></a><span class="lineno">16651</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC2ALTTRGEN_MASK              0x800000u</span></div>
<div class="line"><a name="l16652"></a><span class="lineno">16652</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC2ALTTRGEN_SHIFT             23</span></div>
<div class="line"><a name="l16653"></a><span class="lineno">16653</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC3TRGSEL_MASK                0xF000000u</span></div>
<div class="line"><a name="l16654"></a><span class="lineno">16654</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC3TRGSEL_SHIFT               24</span></div>
<div class="line"><a name="l16655"></a><span class="lineno">16655</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC3TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC3TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC3TRGSEL_MASK)</span></div>
<div class="line"><a name="l16656"></a><span class="lineno">16656</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC3PRETRGSEL_MASK             0x10000000u</span></div>
<div class="line"><a name="l16657"></a><span class="lineno">16657</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC3PRETRGSEL_SHIFT            28</span></div>
<div class="line"><a name="l16658"></a><span class="lineno">16658</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC3ALTTRGEN_MASK              0x80000000u</span></div>
<div class="line"><a name="l16659"></a><span class="lineno">16659</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC3ALTTRGEN_SHIFT             31</span></div>
<div class="line"><a name="l16660"></a><span class="lineno">16660</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div>
<div class="line"><a name="l16661"></a><span class="lineno">16661</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div>
<div class="line"><a name="l16662"></a><span class="lineno">16662</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div>
<div class="line"><a name="l16663"></a><span class="lineno">16663</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div>
<div class="line"><a name="l16664"></a><span class="lineno">16664</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0x70u</span></div>
<div class="line"><a name="l16665"></a><span class="lineno">16665</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     4</span></div>
<div class="line"><a name="l16666"></a><span class="lineno">16666</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div>
<div class="line"><a name="l16667"></a><span class="lineno">16667</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div>
<div class="line"><a name="l16668"></a><span class="lineno">16668</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div>
<div class="line"><a name="l16669"></a><span class="lineno">16669</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div>
<div class="line"><a name="l16670"></a><span class="lineno">16670</span>&#160;<span class="comment">/* SCGC1 Bit Fields */</span></div>
<div class="line"><a name="l16671"></a><span class="lineno">16671</span>&#160;<span class="preprocessor">#define SIM_SCGC1_OSC1_MASK                      0x20u</span></div>
<div class="line"><a name="l16672"></a><span class="lineno">16672</span>&#160;<span class="preprocessor">#define SIM_SCGC1_OSC1_SHIFT                     5</span></div>
<div class="line"><a name="l16673"></a><span class="lineno">16673</span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_MASK                     0x400u</span></div>
<div class="line"><a name="l16674"></a><span class="lineno">16674</span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_SHIFT                    10</span></div>
<div class="line"><a name="l16675"></a><span class="lineno">16675</span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_MASK                     0x800u</span></div>
<div class="line"><a name="l16676"></a><span class="lineno">16676</span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_SHIFT                    11</span></div>
<div class="line"><a name="l16677"></a><span class="lineno">16677</span>&#160;<span class="comment">/* SCGC2 Bit Fields */</span></div>
<div class="line"><a name="l16678"></a><span class="lineno">16678</span>&#160;<span class="preprocessor">#define SIM_SCGC2_ENET_MASK                      0x1u</span></div>
<div class="line"><a name="l16679"></a><span class="lineno">16679</span>&#160;<span class="preprocessor">#define SIM_SCGC2_ENET_SHIFT                     0</span></div>
<div class="line"><a name="l16680"></a><span class="lineno">16680</span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_MASK                      0x1000u</span></div>
<div class="line"><a name="l16681"></a><span class="lineno">16681</span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_SHIFT                     12</span></div>
<div class="line"><a name="l16682"></a><span class="lineno">16682</span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_MASK                      0x2000u</span></div>
<div class="line"><a name="l16683"></a><span class="lineno">16683</span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_SHIFT                     13</span></div>
<div class="line"><a name="l16684"></a><span class="lineno">16684</span>&#160;<span class="comment">/* SCGC3 Bit Fields */</span></div>
<div class="line"><a name="l16685"></a><span class="lineno">16685</span>&#160;<span class="preprocessor">#define SIM_SCGC3_RNGA_MASK                      0x1u</span></div>
<div class="line"><a name="l16686"></a><span class="lineno">16686</span>&#160;<span class="preprocessor">#define SIM_SCGC3_RNGA_SHIFT                     0</span></div>
<div class="line"><a name="l16687"></a><span class="lineno">16687</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FLEXCAN1_MASK                  0x10u</span></div>
<div class="line"><a name="l16688"></a><span class="lineno">16688</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FLEXCAN1_SHIFT                 4</span></div>
<div class="line"><a name="l16689"></a><span class="lineno">16689</span>&#160;<span class="preprocessor">#define SIM_SCGC3_NFC_MASK                       0x100u</span></div>
<div class="line"><a name="l16690"></a><span class="lineno">16690</span>&#160;<span class="preprocessor">#define SIM_SCGC3_NFC_SHIFT                      8</span></div>
<div class="line"><a name="l16691"></a><span class="lineno">16691</span>&#160;<span class="preprocessor">#define SIM_SCGC3_DSPI2_MASK                     0x1000u</span></div>
<div class="line"><a name="l16692"></a><span class="lineno">16692</span>&#160;<span class="preprocessor">#define SIM_SCGC3_DSPI2_SHIFT                    12</span></div>
<div class="line"><a name="l16693"></a><span class="lineno">16693</span>&#160;<span class="preprocessor">#define SIM_SCGC3_DDR_MASK                       0x4000u</span></div>
<div class="line"><a name="l16694"></a><span class="lineno">16694</span>&#160;<span class="preprocessor">#define SIM_SCGC3_DDR_SHIFT                      14</span></div>
<div class="line"><a name="l16695"></a><span class="lineno">16695</span>&#160;<span class="preprocessor">#define SIM_SCGC3_SAI1_MASK                      0x8000u</span></div>
<div class="line"><a name="l16696"></a><span class="lineno">16696</span>&#160;<span class="preprocessor">#define SIM_SCGC3_SAI1_SHIFT                     15</span></div>
<div class="line"><a name="l16697"></a><span class="lineno">16697</span>&#160;<span class="preprocessor">#define SIM_SCGC3_ESDHC_MASK                     0x20000u</span></div>
<div class="line"><a name="l16698"></a><span class="lineno">16698</span>&#160;<span class="preprocessor">#define SIM_SCGC3_ESDHC_SHIFT                    17</span></div>
<div class="line"><a name="l16699"></a><span class="lineno">16699</span>&#160;<span class="preprocessor">#define SIM_SCGC3_LCDC_MASK                      0x400000u</span></div>
<div class="line"><a name="l16700"></a><span class="lineno">16700</span>&#160;<span class="preprocessor">#define SIM_SCGC3_LCDC_SHIFT                     22</span></div>
<div class="line"><a name="l16701"></a><span class="lineno">16701</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_MASK                      0x1000000u</span></div>
<div class="line"><a name="l16702"></a><span class="lineno">16702</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_SHIFT                     24</span></div>
<div class="line"><a name="l16703"></a><span class="lineno">16703</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM3_MASK                      0x2000000u</span></div>
<div class="line"><a name="l16704"></a><span class="lineno">16704</span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM3_SHIFT                     25</span></div>
<div class="line"><a name="l16705"></a><span class="lineno">16705</span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_MASK                      0x8000000u</span></div>
<div class="line"><a name="l16706"></a><span class="lineno">16706</span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_SHIFT                     27</span></div>
<div class="line"><a name="l16707"></a><span class="lineno">16707</span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC3_MASK                      0x10000000u</span></div>
<div class="line"><a name="l16708"></a><span class="lineno">16708</span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC3_SHIFT                     28</span></div>
<div class="line"><a name="l16709"></a><span class="lineno">16709</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div>
<div class="line"><a name="l16710"></a><span class="lineno">16710</span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_MASK                       0x2u</span></div>
<div class="line"><a name="l16711"></a><span class="lineno">16711</span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_SHIFT                      1</span></div>
<div class="line"><a name="l16712"></a><span class="lineno">16712</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       0x4u</span></div>
<div class="line"><a name="l16713"></a><span class="lineno">16713</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      2</span></div>
<div class="line"><a name="l16714"></a><span class="lineno">16714</span>&#160;<span class="preprocessor">#define SIM_SCGC4_IIC0_MASK                      0x40u</span></div>
<div class="line"><a name="l16715"></a><span class="lineno">16715</span>&#160;<span class="preprocessor">#define SIM_SCGC4_IIC0_SHIFT                     6</span></div>
<div class="line"><a name="l16716"></a><span class="lineno">16716</span>&#160;<span class="preprocessor">#define SIM_SCGC4_IIC1_MASK                      0x80u</span></div>
<div class="line"><a name="l16717"></a><span class="lineno">16717</span>&#160;<span class="preprocessor">#define SIM_SCGC4_IIC1_SHIFT                     7</span></div>
<div class="line"><a name="l16718"></a><span class="lineno">16718</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div>
<div class="line"><a name="l16719"></a><span class="lineno">16719</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div>
<div class="line"><a name="l16720"></a><span class="lineno">16720</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div>
<div class="line"><a name="l16721"></a><span class="lineno">16721</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div>
<div class="line"><a name="l16722"></a><span class="lineno">16722</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div>
<div class="line"><a name="l16723"></a><span class="lineno">16723</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div>
<div class="line"><a name="l16724"></a><span class="lineno">16724</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_MASK                     0x2000u</span></div>
<div class="line"><a name="l16725"></a><span class="lineno">16725</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_SHIFT                    13</span></div>
<div class="line"><a name="l16726"></a><span class="lineno">16726</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBFS_MASK                     0x40000u</span></div>
<div class="line"><a name="l16727"></a><span class="lineno">16727</span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBFS_SHIFT                    18</span></div>
<div class="line"><a name="l16728"></a><span class="lineno">16728</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div>
<div class="line"><a name="l16729"></a><span class="lineno">16729</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div>
<div class="line"><a name="l16730"></a><span class="lineno">16730</span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      0x100000u</span></div>
<div class="line"><a name="l16731"></a><span class="lineno">16731</span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     20</span></div>
<div class="line"><a name="l16732"></a><span class="lineno">16732</span>&#160;<span class="preprocessor">#define SIM_SCGC4_LLWU_MASK                      0x10000000u</span></div>
<div class="line"><a name="l16733"></a><span class="lineno">16733</span>&#160;<span class="preprocessor">#define SIM_SCGC4_LLWU_SHIFT                     28</span></div>
<div class="line"><a name="l16734"></a><span class="lineno">16734</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div>
<div class="line"><a name="l16735"></a><span class="lineno">16735</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTIMER_MASK                   0x1u</span></div>
<div class="line"><a name="l16736"></a><span class="lineno">16736</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTIMER_SHIFT                  0</span></div>
<div class="line"><a name="l16737"></a><span class="lineno">16737</span>&#160;<span class="preprocessor">#define SIM_SCGC5_REGFILE_MASK                   0x2u</span></div>
<div class="line"><a name="l16738"></a><span class="lineno">16738</span>&#160;<span class="preprocessor">#define SIM_SCGC5_REGFILE_SHIFT                  1</span></div>
<div class="line"><a name="l16739"></a><span class="lineno">16739</span>&#160;<span class="preprocessor">#define SIM_SCGC5_DRYICE_MASK                    0x4u</span></div>
<div class="line"><a name="l16740"></a><span class="lineno">16740</span>&#160;<span class="preprocessor">#define SIM_SCGC5_DRYICE_SHIFT                   2</span></div>
<div class="line"><a name="l16741"></a><span class="lineno">16741</span>&#160;<span class="preprocessor">#define SIM_SCGC5_DRYICESECREG_MASK              0x8u</span></div>
<div class="line"><a name="l16742"></a><span class="lineno">16742</span>&#160;<span class="preprocessor">#define SIM_SCGC5_DRYICESECREG_SHIFT             3</span></div>
<div class="line"><a name="l16743"></a><span class="lineno">16743</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       0x20u</span></div>
<div class="line"><a name="l16744"></a><span class="lineno">16744</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      5</span></div>
<div class="line"><a name="l16745"></a><span class="lineno">16745</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div>
<div class="line"><a name="l16746"></a><span class="lineno">16746</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div>
<div class="line"><a name="l16747"></a><span class="lineno">16747</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div>
<div class="line"><a name="l16748"></a><span class="lineno">16748</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div>
<div class="line"><a name="l16749"></a><span class="lineno">16749</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div>
<div class="line"><a name="l16750"></a><span class="lineno">16750</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div>
<div class="line"><a name="l16751"></a><span class="lineno">16751</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div>
<div class="line"><a name="l16752"></a><span class="lineno">16752</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div>
<div class="line"><a name="l16753"></a><span class="lineno">16753</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div>
<div class="line"><a name="l16754"></a><span class="lineno">16754</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div>
<div class="line"><a name="l16755"></a><span class="lineno">16755</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTF_MASK                     0x4000u</span></div>
<div class="line"><a name="l16756"></a><span class="lineno">16756</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTF_SHIFT                    14</span></div>
<div class="line"><a name="l16757"></a><span class="lineno">16757</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div>
<div class="line"><a name="l16758"></a><span class="lineno">16758</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX0_MASK                   0x2u</span></div>
<div class="line"><a name="l16759"></a><span class="lineno">16759</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX0_SHIFT                  1</span></div>
<div class="line"><a name="l16760"></a><span class="lineno">16760</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX1_MASK                   0x4u</span></div>
<div class="line"><a name="l16761"></a><span class="lineno">16761</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX1_SHIFT                  2</span></div>
<div class="line"><a name="l16762"></a><span class="lineno">16762</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_MASK                  0x10u</span></div>
<div class="line"><a name="l16763"></a><span class="lineno">16763</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_SHIFT                 4</span></div>
<div class="line"><a name="l16764"></a><span class="lineno">16764</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DSPI0_MASK                     0x1000u</span></div>
<div class="line"><a name="l16765"></a><span class="lineno">16765</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DSPI0_SHIFT                    12</span></div>
<div class="line"><a name="l16766"></a><span class="lineno">16766</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DSPI1_MASK                     0x2000u</span></div>
<div class="line"><a name="l16767"></a><span class="lineno">16767</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DSPI1_SHIFT                    13</span></div>
<div class="line"><a name="l16768"></a><span class="lineno">16768</span>&#160;<span class="preprocessor">#define SIM_SCGC6_SAI0_MASK                      0x8000u</span></div>
<div class="line"><a name="l16769"></a><span class="lineno">16769</span>&#160;<span class="preprocessor">#define SIM_SCGC6_SAI0_SHIFT                     15</span></div>
<div class="line"><a name="l16770"></a><span class="lineno">16770</span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_MASK                       0x40000u</span></div>
<div class="line"><a name="l16771"></a><span class="lineno">16771</span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_SHIFT                      18</span></div>
<div class="line"><a name="l16772"></a><span class="lineno">16772</span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBHS_MASK                     0x100000u</span></div>
<div class="line"><a name="l16773"></a><span class="lineno">16773</span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBHS_SHIFT                    20</span></div>
<div class="line"><a name="l16774"></a><span class="lineno">16774</span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_MASK                    0x200000u</span></div>
<div class="line"><a name="l16775"></a><span class="lineno">16775</span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_SHIFT                   21</span></div>
<div class="line"><a name="l16776"></a><span class="lineno">16776</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_MASK                       0x400000u</span></div>
<div class="line"><a name="l16777"></a><span class="lineno">16777</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_SHIFT                      22</span></div>
<div class="line"><a name="l16778"></a><span class="lineno">16778</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div>
<div class="line"><a name="l16779"></a><span class="lineno">16779</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div>
<div class="line"><a name="l16780"></a><span class="lineno">16780</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_MASK                      0x1000000u</span></div>
<div class="line"><a name="l16781"></a><span class="lineno">16781</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_SHIFT                     24</span></div>
<div class="line"><a name="l16782"></a><span class="lineno">16782</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_MASK                      0x2000000u</span></div>
<div class="line"><a name="l16783"></a><span class="lineno">16783</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_SHIFT                     25</span></div>
<div class="line"><a name="l16784"></a><span class="lineno">16784</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div>
<div class="line"><a name="l16785"></a><span class="lineno">16785</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div>
<div class="line"><a name="l16786"></a><span class="lineno">16786</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC2_MASK                      0x10000000u</span></div>
<div class="line"><a name="l16787"></a><span class="lineno">16787</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC2_SHIFT                     28</span></div>
<div class="line"><a name="l16788"></a><span class="lineno">16788</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div>
<div class="line"><a name="l16789"></a><span class="lineno">16789</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div>
<div class="line"><a name="l16790"></a><span class="lineno">16790</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div>
<div class="line"><a name="l16791"></a><span class="lineno">16791</span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_MASK                   0x1u</span></div>
<div class="line"><a name="l16792"></a><span class="lineno">16792</span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_SHIFT                  0</span></div>
<div class="line"><a name="l16793"></a><span class="lineno">16793</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x2u</span></div>
<div class="line"><a name="l16794"></a><span class="lineno">16794</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      1</span></div>
<div class="line"><a name="l16795"></a><span class="lineno">16795</span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_MASK                       0x4u</span></div>
<div class="line"><a name="l16796"></a><span class="lineno">16796</span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_SHIFT                      2</span></div>
<div class="line"><a name="l16797"></a><span class="lineno">16797</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div>
<div class="line"><a name="l16798"></a><span class="lineno">16798</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0xF0000u</span></div>
<div class="line"><a name="l16799"></a><span class="lineno">16799</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div>
<div class="line"><a name="l16800"></a><span class="lineno">16800</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div>
<div class="line"><a name="l16801"></a><span class="lineno">16801</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_MASK                 0xF00000u</span></div>
<div class="line"><a name="l16802"></a><span class="lineno">16802</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_SHIFT                20</span></div>
<div class="line"><a name="l16803"></a><span class="lineno">16803</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV3_SHIFT))&amp;SIM_CLKDIV1_OUTDIV3_MASK)</span></div>
<div class="line"><a name="l16804"></a><span class="lineno">16804</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_MASK                 0xF000000u</span></div>
<div class="line"><a name="l16805"></a><span class="lineno">16805</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_SHIFT                24</span></div>
<div class="line"><a name="l16806"></a><span class="lineno">16806</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV2_SHIFT))&amp;SIM_CLKDIV1_OUTDIV2_MASK)</span></div>
<div class="line"><a name="l16807"></a><span class="lineno">16807</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div>
<div class="line"><a name="l16808"></a><span class="lineno">16808</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div>
<div class="line"><a name="l16809"></a><span class="lineno">16809</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div>
<div class="line"><a name="l16810"></a><span class="lineno">16810</span>&#160;<span class="comment">/* CLKDIV2 Bit Fields */</span></div>
<div class="line"><a name="l16811"></a><span class="lineno">16811</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFSFRAC_MASK               0x1u</span></div>
<div class="line"><a name="l16812"></a><span class="lineno">16812</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFSFRAC_SHIFT              0</span></div>
<div class="line"><a name="l16813"></a><span class="lineno">16813</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFSDIV_MASK                0xEu</span></div>
<div class="line"><a name="l16814"></a><span class="lineno">16814</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFSDIV_SHIFT               1</span></div>
<div class="line"><a name="l16815"></a><span class="lineno">16815</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFSDIV(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBFSDIV_SHIFT))&amp;SIM_CLKDIV2_USBFSDIV_MASK)</span></div>
<div class="line"><a name="l16816"></a><span class="lineno">16816</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBHSFRAC_MASK               0x100u</span></div>
<div class="line"><a name="l16817"></a><span class="lineno">16817</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBHSFRAC_SHIFT              8</span></div>
<div class="line"><a name="l16818"></a><span class="lineno">16818</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBHSDIV_MASK                0xE00u</span></div>
<div class="line"><a name="l16819"></a><span class="lineno">16819</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBHSDIV_SHIFT               9</span></div>
<div class="line"><a name="l16820"></a><span class="lineno">16820</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBHSDIV(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBHSDIV_SHIFT))&amp;SIM_CLKDIV2_USBHSDIV_MASK)</span></div>
<div class="line"><a name="l16821"></a><span class="lineno">16821</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div>
<div class="line"><a name="l16822"></a><span class="lineno">16822</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FTFDIS_MASK                    0x1u</span></div>
<div class="line"><a name="l16823"></a><span class="lineno">16823</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FTFDIS_SHIFT                   0</span></div>
<div class="line"><a name="l16824"></a><span class="lineno">16824</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF00u</span></div>
<div class="line"><a name="l16825"></a><span class="lineno">16825</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   8</span></div>
<div class="line"><a name="l16826"></a><span class="lineno">16826</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div>
<div class="line"><a name="l16827"></a><span class="lineno">16827</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    0xF0000u</span></div>
<div class="line"><a name="l16828"></a><span class="lineno">16828</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   16</span></div>
<div class="line"><a name="l16829"></a><span class="lineno">16829</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EESIZE_SHIFT))&amp;SIM_FCFG1_EESIZE_MASK)</span></div>
<div class="line"><a name="l16830"></a><span class="lineno">16830</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div>
<div class="line"><a name="l16831"></a><span class="lineno">16831</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div>
<div class="line"><a name="l16832"></a><span class="lineno">16832</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div>
<div class="line"><a name="l16833"></a><span class="lineno">16833</span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   0xF0000000u</span></div>
<div class="line"><a name="l16834"></a><span class="lineno">16834</span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  28</span></div>
<div class="line"><a name="l16835"></a><span class="lineno">16835</span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_NVMSIZE_SHIFT))&amp;SIM_FCFG1_NVMSIZE_MASK)</span></div>
<div class="line"><a name="l16836"></a><span class="lineno">16836</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div>
<div class="line"><a name="l16837"></a><span class="lineno">16837</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR23_MASK                 0x3F0000u</span></div>
<div class="line"><a name="l16838"></a><span class="lineno">16838</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR23_SHIFT                16</span></div>
<div class="line"><a name="l16839"></a><span class="lineno">16839</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR23(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR23_SHIFT))&amp;SIM_FCFG2_MAXADDR23_MASK)</span></div>
<div class="line"><a name="l16840"></a><span class="lineno">16840</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR01_MASK                 0x3F000000u</span></div>
<div class="line"><a name="l16841"></a><span class="lineno">16841</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR01_SHIFT                24</span></div>
<div class="line"><a name="l16842"></a><span class="lineno">16842</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR01(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR01_SHIFT))&amp;SIM_FCFG2_MAXADDR01_MASK)</span></div>
<div class="line"><a name="l16843"></a><span class="lineno">16843</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div>
<div class="line"><a name="l16844"></a><span class="lineno">16844</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l16845"></a><span class="lineno">16845</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_SHIFT                       0</span></div>
<div class="line"><a name="l16846"></a><span class="lineno">16846</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID_SHIFT))&amp;SIM_UIDH_UID_MASK)</span></div>
<div class="line"><a name="l16847"></a><span class="lineno">16847</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div>
<div class="line"><a name="l16848"></a><span class="lineno">16848</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l16849"></a><span class="lineno">16849</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div>
<div class="line"><a name="l16850"></a><span class="lineno">16850</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div>
<div class="line"><a name="l16851"></a><span class="lineno">16851</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div>
<div class="line"><a name="l16852"></a><span class="lineno">16852</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div>
<div class="line"><a name="l16853"></a><span class="lineno">16853</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div>
<div class="line"><a name="l16854"></a><span class="lineno">16854</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div>
<div class="line"><a name="l16855"></a><span class="lineno">16855</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div>
<div class="line"><a name="l16856"></a><span class="lineno">16856</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div>
<div class="line"><a name="l16857"></a><span class="lineno">16857</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div>
<div class="line"><a name="l16858"></a><span class="lineno">16858</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div>
<div class="line"><a name="l16859"></a><span class="lineno">16859</span>&#160;<span class="comment">/* CLKDIV3 Bit Fields */</span></div>
<div class="line"><a name="l16860"></a><span class="lineno">16860</span>&#160;<span class="preprocessor">#define SIM_CLKDIV3_LCDCFRAC_MASK                0xFF00u</span></div>
<div class="line"><a name="l16861"></a><span class="lineno">16861</span>&#160;<span class="preprocessor">#define SIM_CLKDIV3_LCDCFRAC_SHIFT               8</span></div>
<div class="line"><a name="l16862"></a><span class="lineno">16862</span>&#160;<span class="preprocessor">#define SIM_CLKDIV3_LCDCFRAC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV3_LCDCFRAC_SHIFT))&amp;SIM_CLKDIV3_LCDCFRAC_MASK)</span></div>
<div class="line"><a name="l16863"></a><span class="lineno">16863</span>&#160;<span class="preprocessor">#define SIM_CLKDIV3_LCDCDIV_MASK                 0xFFF0000u</span></div>
<div class="line"><a name="l16864"></a><span class="lineno">16864</span>&#160;<span class="preprocessor">#define SIM_CLKDIV3_LCDCDIV_SHIFT                16</span></div>
<div class="line"><a name="l16865"></a><span class="lineno">16865</span>&#160;<span class="preprocessor">#define SIM_CLKDIV3_LCDCDIV(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV3_LCDCDIV_SHIFT))&amp;SIM_CLKDIV3_LCDCDIV_MASK)</span></div>
<div class="line"><a name="l16866"></a><span class="lineno">16866</span>&#160;<span class="comment">/* CLKDIV4 Bit Fields */</span></div>
<div class="line"><a name="l16867"></a><span class="lineno">16867</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_MASK               0x1u</span></div>
<div class="line"><a name="l16868"></a><span class="lineno">16868</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_SHIFT              0</span></div>
<div class="line"><a name="l16869"></a><span class="lineno">16869</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_MASK                0xEu</span></div>
<div class="line"><a name="l16870"></a><span class="lineno">16870</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_SHIFT               1</span></div>
<div class="line"><a name="l16871"></a><span class="lineno">16871</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEDIV_SHIFT))&amp;SIM_CLKDIV4_TRACEDIV_MASK)</span></div>
<div class="line"><a name="l16872"></a><span class="lineno">16872</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_NFCFRAC_MASK                 0x7000000u</span></div>
<div class="line"><a name="l16873"></a><span class="lineno">16873</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_NFCFRAC_SHIFT                24</span></div>
<div class="line"><a name="l16874"></a><span class="lineno">16874</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_NFCFRAC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_NFCFRAC_SHIFT))&amp;SIM_CLKDIV4_NFCFRAC_MASK)</span></div>
<div class="line"><a name="l16875"></a><span class="lineno">16875</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_NFCDIV_MASK                  0xF8000000u</span></div>
<div class="line"><a name="l16876"></a><span class="lineno">16876</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_NFCDIV_SHIFT                 27</span></div>
<div class="line"><a name="l16877"></a><span class="lineno">16877</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_NFCDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_NFCDIV_SHIFT))&amp;SIM_CLKDIV4_NFCDIV_MASK)</span></div>
<div class="line"><a name="l16878"></a><span class="lineno">16878</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l16879"></a><span class="lineno">16879</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRSREN_MASK                     0x1u</span></div>
<div class="line"><a name="l16880"></a><span class="lineno">16880</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRSREN_SHIFT                    0</span></div>
<div class="line"><a name="l16881"></a><span class="lineno">16881</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRS_MASK                        0x2u</span></div>
<div class="line"><a name="l16882"></a><span class="lineno">16882</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRS_SHIFT                       1</span></div>
<div class="line"><a name="l16883"></a><span class="lineno">16883</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRPEN_MASK                      0x4u</span></div>
<div class="line"><a name="l16884"></a><span class="lineno">16884</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRPEN_SHIFT                     2</span></div>
<div class="line"><a name="l16885"></a><span class="lineno">16885</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRDQSDIS_MASK                   0x8u</span></div>
<div class="line"><a name="l16886"></a><span class="lineno">16886</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRDQSDIS_SHIFT                  3</span></div>
<div class="line"><a name="l16887"></a><span class="lineno">16887</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRCFG_MASK                      0xE0u</span></div>
<div class="line"><a name="l16888"></a><span class="lineno">16888</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRCFG_SHIFT                     5</span></div>
<div class="line"><a name="l16889"></a><span class="lineno">16889</span>&#160;<span class="preprocessor">#define SIM_MCR_DDRCFG(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MCR_DDRCFG_SHIFT))&amp;SIM_MCR_DDRCFG_MASK)</span></div>
<div class="line"><a name="l16890"></a><span class="lineno">16890</span>&#160;<span class="preprocessor">#define SIM_MCR_RCRRSTEN_MASK                    0x100u</span></div>
<div class="line"><a name="l16891"></a><span class="lineno">16891</span>&#160;<span class="preprocessor">#define SIM_MCR_RCRRSTEN_SHIFT                   8</span></div>
<div class="line"><a name="l16892"></a><span class="lineno">16892</span>&#160;<span class="preprocessor">#define SIM_MCR_RCRRST_MASK                      0x200u</span></div>
<div class="line"><a name="l16893"></a><span class="lineno">16893</span>&#160;<span class="preprocessor">#define SIM_MCR_RCRRST_SHIFT                     9</span></div>
<div class="line"><a name="l16894"></a><span class="lineno">16894</span>&#160;<span class="preprocessor">#define SIM_MCR_LCDSTART_MASK                    0x10000u</span></div>
<div class="line"><a name="l16895"></a><span class="lineno">16895</span>&#160;<span class="preprocessor">#define SIM_MCR_LCDSTART_SHIFT                   16</span></div>
<div class="line"><a name="l16896"></a><span class="lineno">16896</span>&#160;<span class="preprocessor">#define SIM_MCR_PDBLOOP_MASK                     0x20000000u</span></div>
<div class="line"><a name="l16897"></a><span class="lineno">16897</span>&#160;<span class="preprocessor">#define SIM_MCR_PDBLOOP_SHIFT                    29</span></div>
<div class="line"><a name="l16898"></a><span class="lineno">16898</span>&#160;<span class="preprocessor">#define SIM_MCR_ULPICLKOBE_MASK                  0x40000000u</span></div>
<div class="line"><a name="l16899"></a><span class="lineno">16899</span>&#160;<span class="preprocessor">#define SIM_MCR_ULPICLKOBE_SHIFT                 30</span></div>
<div class="line"><a name="l16900"></a><span class="lineno">16900</span>&#160;<span class="preprocessor">#define SIM_MCR_TRACECLKDIS_MASK                 0x80000000u</span></div>
<div class="line"><a name="l16901"></a><span class="lineno">16901</span>&#160;<span class="preprocessor">#define SIM_MCR_TRACECLKDIS_SHIFT                31</span></div>
<div class="line"><a name="l16902"></a><span class="lineno">16902</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div>
<div class="line"><a name="l16906"></a><span class="lineno">16906</span>&#160;</div>
<div class="line"><a name="l16907"></a><span class="lineno">16907</span>&#160;</div>
<div class="line"><a name="l16908"></a><span class="lineno">16908</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l16910"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral.html#ga719ec5df95fbb5732438f794f2cccf3c">16910</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                             ((SIM_MemMapPtr)0x40047000u)</span></div>
<div class="line"><a name="l16911"></a><span class="lineno">16911</span>&#160;</div>
<div class="line"><a name="l16912"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91">16912</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM_BASE_PTR }</span></div>
<div class="line"><a name="l16913"></a><span class="lineno">16913</span>&#160;</div>
<div class="line"><a name="l16914"></a><span class="lineno">16914</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l16915"></a><span class="lineno">16915</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div>
<div class="line"><a name="l16916"></a><span class="lineno">16916</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l16917"></a><span class="lineno">16917</span>&#160;</div>
<div class="line"><a name="l16924"></a><span class="lineno">16924</span>&#160;<span class="comment">/* SIM - Register instance definitions */</span></div>
<div class="line"><a name="l16925"></a><span class="lineno">16925</span>&#160;<span class="comment">/* SIM */</span></div>
<div class="line"><a name="l16926"></a><span class="lineno">16926</span>&#160;<span class="preprocessor">#define SIM_SOPT1                                SIM_SOPT1_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16927"></a><span class="lineno">16927</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG                             SIM_SOPT1CFG_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16928"></a><span class="lineno">16928</span>&#160;<span class="preprocessor">#define SIM_SOPT2                                SIM_SOPT2_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16929"></a><span class="lineno">16929</span>&#160;<span class="preprocessor">#define SIM_SOPT4                                SIM_SOPT4_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16930"></a><span class="lineno">16930</span>&#160;<span class="preprocessor">#define SIM_SOPT5                                SIM_SOPT5_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16931"></a><span class="lineno">16931</span>&#160;<span class="preprocessor">#define SIM_SOPT6                                SIM_SOPT6_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16932"></a><span class="lineno">16932</span>&#160;<span class="preprocessor">#define SIM_SOPT7                                SIM_SOPT7_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16933"></a><span class="lineno">16933</span>&#160;<span class="preprocessor">#define SIM_SDID                                 SIM_SDID_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16934"></a><span class="lineno">16934</span>&#160;<span class="preprocessor">#define SIM_SCGC1                                SIM_SCGC1_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16935"></a><span class="lineno">16935</span>&#160;<span class="preprocessor">#define SIM_SCGC2                                SIM_SCGC2_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16936"></a><span class="lineno">16936</span>&#160;<span class="preprocessor">#define SIM_SCGC3                                SIM_SCGC3_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16937"></a><span class="lineno">16937</span>&#160;<span class="preprocessor">#define SIM_SCGC4                                SIM_SCGC4_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16938"></a><span class="lineno">16938</span>&#160;<span class="preprocessor">#define SIM_SCGC5                                SIM_SCGC5_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16939"></a><span class="lineno">16939</span>&#160;<span class="preprocessor">#define SIM_SCGC6                                SIM_SCGC6_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16940"></a><span class="lineno">16940</span>&#160;<span class="preprocessor">#define SIM_SCGC7                                SIM_SCGC7_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16941"></a><span class="lineno">16941</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1                              SIM_CLKDIV1_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16942"></a><span class="lineno">16942</span>&#160;<span class="preprocessor">#define SIM_CLKDIV2                              SIM_CLKDIV2_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16943"></a><span class="lineno">16943</span>&#160;<span class="preprocessor">#define SIM_FCFG1                                SIM_FCFG1_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16944"></a><span class="lineno">16944</span>&#160;<span class="preprocessor">#define SIM_FCFG2                                SIM_FCFG2_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16945"></a><span class="lineno">16945</span>&#160;<span class="preprocessor">#define SIM_UIDH                                 SIM_UIDH_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16946"></a><span class="lineno">16946</span>&#160;<span class="preprocessor">#define SIM_UIDMH                                SIM_UIDMH_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16947"></a><span class="lineno">16947</span>&#160;<span class="preprocessor">#define SIM_UIDML                                SIM_UIDML_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16948"></a><span class="lineno">16948</span>&#160;<span class="preprocessor">#define SIM_UIDL                                 SIM_UIDL_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16949"></a><span class="lineno">16949</span>&#160;<span class="preprocessor">#define SIM_CLKDIV3                              SIM_CLKDIV3_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16950"></a><span class="lineno">16950</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4                              SIM_CLKDIV4_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16951"></a><span class="lineno">16951</span>&#160;<span class="preprocessor">#define SIM_MCR                                  SIM_MCR_REG(SIM_BASE_PTR)</span></div>
<div class="line"><a name="l16952"></a><span class="lineno">16952</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l16956"></a><span class="lineno">16956</span>&#160;</div>
<div class="line"><a name="l16957"></a><span class="lineno">16957</span>&#160; <span class="comment">/* end of group SIM_Peripheral */</span></div>
<div class="line"><a name="l16961"></a><span class="lineno">16961</span>&#160;</div>
<div class="line"><a name="l16962"></a><span class="lineno">16962</span>&#160;</div>
<div class="line"><a name="l16963"></a><span class="lineno">16963</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l16964"></a><span class="lineno">16964</span>&#160;<span class="comment">   -- SMC</span></div>
<div class="line"><a name="l16965"></a><span class="lineno">16965</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l16966"></a><span class="lineno">16966</span>&#160;</div>
<div class="line"><a name="l16973"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html">16973</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_m_c___mem_map.html">SMC_MemMap</a> {</div>
<div class="line"><a name="l16974"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#afd03d93a7823dc65f53216dca15a2a95">16974</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#afd03d93a7823dc65f53216dca15a2a95">PMPROT</a>;                                  </div>
<div class="line"><a name="l16975"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#a2a5d946bb55640fd179c4065937bea5c">16975</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#a2a5d946bb55640fd179c4065937bea5c">PMCTRL</a>;                                  </div>
<div class="line"><a name="l16976"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#ad5b37041739800b7bb7afc59d53c7ded">16976</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#ad5b37041739800b7bb7afc59d53c7ded">VLLSCTRL</a>;                                </div>
<div class="line"><a name="l16977"></a><span class="lineno"><a class="line" href="struct_s_m_c___mem_map.html#a0fddef87e229c4cf1b3be0d29589e964">16977</a></span>&#160;  uint8_t <a class="code" href="struct_s_m_c___mem_map.html#a0fddef87e229c4cf1b3be0d29589e964">PMSTAT</a>;                                  </div>
<div class="line"><a name="l16978"></a><span class="lineno">16978</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_m_c___peripheral.html#ga763f87a6b8ebab7acb6dde639e6a47c7">SMC_MemMapPtr</a>;</div>
<div class="line"><a name="l16979"></a><span class="lineno">16979</span>&#160;</div>
<div class="line"><a name="l16980"></a><span class="lineno">16980</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l16981"></a><span class="lineno">16981</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div>
<div class="line"><a name="l16982"></a><span class="lineno">16982</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l16983"></a><span class="lineno">16983</span>&#160;</div>
<div class="line"><a name="l16990"></a><span class="lineno">16990</span>&#160;<span class="comment">/* SMC - Register accessors */</span></div>
<div class="line"><a name="l16991"></a><span class="lineno">16991</span>&#160;<span class="preprocessor">#define SMC_PMPROT_REG(base)                     ((base)-&gt;PMPROT)</span></div>
<div class="line"><a name="l16992"></a><span class="lineno">16992</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_REG(base)                     ((base)-&gt;PMCTRL)</span></div>
<div class="line"><a name="l16993"></a><span class="lineno">16993</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_REG(base)                   ((base)-&gt;VLLSCTRL)</span></div>
<div class="line"><a name="l16994"></a><span class="lineno">16994</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_REG(base)                     ((base)-&gt;PMSTAT)</span></div>
<div class="line"><a name="l16995"></a><span class="lineno">16995</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l16999"></a><span class="lineno">16999</span>&#160;</div>
<div class="line"><a name="l17000"></a><span class="lineno">17000</span>&#160;</div>
<div class="line"><a name="l17001"></a><span class="lineno">17001</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17002"></a><span class="lineno">17002</span>&#160;<span class="comment">   -- SMC Register Masks</span></div>
<div class="line"><a name="l17003"></a><span class="lineno">17003</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17004"></a><span class="lineno">17004</span>&#160;</div>
<div class="line"><a name="l17010"></a><span class="lineno">17010</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div>
<div class="line"><a name="l17011"></a><span class="lineno">17011</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div>
<div class="line"><a name="l17012"></a><span class="lineno">17012</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div>
<div class="line"><a name="l17013"></a><span class="lineno">17013</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div>
<div class="line"><a name="l17014"></a><span class="lineno">17014</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div>
<div class="line"><a name="l17015"></a><span class="lineno">17015</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div>
<div class="line"><a name="l17016"></a><span class="lineno">17016</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div>
<div class="line"><a name="l17017"></a><span class="lineno">17017</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div>
<div class="line"><a name="l17018"></a><span class="lineno">17018</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div>
<div class="line"><a name="l17019"></a><span class="lineno">17019</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div>
<div class="line"><a name="l17020"></a><span class="lineno">17020</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div>
<div class="line"><a name="l17021"></a><span class="lineno">17021</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div>
<div class="line"><a name="l17022"></a><span class="lineno">17022</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div>
<div class="line"><a name="l17023"></a><span class="lineno">17023</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div>
<div class="line"><a name="l17024"></a><span class="lineno">17024</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div>
<div class="line"><a name="l17025"></a><span class="lineno">17025</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div>
<div class="line"><a name="l17026"></a><span class="lineno">17026</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_MASK                    0x80u</span></div>
<div class="line"><a name="l17027"></a><span class="lineno">17027</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_LPWUI_SHIFT                   7</span></div>
<div class="line"><a name="l17028"></a><span class="lineno">17028</span>&#160;<span class="comment">/* VLLSCTRL Bit Fields */</span></div>
<div class="line"><a name="l17029"></a><span class="lineno">17029</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_MASK                  0x7u</span></div>
<div class="line"><a name="l17030"></a><span class="lineno">17030</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM_SHIFT                 0</span></div>
<div class="line"><a name="l17031"></a><span class="lineno">17031</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_VLLSCTRL_VLLSM_SHIFT))&amp;SMC_VLLSCTRL_VLLSM_MASK)</span></div>
<div class="line"><a name="l17032"></a><span class="lineno">17032</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div>
<div class="line"><a name="l17033"></a><span class="lineno">17033</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div>
<div class="line"><a name="l17034"></a><span class="lineno">17034</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div>
<div class="line"><a name="l17035"></a><span class="lineno">17035</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div>
<div class="line"><a name="l17036"></a><span class="lineno">17036</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div>
<div class="line"><a name="l17040"></a><span class="lineno">17040</span>&#160;</div>
<div class="line"><a name="l17041"></a><span class="lineno">17041</span>&#160;</div>
<div class="line"><a name="l17042"></a><span class="lineno">17042</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l17044"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral.html#ga31b6c4571795341e6446800243313e56">17044</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTR                             ((SMC_MemMapPtr)0x4007E000u)</span></div>
<div class="line"><a name="l17045"></a><span class="lineno">17045</span>&#160;</div>
<div class="line"><a name="l17046"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral.html#gae583f3f0917ee513adcac36dd042a5f3">17046</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC_BASE_PTR }</span></div>
<div class="line"><a name="l17047"></a><span class="lineno">17047</span>&#160;</div>
<div class="line"><a name="l17048"></a><span class="lineno">17048</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17049"></a><span class="lineno">17049</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div>
<div class="line"><a name="l17050"></a><span class="lineno">17050</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17051"></a><span class="lineno">17051</span>&#160;</div>
<div class="line"><a name="l17058"></a><span class="lineno">17058</span>&#160;<span class="comment">/* SMC - Register instance definitions */</span></div>
<div class="line"><a name="l17059"></a><span class="lineno">17059</span>&#160;<span class="comment">/* SMC */</span></div>
<div class="line"><a name="l17060"></a><span class="lineno">17060</span>&#160;<span class="preprocessor">#define SMC_PMPROT                               SMC_PMPROT_REG(SMC_BASE_PTR)</span></div>
<div class="line"><a name="l17061"></a><span class="lineno">17061</span>&#160;<span class="preprocessor">#define SMC_PMCTRL                               SMC_PMCTRL_REG(SMC_BASE_PTR)</span></div>
<div class="line"><a name="l17062"></a><span class="lineno">17062</span>&#160;<span class="preprocessor">#define SMC_VLLSCTRL                             SMC_VLLSCTRL_REG(SMC_BASE_PTR)</span></div>
<div class="line"><a name="l17063"></a><span class="lineno">17063</span>&#160;<span class="preprocessor">#define SMC_PMSTAT                               SMC_PMSTAT_REG(SMC_BASE_PTR)</span></div>
<div class="line"><a name="l17064"></a><span class="lineno">17064</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l17068"></a><span class="lineno">17068</span>&#160;</div>
<div class="line"><a name="l17069"></a><span class="lineno">17069</span>&#160; <span class="comment">/* end of group SMC_Peripheral */</span></div>
<div class="line"><a name="l17073"></a><span class="lineno">17073</span>&#160;</div>
<div class="line"><a name="l17074"></a><span class="lineno">17074</span>&#160;</div>
<div class="line"><a name="l17075"></a><span class="lineno">17075</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17076"></a><span class="lineno">17076</span>&#160;<span class="comment">   -- SPI</span></div>
<div class="line"><a name="l17077"></a><span class="lineno">17077</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17078"></a><span class="lineno">17078</span>&#160;</div>
<div class="line"><a name="l17085"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html">17085</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_p_i___mem_map.html">SPI_MemMap</a> {</div>
<div class="line"><a name="l17086"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a6474aa986b81a5477bbe4cb6a2dfe377">17086</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a6474aa986b81a5477bbe4cb6a2dfe377">MCR</a>;                                    </div>
<div class="line"><a name="l17087"></a><span class="lineno">17087</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l17088"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#ab92eb6630f7fe6309c605f0155c3a4c9">17088</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#ab92eb6630f7fe6309c605f0155c3a4c9">TCR</a>;                                    </div>
<div class="line"><a name="l17089"></a><span class="lineno">17089</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div>
<div class="line"><a name="l17090"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#afe52c1ebf9e5971e43fdfea50cf16a48">17090</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i___mem_map.html#afe52c1ebf9e5971e43fdfea50cf16a48">CTAR</a>[2];                                </div>
<div class="line"><a name="l17091"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a4824e400ced2bf2bd5c89e95e7ef55d6">17091</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a4824e400ced2bf2bd5c89e95e7ef55d6">CTAR_SLAVE</a>[1];                          </div>
<div class="line"><a name="l17092"></a><span class="lineno">17092</span>&#160;  };</div>
<div class="line"><a name="l17093"></a><span class="lineno">17093</span>&#160;  uint8_t RESERVED_1[24];</div>
<div class="line"><a name="l17094"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a1cd4975403798b364632d0e9af310962">17094</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a1cd4975403798b364632d0e9af310962">SR</a>;                                     </div>
<div class="line"><a name="l17095"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#ade8f75b925a50f74a9fb2456bc35823d">17095</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#ade8f75b925a50f74a9fb2456bc35823d">RSER</a>;                                   </div>
<div class="line"><a name="l17096"></a><span class="lineno">17096</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div>
<div class="line"><a name="l17097"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a9b91ea535dc969f210119d1cad2a246e">17097</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a9b91ea535dc969f210119d1cad2a246e">PUSHR</a>;                                  </div>
<div class="line"><a name="l17098"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a22553d476505bf3416a55f681a70774e">17098</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a22553d476505bf3416a55f681a70774e">PUSHR_SLAVE</a>;                            </div>
<div class="line"><a name="l17099"></a><span class="lineno">17099</span>&#160;  };</div>
<div class="line"><a name="l17100"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a04b56f8ca2e50d92647fc7b7e2d98715">17100</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a04b56f8ca2e50d92647fc7b7e2d98715">POPR</a>;                                   </div>
<div class="line"><a name="l17101"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#aa234b528e26469e3bafea1dfecff1dfe">17101</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#aa234b528e26469e3bafea1dfecff1dfe">TXFR0</a>;                                  </div>
<div class="line"><a name="l17102"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#aa4c8bc4c6c43cb03d266084ead4948f6">17102</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#aa4c8bc4c6c43cb03d266084ead4948f6">TXFR1</a>;                                  </div>
<div class="line"><a name="l17103"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a2e65235ded22e36d3dae2b17f172a32b">17103</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a2e65235ded22e36d3dae2b17f172a32b">TXFR2</a>;                                  </div>
<div class="line"><a name="l17104"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a817203724ca73f53cc544f887eeabd27">17104</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a817203724ca73f53cc544f887eeabd27">TXFR3</a>;                                  </div>
<div class="line"><a name="l17105"></a><span class="lineno">17105</span>&#160;  uint8_t RESERVED_2[48];</div>
<div class="line"><a name="l17106"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#ad396a1654fca8d4b350357ebcef159af">17106</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#ad396a1654fca8d4b350357ebcef159af">RXFR0</a>;                                  </div>
<div class="line"><a name="l17107"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a40b7b381e217d2602c20861e371511fd">17107</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a40b7b381e217d2602c20861e371511fd">RXFR1</a>;                                  </div>
<div class="line"><a name="l17108"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#a3839ee0fb2cf1f0389bdaf447dcd6760">17108</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#a3839ee0fb2cf1f0389bdaf447dcd6760">RXFR2</a>;                                  </div>
<div class="line"><a name="l17109"></a><span class="lineno"><a class="line" href="struct_s_p_i___mem_map.html#adb8a4cbc6bff3380d9e817e5bb0e4fee">17109</a></span>&#160;  uint32_t <a class="code" href="struct_s_p_i___mem_map.html#adb8a4cbc6bff3380d9e817e5bb0e4fee">RXFR3</a>;                                  </div>
<div class="line"><a name="l17110"></a><span class="lineno">17110</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_p_i___peripheral.html#ga7e4e9921e4d56bdbb10a04e77743ff5e">SPI_MemMapPtr</a>;</div>
<div class="line"><a name="l17111"></a><span class="lineno">17111</span>&#160;</div>
<div class="line"><a name="l17112"></a><span class="lineno">17112</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17113"></a><span class="lineno">17113</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div>
<div class="line"><a name="l17114"></a><span class="lineno">17114</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17115"></a><span class="lineno">17115</span>&#160;</div>
<div class="line"><a name="l17122"></a><span class="lineno">17122</span>&#160;<span class="comment">/* SPI - Register accessors */</span></div>
<div class="line"><a name="l17123"></a><span class="lineno">17123</span>&#160;<span class="preprocessor">#define SPI_MCR_REG(base)                        ((base)-&gt;MCR)</span></div>
<div class="line"><a name="l17124"></a><span class="lineno">17124</span>&#160;<span class="preprocessor">#define SPI_TCR_REG(base)                        ((base)-&gt;TCR)</span></div>
<div class="line"><a name="l17125"></a><span class="lineno">17125</span>&#160;<span class="preprocessor">#define SPI_CTAR_REG(base,index2)                ((base)-&gt;CTAR[index2])</span></div>
<div class="line"><a name="l17126"></a><span class="lineno">17126</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_REG(base,index2)          ((base)-&gt;CTAR_SLAVE[index2])</span></div>
<div class="line"><a name="l17127"></a><span class="lineno">17127</span>&#160;<span class="preprocessor">#define SPI_SR_REG(base)                         ((base)-&gt;SR)</span></div>
<div class="line"><a name="l17128"></a><span class="lineno">17128</span>&#160;<span class="preprocessor">#define SPI_RSER_REG(base)                       ((base)-&gt;RSER)</span></div>
<div class="line"><a name="l17129"></a><span class="lineno">17129</span>&#160;<span class="preprocessor">#define SPI_PUSHR_REG(base)                      ((base)-&gt;PUSHR)</span></div>
<div class="line"><a name="l17130"></a><span class="lineno">17130</span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_REG(base)                ((base)-&gt;PUSHR_SLAVE)</span></div>
<div class="line"><a name="l17131"></a><span class="lineno">17131</span>&#160;<span class="preprocessor">#define SPI_POPR_REG(base)                       ((base)-&gt;POPR)</span></div>
<div class="line"><a name="l17132"></a><span class="lineno">17132</span>&#160;<span class="preprocessor">#define SPI_TXFR0_REG(base)                      ((base)-&gt;TXFR0)</span></div>
<div class="line"><a name="l17133"></a><span class="lineno">17133</span>&#160;<span class="preprocessor">#define SPI_TXFR1_REG(base)                      ((base)-&gt;TXFR1)</span></div>
<div class="line"><a name="l17134"></a><span class="lineno">17134</span>&#160;<span class="preprocessor">#define SPI_TXFR2_REG(base)                      ((base)-&gt;TXFR2)</span></div>
<div class="line"><a name="l17135"></a><span class="lineno">17135</span>&#160;<span class="preprocessor">#define SPI_TXFR3_REG(base)                      ((base)-&gt;TXFR3)</span></div>
<div class="line"><a name="l17136"></a><span class="lineno">17136</span>&#160;<span class="preprocessor">#define SPI_RXFR0_REG(base)                      ((base)-&gt;RXFR0)</span></div>
<div class="line"><a name="l17137"></a><span class="lineno">17137</span>&#160;<span class="preprocessor">#define SPI_RXFR1_REG(base)                      ((base)-&gt;RXFR1)</span></div>
<div class="line"><a name="l17138"></a><span class="lineno">17138</span>&#160;<span class="preprocessor">#define SPI_RXFR2_REG(base)                      ((base)-&gt;RXFR2)</span></div>
<div class="line"><a name="l17139"></a><span class="lineno">17139</span>&#160;<span class="preprocessor">#define SPI_RXFR3_REG(base)                      ((base)-&gt;RXFR3)</span></div>
<div class="line"><a name="l17140"></a><span class="lineno">17140</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l17144"></a><span class="lineno">17144</span>&#160;</div>
<div class="line"><a name="l17145"></a><span class="lineno">17145</span>&#160;</div>
<div class="line"><a name="l17146"></a><span class="lineno">17146</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17147"></a><span class="lineno">17147</span>&#160;<span class="comment">   -- SPI Register Masks</span></div>
<div class="line"><a name="l17148"></a><span class="lineno">17148</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17149"></a><span class="lineno">17149</span>&#160;</div>
<div class="line"><a name="l17155"></a><span class="lineno">17155</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div>
<div class="line"><a name="l17156"></a><span class="lineno">17156</span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_MASK                        0x1u</span></div>
<div class="line"><a name="l17157"></a><span class="lineno">17157</span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       0</span></div>
<div class="line"><a name="l17158"></a><span class="lineno">17158</span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     0x300u</span></div>
<div class="line"><a name="l17159"></a><span class="lineno">17159</span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    8</span></div>
<div class="line"><a name="l17160"></a><span class="lineno">17160</span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_SMPL_PT_SHIFT))&amp;SPI_MCR_SMPL_PT_MASK)</span></div>
<div class="line"><a name="l17161"></a><span class="lineno">17161</span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     0x400u</span></div>
<div class="line"><a name="l17162"></a><span class="lineno">17162</span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    10</span></div>
<div class="line"><a name="l17163"></a><span class="lineno">17163</span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     0x800u</span></div>
<div class="line"><a name="l17164"></a><span class="lineno">17164</span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    11</span></div>
<div class="line"><a name="l17165"></a><span class="lineno">17165</span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     0x1000u</span></div>
<div class="line"><a name="l17166"></a><span class="lineno">17166</span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    12</span></div>
<div class="line"><a name="l17167"></a><span class="lineno">17167</span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     0x2000u</span></div>
<div class="line"><a name="l17168"></a><span class="lineno">17168</span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    13</span></div>
<div class="line"><a name="l17169"></a><span class="lineno">17169</span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_MASK                        0x4000u</span></div>
<div class="line"><a name="l17170"></a><span class="lineno">17170</span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       14</span></div>
<div class="line"><a name="l17171"></a><span class="lineno">17171</span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_MASK                        0x8000u</span></div>
<div class="line"><a name="l17172"></a><span class="lineno">17172</span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       15</span></div>
<div class="line"><a name="l17173"></a><span class="lineno">17173</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       0x3F0000u</span></div>
<div class="line"><a name="l17174"></a><span class="lineno">17174</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      16</span></div>
<div class="line"><a name="l17175"></a><span class="lineno">17175</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_PCSIS_SHIFT))&amp;SPI_MCR_PCSIS_MASK)</span></div>
<div class="line"><a name="l17176"></a><span class="lineno">17176</span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_MASK                        0x1000000u</span></div>
<div class="line"><a name="l17177"></a><span class="lineno">17177</span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       24</span></div>
<div class="line"><a name="l17178"></a><span class="lineno">17178</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_MASK                       0x2000000u</span></div>
<div class="line"><a name="l17179"></a><span class="lineno">17179</span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_SHIFT                      25</span></div>
<div class="line"><a name="l17180"></a><span class="lineno">17180</span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_MASK                        0x4000000u</span></div>
<div class="line"><a name="l17181"></a><span class="lineno">17181</span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       26</span></div>
<div class="line"><a name="l17182"></a><span class="lineno">17182</span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_MASK                         0x8000000u</span></div>
<div class="line"><a name="l17183"></a><span class="lineno">17183</span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        27</span></div>
<div class="line"><a name="l17184"></a><span class="lineno">17184</span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_MASK                       0x30000000u</span></div>
<div class="line"><a name="l17185"></a><span class="lineno">17185</span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      28</span></div>
<div class="line"><a name="l17186"></a><span class="lineno">17186</span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DCONF_SHIFT))&amp;SPI_MCR_DCONF_MASK)</span></div>
<div class="line"><a name="l17187"></a><span class="lineno">17187</span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   0x40000000u</span></div>
<div class="line"><a name="l17188"></a><span class="lineno">17188</span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  30</span></div>
<div class="line"><a name="l17189"></a><span class="lineno">17189</span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_MASK                        0x80000000u</span></div>
<div class="line"><a name="l17190"></a><span class="lineno">17190</span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       31</span></div>
<div class="line"><a name="l17191"></a><span class="lineno">17191</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div>
<div class="line"><a name="l17192"></a><span class="lineno">17192</span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    0xFFFF0000u</span></div>
<div class="line"><a name="l17193"></a><span class="lineno">17193</span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   16</span></div>
<div class="line"><a name="l17194"></a><span class="lineno">17194</span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TCR_SPI_TCNT_SHIFT))&amp;SPI_TCR_SPI_TCNT_MASK)</span></div>
<div class="line"><a name="l17195"></a><span class="lineno">17195</span>&#160;<span class="comment">/* CTAR Bit Fields */</span></div>
<div class="line"><a name="l17196"></a><span class="lineno">17196</span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_MASK                         0xFu</span></div>
<div class="line"><a name="l17197"></a><span class="lineno">17197</span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        0</span></div>
<div class="line"><a name="l17198"></a><span class="lineno">17198</span>&#160;<span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_BR_SHIFT))&amp;SPI_CTAR_BR_MASK)</span></div>
<div class="line"><a name="l17199"></a><span class="lineno">17199</span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_MASK                         0xF0u</span></div>
<div class="line"><a name="l17200"></a><span class="lineno">17200</span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        4</span></div>
<div class="line"><a name="l17201"></a><span class="lineno">17201</span>&#160;<span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_DT_SHIFT))&amp;SPI_CTAR_DT_MASK)</span></div>
<div class="line"><a name="l17202"></a><span class="lineno">17202</span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_MASK                        0xF00u</span></div>
<div class="line"><a name="l17203"></a><span class="lineno">17203</span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       8</span></div>
<div class="line"><a name="l17204"></a><span class="lineno">17204</span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_ASC_SHIFT))&amp;SPI_CTAR_ASC_MASK)</span></div>
<div class="line"><a name="l17205"></a><span class="lineno">17205</span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      0xF000u</span></div>
<div class="line"><a name="l17206"></a><span class="lineno">17206</span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     12</span></div>
<div class="line"><a name="l17207"></a><span class="lineno">17207</span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CSSCK_SHIFT))&amp;SPI_CTAR_CSSCK_MASK)</span></div>
<div class="line"><a name="l17208"></a><span class="lineno">17208</span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_MASK                        0x30000u</span></div>
<div class="line"><a name="l17209"></a><span class="lineno">17209</span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       16</span></div>
<div class="line"><a name="l17210"></a><span class="lineno">17210</span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PBR_SHIFT))&amp;SPI_CTAR_PBR_MASK)</span></div>
<div class="line"><a name="l17211"></a><span class="lineno">17211</span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_MASK                        0xC0000u</span></div>
<div class="line"><a name="l17212"></a><span class="lineno">17212</span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       18</span></div>
<div class="line"><a name="l17213"></a><span class="lineno">17213</span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PDT_SHIFT))&amp;SPI_CTAR_PDT_MASK)</span></div>
<div class="line"><a name="l17214"></a><span class="lineno">17214</span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_MASK                       0x300000u</span></div>
<div class="line"><a name="l17215"></a><span class="lineno">17215</span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      20</span></div>
<div class="line"><a name="l17216"></a><span class="lineno">17216</span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PASC_SHIFT))&amp;SPI_CTAR_PASC_MASK)</span></div>
<div class="line"><a name="l17217"></a><span class="lineno">17217</span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     0xC00000u</span></div>
<div class="line"><a name="l17218"></a><span class="lineno">17218</span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    22</span></div>
<div class="line"><a name="l17219"></a><span class="lineno">17219</span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PCSSCK_SHIFT))&amp;SPI_CTAR_PCSSCK_MASK)</span></div>
<div class="line"><a name="l17220"></a><span class="lineno">17220</span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      0x1000000u</span></div>
<div class="line"><a name="l17221"></a><span class="lineno">17221</span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     24</span></div>
<div class="line"><a name="l17222"></a><span class="lineno">17222</span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       0x2000000u</span></div>
<div class="line"><a name="l17223"></a><span class="lineno">17223</span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      25</span></div>
<div class="line"><a name="l17224"></a><span class="lineno">17224</span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       0x4000000u</span></div>
<div class="line"><a name="l17225"></a><span class="lineno">17225</span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      26</span></div>
<div class="line"><a name="l17226"></a><span class="lineno">17226</span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       0x78000000u</span></div>
<div class="line"><a name="l17227"></a><span class="lineno">17227</span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      27</span></div>
<div class="line"><a name="l17228"></a><span class="lineno">17228</span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_FMSZ_SHIFT))&amp;SPI_CTAR_FMSZ_MASK)</span></div>
<div class="line"><a name="l17229"></a><span class="lineno">17229</span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_MASK                        0x80000000u</span></div>
<div class="line"><a name="l17230"></a><span class="lineno">17230</span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       31</span></div>
<div class="line"><a name="l17231"></a><span class="lineno">17231</span>&#160;<span class="comment">/* CTAR_SLAVE Bit Fields */</span></div>
<div class="line"><a name="l17232"></a><span class="lineno">17232</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 0x2000000u</span></div>
<div class="line"><a name="l17233"></a><span class="lineno">17233</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                25</span></div>
<div class="line"><a name="l17234"></a><span class="lineno">17234</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 0x4000000u</span></div>
<div class="line"><a name="l17235"></a><span class="lineno">17235</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                26</span></div>
<div class="line"><a name="l17236"></a><span class="lineno">17236</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 0xF8000000u</span></div>
<div class="line"><a name="l17237"></a><span class="lineno">17237</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                27</span></div>
<div class="line"><a name="l17238"></a><span class="lineno">17238</span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_FMSZ_SHIFT))&amp;SPI_CTAR_SLAVE_FMSZ_MASK)</span></div>
<div class="line"><a name="l17239"></a><span class="lineno">17239</span>&#160;<span class="comment">/* SR Bit Fields */</span></div>
<div class="line"><a name="l17240"></a><span class="lineno">17240</span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    0xFu</span></div>
<div class="line"><a name="l17241"></a><span class="lineno">17241</span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   0</span></div>
<div class="line"><a name="l17242"></a><span class="lineno">17242</span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_POPNXTPTR_SHIFT))&amp;SPI_SR_POPNXTPTR_MASK)</span></div>
<div class="line"><a name="l17243"></a><span class="lineno">17243</span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_MASK                        0xF0u</span></div>
<div class="line"><a name="l17244"></a><span class="lineno">17244</span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       4</span></div>
<div class="line"><a name="l17245"></a><span class="lineno">17245</span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RXCTR_SHIFT))&amp;SPI_SR_RXCTR_MASK)</span></div>
<div class="line"><a name="l17246"></a><span class="lineno">17246</span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     0xF00u</span></div>
<div class="line"><a name="l17247"></a><span class="lineno">17247</span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    8</span></div>
<div class="line"><a name="l17248"></a><span class="lineno">17248</span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXNXTPTR_SHIFT))&amp;SPI_SR_TXNXTPTR_MASK)</span></div>
<div class="line"><a name="l17249"></a><span class="lineno">17249</span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_MASK                        0xF000u</span></div>
<div class="line"><a name="l17250"></a><span class="lineno">17250</span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       12</span></div>
<div class="line"><a name="l17251"></a><span class="lineno">17251</span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXCTR_SHIFT))&amp;SPI_SR_TXCTR_MASK)</span></div>
<div class="line"><a name="l17252"></a><span class="lineno">17252</span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_MASK                         0x20000u</span></div>
<div class="line"><a name="l17253"></a><span class="lineno">17253</span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        17</span></div>
<div class="line"><a name="l17254"></a><span class="lineno">17254</span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_MASK                         0x80000u</span></div>
<div class="line"><a name="l17255"></a><span class="lineno">17255</span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        19</span></div>
<div class="line"><a name="l17256"></a><span class="lineno">17256</span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_MASK                         0x2000000u</span></div>
<div class="line"><a name="l17257"></a><span class="lineno">17257</span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        25</span></div>
<div class="line"><a name="l17258"></a><span class="lineno">17258</span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_MASK                         0x8000000u</span></div>
<div class="line"><a name="l17259"></a><span class="lineno">17259</span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        27</span></div>
<div class="line"><a name="l17260"></a><span class="lineno">17260</span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_MASK                         0x10000000u</span></div>
<div class="line"><a name="l17261"></a><span class="lineno">17261</span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        28</span></div>
<div class="line"><a name="l17262"></a><span class="lineno">17262</span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_MASK                        0x40000000u</span></div>
<div class="line"><a name="l17263"></a><span class="lineno">17263</span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       30</span></div>
<div class="line"><a name="l17264"></a><span class="lineno">17264</span>&#160;<span class="preprocessor">#define SPI_SR_TCF_MASK                          0x80000000u</span></div>
<div class="line"><a name="l17265"></a><span class="lineno">17265</span>&#160;<span class="preprocessor">#define SPI_SR_TCF_SHIFT                         31</span></div>
<div class="line"><a name="l17266"></a><span class="lineno">17266</span>&#160;<span class="comment">/* RSER Bit Fields */</span></div>
<div class="line"><a name="l17267"></a><span class="lineno">17267</span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  0x10000u</span></div>
<div class="line"><a name="l17268"></a><span class="lineno">17268</span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 16</span></div>
<div class="line"><a name="l17269"></a><span class="lineno">17269</span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    0x20000u</span></div>
<div class="line"><a name="l17270"></a><span class="lineno">17270</span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   17</span></div>
<div class="line"><a name="l17271"></a><span class="lineno">17271</span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    0x80000u</span></div>
<div class="line"><a name="l17272"></a><span class="lineno">17272</span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   19</span></div>
<div class="line"><a name="l17273"></a><span class="lineno">17273</span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  0x1000000u</span></div>
<div class="line"><a name="l17274"></a><span class="lineno">17274</span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 24</span></div>
<div class="line"><a name="l17275"></a><span class="lineno">17275</span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    0x2000000u</span></div>
<div class="line"><a name="l17276"></a><span class="lineno">17276</span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   25</span></div>
<div class="line"><a name="l17277"></a><span class="lineno">17277</span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    0x8000000u</span></div>
<div class="line"><a name="l17278"></a><span class="lineno">17278</span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   27</span></div>
<div class="line"><a name="l17279"></a><span class="lineno">17279</span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    0x10000000u</span></div>
<div class="line"><a name="l17280"></a><span class="lineno">17280</span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   28</span></div>
<div class="line"><a name="l17281"></a><span class="lineno">17281</span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     0x80000000u</span></div>
<div class="line"><a name="l17282"></a><span class="lineno">17282</span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    31</span></div>
<div class="line"><a name="l17283"></a><span class="lineno">17283</span>&#160;<span class="comment">/* PUSHR Bit Fields */</span></div>
<div class="line"><a name="l17284"></a><span class="lineno">17284</span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l17285"></a><span class="lineno">17285</span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l17286"></a><span class="lineno">17286</span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_TXDATA_SHIFT))&amp;SPI_PUSHR_TXDATA_MASK)</span></div>
<div class="line"><a name="l17287"></a><span class="lineno">17287</span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       0x3F0000u</span></div>
<div class="line"><a name="l17288"></a><span class="lineno">17288</span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      16</span></div>
<div class="line"><a name="l17289"></a><span class="lineno">17289</span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_PCS_SHIFT))&amp;SPI_PUSHR_PCS_MASK)</span></div>
<div class="line"><a name="l17290"></a><span class="lineno">17290</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     0x4000000u</span></div>
<div class="line"><a name="l17291"></a><span class="lineno">17291</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    26</span></div>
<div class="line"><a name="l17292"></a><span class="lineno">17292</span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       0x8000000u</span></div>
<div class="line"><a name="l17293"></a><span class="lineno">17293</span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      27</span></div>
<div class="line"><a name="l17294"></a><span class="lineno">17294</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      0x70000000u</span></div>
<div class="line"><a name="l17295"></a><span class="lineno">17295</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     28</span></div>
<div class="line"><a name="l17296"></a><span class="lineno">17296</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CTAS_SHIFT))&amp;SPI_PUSHR_CTAS_MASK)</span></div>
<div class="line"><a name="l17297"></a><span class="lineno">17297</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      0x80000000u</span></div>
<div class="line"><a name="l17298"></a><span class="lineno">17298</span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     31</span></div>
<div class="line"><a name="l17299"></a><span class="lineno">17299</span>&#160;<span class="comment">/* PUSHR_SLAVE Bit Fields */</span></div>
<div class="line"><a name="l17300"></a><span class="lineno">17300</span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              0xFFFFu</span></div>
<div class="line"><a name="l17301"></a><span class="lineno">17301</span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             0</span></div>
<div class="line"><a name="l17302"></a><span class="lineno">17302</span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_SLAVE_TXDATA_SHIFT))&amp;SPI_PUSHR_SLAVE_TXDATA_MASK)</span></div>
<div class="line"><a name="l17303"></a><span class="lineno">17303</span>&#160;<span class="comment">/* POPR Bit Fields */</span></div>
<div class="line"><a name="l17304"></a><span class="lineno">17304</span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     0xFFFFFFFFu</span></div>
<div class="line"><a name="l17305"></a><span class="lineno">17305</span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    0</span></div>
<div class="line"><a name="l17306"></a><span class="lineno">17306</span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_POPR_RXDATA_SHIFT))&amp;SPI_POPR_RXDATA_MASK)</span></div>
<div class="line"><a name="l17307"></a><span class="lineno">17307</span>&#160;<span class="comment">/* TXFR0 Bit Fields */</span></div>
<div class="line"><a name="l17308"></a><span class="lineno">17308</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l17309"></a><span class="lineno">17309</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l17310"></a><span class="lineno">17310</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXDATA_SHIFT))&amp;SPI_TXFR0_TXDATA_MASK)</span></div>
<div class="line"><a name="l17311"></a><span class="lineno">17311</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div>
<div class="line"><a name="l17312"></a><span class="lineno">17312</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_SHIFT             16</span></div>
<div class="line"><a name="l17313"></a><span class="lineno">17313</span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR0_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a name="l17314"></a><span class="lineno">17314</span>&#160;<span class="comment">/* TXFR1 Bit Fields */</span></div>
<div class="line"><a name="l17315"></a><span class="lineno">17315</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l17316"></a><span class="lineno">17316</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l17317"></a><span class="lineno">17317</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXDATA_SHIFT))&amp;SPI_TXFR1_TXDATA_MASK)</span></div>
<div class="line"><a name="l17318"></a><span class="lineno">17318</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div>
<div class="line"><a name="l17319"></a><span class="lineno">17319</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_SHIFT             16</span></div>
<div class="line"><a name="l17320"></a><span class="lineno">17320</span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR1_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a name="l17321"></a><span class="lineno">17321</span>&#160;<span class="comment">/* TXFR2 Bit Fields */</span></div>
<div class="line"><a name="l17322"></a><span class="lineno">17322</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l17323"></a><span class="lineno">17323</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l17324"></a><span class="lineno">17324</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXDATA_SHIFT))&amp;SPI_TXFR2_TXDATA_MASK)</span></div>
<div class="line"><a name="l17325"></a><span class="lineno">17325</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div>
<div class="line"><a name="l17326"></a><span class="lineno">17326</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_SHIFT             16</span></div>
<div class="line"><a name="l17327"></a><span class="lineno">17327</span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR2_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a name="l17328"></a><span class="lineno">17328</span>&#160;<span class="comment">/* TXFR3 Bit Fields */</span></div>
<div class="line"><a name="l17329"></a><span class="lineno">17329</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l17330"></a><span class="lineno">17330</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l17331"></a><span class="lineno">17331</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXDATA_SHIFT))&amp;SPI_TXFR3_TXDATA_MASK)</span></div>
<div class="line"><a name="l17332"></a><span class="lineno">17332</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div>
<div class="line"><a name="l17333"></a><span class="lineno">17333</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_SHIFT             16</span></div>
<div class="line"><a name="l17334"></a><span class="lineno">17334</span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR3_TXCMD_TXDATA_MASK)</span></div>
<div class="line"><a name="l17335"></a><span class="lineno">17335</span>&#160;<span class="comment">/* RXFR0 Bit Fields */</span></div>
<div class="line"><a name="l17336"></a><span class="lineno">17336</span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l17337"></a><span class="lineno">17337</span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l17338"></a><span class="lineno">17338</span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR0_RXDATA_SHIFT))&amp;SPI_RXFR0_RXDATA_MASK)</span></div>
<div class="line"><a name="l17339"></a><span class="lineno">17339</span>&#160;<span class="comment">/* RXFR1 Bit Fields */</span></div>
<div class="line"><a name="l17340"></a><span class="lineno">17340</span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l17341"></a><span class="lineno">17341</span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l17342"></a><span class="lineno">17342</span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR1_RXDATA_SHIFT))&amp;SPI_RXFR1_RXDATA_MASK)</span></div>
<div class="line"><a name="l17343"></a><span class="lineno">17343</span>&#160;<span class="comment">/* RXFR2 Bit Fields */</span></div>
<div class="line"><a name="l17344"></a><span class="lineno">17344</span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l17345"></a><span class="lineno">17345</span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l17346"></a><span class="lineno">17346</span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR2_RXDATA_SHIFT))&amp;SPI_RXFR2_RXDATA_MASK)</span></div>
<div class="line"><a name="l17347"></a><span class="lineno">17347</span>&#160;<span class="comment">/* RXFR3 Bit Fields */</span></div>
<div class="line"><a name="l17348"></a><span class="lineno">17348</span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_MASK                    0xFFFFFFFFu</span></div>
<div class="line"><a name="l17349"></a><span class="lineno">17349</span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_SHIFT                   0</span></div>
<div class="line"><a name="l17350"></a><span class="lineno">17350</span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR3_RXDATA_SHIFT))&amp;SPI_RXFR3_RXDATA_MASK)</span></div>
<div class="line"><a name="l17351"></a><span class="lineno">17351</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div>
<div class="line"><a name="l17355"></a><span class="lineno">17355</span>&#160;</div>
<div class="line"><a name="l17356"></a><span class="lineno">17356</span>&#160;</div>
<div class="line"><a name="l17357"></a><span class="lineno">17357</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l17359"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">17359</a></span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                            ((SPI_MemMapPtr)0x4002C000u)</span></div>
<div class="line"><a name="l17360"></a><span class="lineno">17360</span>&#160;</div>
<div class="line"><a name="l17361"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">17361</a></span>&#160;<span class="preprocessor">#define SPI1_BASE_PTR                            ((SPI_MemMapPtr)0x4002D000u)</span></div>
<div class="line"><a name="l17362"></a><span class="lineno">17362</span>&#160;</div>
<div class="line"><a name="l17363"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">17363</a></span>&#160;<span class="preprocessor">#define SPI2_BASE_PTR                            ((SPI_MemMapPtr)0x400AC000u)</span></div>
<div class="line"><a name="l17364"></a><span class="lineno">17364</span>&#160;</div>
<div class="line"><a name="l17365"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#ga3a16fecfe27c2052ab60e014be3f66f6">17365</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0_BASE_PTR, SPI1_BASE_PTR, SPI2_BASE_PTR }</span></div>
<div class="line"><a name="l17366"></a><span class="lineno">17366</span>&#160;</div>
<div class="line"><a name="l17367"></a><span class="lineno">17367</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17368"></a><span class="lineno">17368</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div>
<div class="line"><a name="l17369"></a><span class="lineno">17369</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17370"></a><span class="lineno">17370</span>&#160;</div>
<div class="line"><a name="l17377"></a><span class="lineno">17377</span>&#160;<span class="comment">/* SPI - Register instance definitions */</span></div>
<div class="line"><a name="l17378"></a><span class="lineno">17378</span>&#160;<span class="comment">/* SPI0 */</span></div>
<div class="line"><a name="l17379"></a><span class="lineno">17379</span>&#160;<span class="preprocessor">#define SPI0_MCR                                 SPI_MCR_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17380"></a><span class="lineno">17380</span>&#160;<span class="preprocessor">#define SPI0_TCR                                 SPI_TCR_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17381"></a><span class="lineno">17381</span>&#160;<span class="preprocessor">#define SPI0_CTAR0                               SPI_CTAR_REG(SPI0_BASE_PTR,0)</span></div>
<div class="line"><a name="l17382"></a><span class="lineno">17382</span>&#160;<span class="preprocessor">#define SPI0_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI0_BASE_PTR,0)</span></div>
<div class="line"><a name="l17383"></a><span class="lineno">17383</span>&#160;<span class="preprocessor">#define SPI0_CTAR1                               SPI_CTAR_REG(SPI0_BASE_PTR,1)</span></div>
<div class="line"><a name="l17384"></a><span class="lineno">17384</span>&#160;<span class="preprocessor">#define SPI0_SR                                  SPI_SR_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17385"></a><span class="lineno">17385</span>&#160;<span class="preprocessor">#define SPI0_RSER                                SPI_RSER_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17386"></a><span class="lineno">17386</span>&#160;<span class="preprocessor">#define SPI0_PUSHR                               SPI_PUSHR_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17387"></a><span class="lineno">17387</span>&#160;<span class="preprocessor">#define SPI0_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17388"></a><span class="lineno">17388</span>&#160;<span class="preprocessor">#define SPI0_POPR                                SPI_POPR_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17389"></a><span class="lineno">17389</span>&#160;<span class="preprocessor">#define SPI0_TXFR0                               SPI_TXFR0_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17390"></a><span class="lineno">17390</span>&#160;<span class="preprocessor">#define SPI0_TXFR1                               SPI_TXFR1_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17391"></a><span class="lineno">17391</span>&#160;<span class="preprocessor">#define SPI0_TXFR2                               SPI_TXFR2_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17392"></a><span class="lineno">17392</span>&#160;<span class="preprocessor">#define SPI0_TXFR3                               SPI_TXFR3_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17393"></a><span class="lineno">17393</span>&#160;<span class="preprocessor">#define SPI0_RXFR0                               SPI_RXFR0_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17394"></a><span class="lineno">17394</span>&#160;<span class="preprocessor">#define SPI0_RXFR1                               SPI_RXFR1_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17395"></a><span class="lineno">17395</span>&#160;<span class="preprocessor">#define SPI0_RXFR2                               SPI_RXFR2_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17396"></a><span class="lineno">17396</span>&#160;<span class="preprocessor">#define SPI0_RXFR3                               SPI_RXFR3_REG(SPI0_BASE_PTR)</span></div>
<div class="line"><a name="l17397"></a><span class="lineno">17397</span>&#160;<span class="comment">/* SPI1 */</span></div>
<div class="line"><a name="l17398"></a><span class="lineno">17398</span>&#160;<span class="preprocessor">#define SPI1_MCR                                 SPI_MCR_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17399"></a><span class="lineno">17399</span>&#160;<span class="preprocessor">#define SPI1_TCR                                 SPI_TCR_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17400"></a><span class="lineno">17400</span>&#160;<span class="preprocessor">#define SPI1_CTAR0                               SPI_CTAR_REG(SPI1_BASE_PTR,0)</span></div>
<div class="line"><a name="l17401"></a><span class="lineno">17401</span>&#160;<span class="preprocessor">#define SPI1_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI1_BASE_PTR,0)</span></div>
<div class="line"><a name="l17402"></a><span class="lineno">17402</span>&#160;<span class="preprocessor">#define SPI1_CTAR1                               SPI_CTAR_REG(SPI1_BASE_PTR,1)</span></div>
<div class="line"><a name="l17403"></a><span class="lineno">17403</span>&#160;<span class="preprocessor">#define SPI1_SR                                  SPI_SR_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17404"></a><span class="lineno">17404</span>&#160;<span class="preprocessor">#define SPI1_RSER                                SPI_RSER_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17405"></a><span class="lineno">17405</span>&#160;<span class="preprocessor">#define SPI1_PUSHR                               SPI_PUSHR_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17406"></a><span class="lineno">17406</span>&#160;<span class="preprocessor">#define SPI1_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17407"></a><span class="lineno">17407</span>&#160;<span class="preprocessor">#define SPI1_POPR                                SPI_POPR_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17408"></a><span class="lineno">17408</span>&#160;<span class="preprocessor">#define SPI1_TXFR0                               SPI_TXFR0_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17409"></a><span class="lineno">17409</span>&#160;<span class="preprocessor">#define SPI1_TXFR1                               SPI_TXFR1_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17410"></a><span class="lineno">17410</span>&#160;<span class="preprocessor">#define SPI1_TXFR2                               SPI_TXFR2_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17411"></a><span class="lineno">17411</span>&#160;<span class="preprocessor">#define SPI1_TXFR3                               SPI_TXFR3_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17412"></a><span class="lineno">17412</span>&#160;<span class="preprocessor">#define SPI1_RXFR0                               SPI_RXFR0_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17413"></a><span class="lineno">17413</span>&#160;<span class="preprocessor">#define SPI1_RXFR1                               SPI_RXFR1_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17414"></a><span class="lineno">17414</span>&#160;<span class="preprocessor">#define SPI1_RXFR2                               SPI_RXFR2_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17415"></a><span class="lineno">17415</span>&#160;<span class="preprocessor">#define SPI1_RXFR3                               SPI_RXFR3_REG(SPI1_BASE_PTR)</span></div>
<div class="line"><a name="l17416"></a><span class="lineno">17416</span>&#160;<span class="comment">/* SPI2 */</span></div>
<div class="line"><a name="l17417"></a><span class="lineno">17417</span>&#160;<span class="preprocessor">#define SPI2_MCR                                 SPI_MCR_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17418"></a><span class="lineno">17418</span>&#160;<span class="preprocessor">#define SPI2_TCR                                 SPI_TCR_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17419"></a><span class="lineno">17419</span>&#160;<span class="preprocessor">#define SPI2_CTAR0                               SPI_CTAR_REG(SPI2_BASE_PTR,0)</span></div>
<div class="line"><a name="l17420"></a><span class="lineno">17420</span>&#160;<span class="preprocessor">#define SPI2_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI2_BASE_PTR,0)</span></div>
<div class="line"><a name="l17421"></a><span class="lineno">17421</span>&#160;<span class="preprocessor">#define SPI2_CTAR1                               SPI_CTAR_REG(SPI2_BASE_PTR,1)</span></div>
<div class="line"><a name="l17422"></a><span class="lineno">17422</span>&#160;<span class="preprocessor">#define SPI2_SR                                  SPI_SR_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17423"></a><span class="lineno">17423</span>&#160;<span class="preprocessor">#define SPI2_RSER                                SPI_RSER_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17424"></a><span class="lineno">17424</span>&#160;<span class="preprocessor">#define SPI2_PUSHR                               SPI_PUSHR_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17425"></a><span class="lineno">17425</span>&#160;<span class="preprocessor">#define SPI2_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17426"></a><span class="lineno">17426</span>&#160;<span class="preprocessor">#define SPI2_POPR                                SPI_POPR_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17427"></a><span class="lineno">17427</span>&#160;<span class="preprocessor">#define SPI2_TXFR0                               SPI_TXFR0_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17428"></a><span class="lineno">17428</span>&#160;<span class="preprocessor">#define SPI2_TXFR1                               SPI_TXFR1_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17429"></a><span class="lineno">17429</span>&#160;<span class="preprocessor">#define SPI2_TXFR2                               SPI_TXFR2_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17430"></a><span class="lineno">17430</span>&#160;<span class="preprocessor">#define SPI2_TXFR3                               SPI_TXFR3_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17431"></a><span class="lineno">17431</span>&#160;<span class="preprocessor">#define SPI2_RXFR0                               SPI_RXFR0_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17432"></a><span class="lineno">17432</span>&#160;<span class="preprocessor">#define SPI2_RXFR1                               SPI_RXFR1_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17433"></a><span class="lineno">17433</span>&#160;<span class="preprocessor">#define SPI2_RXFR2                               SPI_RXFR2_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17434"></a><span class="lineno">17434</span>&#160;<span class="preprocessor">#define SPI2_RXFR3                               SPI_RXFR3_REG(SPI2_BASE_PTR)</span></div>
<div class="line"><a name="l17435"></a><span class="lineno">17435</span>&#160;</div>
<div class="line"><a name="l17436"></a><span class="lineno">17436</span>&#160;<span class="comment">/* SPI - Register array accessors */</span></div>
<div class="line"><a name="l17437"></a><span class="lineno">17437</span>&#160;<span class="preprocessor">#define SPI0_CTAR(index2)                        SPI_CTAR_REG(SPI0_BASE_PTR,index2)</span></div>
<div class="line"><a name="l17438"></a><span class="lineno">17438</span>&#160;<span class="preprocessor">#define SPI1_CTAR(index2)                        SPI_CTAR_REG(SPI1_BASE_PTR,index2)</span></div>
<div class="line"><a name="l17439"></a><span class="lineno">17439</span>&#160;<span class="preprocessor">#define SPI2_CTAR(index2)                        SPI_CTAR_REG(SPI2_BASE_PTR,index2)</span></div>
<div class="line"><a name="l17440"></a><span class="lineno">17440</span>&#160;<span class="preprocessor">#define SPI0_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI0_BASE_PTR,index2)</span></div>
<div class="line"><a name="l17441"></a><span class="lineno">17441</span>&#160;<span class="preprocessor">#define SPI1_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI1_BASE_PTR,index2)</span></div>
<div class="line"><a name="l17442"></a><span class="lineno">17442</span>&#160;<span class="preprocessor">#define SPI2_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI2_BASE_PTR,index2)</span></div>
<div class="line"><a name="l17443"></a><span class="lineno">17443</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l17447"></a><span class="lineno">17447</span>&#160;</div>
<div class="line"><a name="l17448"></a><span class="lineno">17448</span>&#160; <span class="comment">/* end of group SPI_Peripheral */</span></div>
<div class="line"><a name="l17452"></a><span class="lineno">17452</span>&#160;</div>
<div class="line"><a name="l17453"></a><span class="lineno">17453</span>&#160;</div>
<div class="line"><a name="l17454"></a><span class="lineno">17454</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17455"></a><span class="lineno">17455</span>&#160;<span class="comment">   -- SysTick</span></div>
<div class="line"><a name="l17456"></a><span class="lineno">17456</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17457"></a><span class="lineno">17457</span>&#160;</div>
<div class="line"><a name="l17464"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html">17464</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_sys_tick___mem_map.html">SysTick_MemMap</a> {</div>
<div class="line"><a name="l17465"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#aec23689880afd46876916055403e867a">17465</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#aec23689880afd46876916055403e867a">CSR</a>;                                    </div>
<div class="line"><a name="l17466"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a3f2018b492fd4bc1d141a718d499e50f">17466</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a3f2018b492fd4bc1d141a718d499e50f">RVR</a>;                                    </div>
<div class="line"><a name="l17467"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a508dd628bc347f199e7baf4b1bfbfa0d">17467</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a508dd628bc347f199e7baf4b1bfbfa0d">CVR</a>;                                    </div>
<div class="line"><a name="l17468"></a><span class="lineno"><a class="line" href="struct_sys_tick___mem_map.html#a9e83c524401ad455c84d5a9738ca3d4d">17468</a></span>&#160;  uint32_t <a class="code" href="struct_sys_tick___mem_map.html#a9e83c524401ad455c84d5a9738ca3d4d">CALIB</a>;                                  </div>
<div class="line"><a name="l17469"></a><span class="lineno">17469</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___sys_tick___peripheral.html#ga19e2a0c9400dcdfd462a92ca83cff253">SysTick_MemMapPtr</a>;</div>
<div class="line"><a name="l17470"></a><span class="lineno">17470</span>&#160;</div>
<div class="line"><a name="l17471"></a><span class="lineno">17471</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17472"></a><span class="lineno">17472</span>&#160;<span class="comment">   -- SysTick - Register accessor macros</span></div>
<div class="line"><a name="l17473"></a><span class="lineno">17473</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17474"></a><span class="lineno">17474</span>&#160;</div>
<div class="line"><a name="l17481"></a><span class="lineno">17481</span>&#160;<span class="comment">/* SysTick - Register accessors */</span></div>
<div class="line"><a name="l17482"></a><span class="lineno">17482</span>&#160;<span class="preprocessor">#define SysTick_CSR_REG(base)                    ((base)-&gt;CSR)</span></div>
<div class="line"><a name="l17483"></a><span class="lineno">17483</span>&#160;<span class="preprocessor">#define SysTick_RVR_REG(base)                    ((base)-&gt;RVR)</span></div>
<div class="line"><a name="l17484"></a><span class="lineno">17484</span>&#160;<span class="preprocessor">#define SysTick_CVR_REG(base)                    ((base)-&gt;CVR)</span></div>
<div class="line"><a name="l17485"></a><span class="lineno">17485</span>&#160;<span class="preprocessor">#define SysTick_CALIB_REG(base)                  ((base)-&gt;CALIB)</span></div>
<div class="line"><a name="l17486"></a><span class="lineno">17486</span>&#160; <span class="comment">/* end of group SysTick_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l17490"></a><span class="lineno">17490</span>&#160;</div>
<div class="line"><a name="l17491"></a><span class="lineno">17491</span>&#160;</div>
<div class="line"><a name="l17492"></a><span class="lineno">17492</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17493"></a><span class="lineno">17493</span>&#160;<span class="comment">   -- SysTick Register Masks</span></div>
<div class="line"><a name="l17494"></a><span class="lineno">17494</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17495"></a><span class="lineno">17495</span>&#160;</div>
<div class="line"><a name="l17501"></a><span class="lineno">17501</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div>
<div class="line"><a name="l17502"></a><span class="lineno">17502</span>&#160;<span class="preprocessor">#define SysTick_CSR_ENABLE_MASK                  0x1u</span></div>
<div class="line"><a name="l17503"></a><span class="lineno">17503</span>&#160;<span class="preprocessor">#define SysTick_CSR_ENABLE_SHIFT                 0</span></div>
<div class="line"><a name="l17504"></a><span class="lineno">17504</span>&#160;<span class="preprocessor">#define SysTick_CSR_TICKINT_MASK                 0x2u</span></div>
<div class="line"><a name="l17505"></a><span class="lineno">17505</span>&#160;<span class="preprocessor">#define SysTick_CSR_TICKINT_SHIFT                1</span></div>
<div class="line"><a name="l17506"></a><span class="lineno">17506</span>&#160;<span class="preprocessor">#define SysTick_CSR_CLKSOURCE_MASK               0x4u</span></div>
<div class="line"><a name="l17507"></a><span class="lineno">17507</span>&#160;<span class="preprocessor">#define SysTick_CSR_CLKSOURCE_SHIFT              2</span></div>
<div class="line"><a name="l17508"></a><span class="lineno">17508</span>&#160;<span class="preprocessor">#define SysTick_CSR_COUNTFLAG_MASK               0x10000u</span></div>
<div class="line"><a name="l17509"></a><span class="lineno">17509</span>&#160;<span class="preprocessor">#define SysTick_CSR_COUNTFLAG_SHIFT              16</span></div>
<div class="line"><a name="l17510"></a><span class="lineno">17510</span>&#160;<span class="comment">/* RVR Bit Fields */</span></div>
<div class="line"><a name="l17511"></a><span class="lineno">17511</span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD_MASK                  0xFFFFFFu</span></div>
<div class="line"><a name="l17512"></a><span class="lineno">17512</span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD_SHIFT                 0</span></div>
<div class="line"><a name="l17513"></a><span class="lineno">17513</span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_RVR_RELOAD_SHIFT))&amp;SysTick_RVR_RELOAD_MASK)</span></div>
<div class="line"><a name="l17514"></a><span class="lineno">17514</span>&#160;<span class="comment">/* CVR Bit Fields */</span></div>
<div class="line"><a name="l17515"></a><span class="lineno">17515</span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT_MASK                 0xFFFFFFu</span></div>
<div class="line"><a name="l17516"></a><span class="lineno">17516</span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT_SHIFT                0</span></div>
<div class="line"><a name="l17517"></a><span class="lineno">17517</span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_CVR_CURRENT_SHIFT))&amp;SysTick_CVR_CURRENT_MASK)</span></div>
<div class="line"><a name="l17518"></a><span class="lineno">17518</span>&#160;<span class="comment">/* CALIB Bit Fields */</span></div>
<div class="line"><a name="l17519"></a><span class="lineno">17519</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_MASK                 0xFFFFFFu</span></div>
<div class="line"><a name="l17520"></a><span class="lineno">17520</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_SHIFT                0</span></div>
<div class="line"><a name="l17521"></a><span class="lineno">17521</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_CALIB_TENMS_SHIFT))&amp;SysTick_CALIB_TENMS_MASK)</span></div>
<div class="line"><a name="l17522"></a><span class="lineno">17522</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_MASK                  0x40000000u</span></div>
<div class="line"><a name="l17523"></a><span class="lineno">17523</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_SHIFT                 30</span></div>
<div class="line"><a name="l17524"></a><span class="lineno">17524</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_MASK                 0x80000000u</span></div>
<div class="line"><a name="l17525"></a><span class="lineno">17525</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_SHIFT                31</span></div>
<div class="line"><a name="l17526"></a><span class="lineno">17526</span>&#160; <span class="comment">/* end of group SysTick_Register_Masks */</span></div>
<div class="line"><a name="l17530"></a><span class="lineno">17530</span>&#160;</div>
<div class="line"><a name="l17531"></a><span class="lineno">17531</span>&#160;</div>
<div class="line"><a name="l17532"></a><span class="lineno">17532</span>&#160;<span class="comment">/* SysTick - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l17534"></a><span class="lineno"><a class="line" href="group___sys_tick___peripheral.html#gaeef73642fdef722ce658e468dad877ea">17534</a></span>&#160;<span class="preprocessor">#define SysTick_BASE_PTR                         ((SysTick_MemMapPtr)0xE000E010u)</span></div>
<div class="line"><a name="l17535"></a><span class="lineno">17535</span>&#160;</div>
<div class="line"><a name="l17536"></a><span class="lineno"><a class="line" href="group___sys_tick___peripheral.html#ga0c9d5fa2fdb81e177e61d0e980507c51">17536</a></span>&#160;<span class="preprocessor">#define SysTick_BASE_PTRS                        { SysTick_BASE_PTR }</span></div>
<div class="line"><a name="l17537"></a><span class="lineno">17537</span>&#160;</div>
<div class="line"><a name="l17538"></a><span class="lineno">17538</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17539"></a><span class="lineno">17539</span>&#160;<span class="comment">   -- SysTick - Register accessor macros</span></div>
<div class="line"><a name="l17540"></a><span class="lineno">17540</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17541"></a><span class="lineno">17541</span>&#160;</div>
<div class="line"><a name="l17548"></a><span class="lineno">17548</span>&#160;<span class="comment">/* SysTick - Register instance definitions */</span></div>
<div class="line"><a name="l17549"></a><span class="lineno">17549</span>&#160;<span class="comment">/* SysTick */</span></div>
<div class="line"><a name="l17550"></a><span class="lineno">17550</span>&#160;<span class="preprocessor">#define SYST_CSR                                 SysTick_CSR_REG(SysTick_BASE_PTR)</span></div>
<div class="line"><a name="l17551"></a><span class="lineno">17551</span>&#160;<span class="preprocessor">#define SYST_RVR                                 SysTick_RVR_REG(SysTick_BASE_PTR)</span></div>
<div class="line"><a name="l17552"></a><span class="lineno">17552</span>&#160;<span class="preprocessor">#define SYST_CVR                                 SysTick_CVR_REG(SysTick_BASE_PTR)</span></div>
<div class="line"><a name="l17553"></a><span class="lineno">17553</span>&#160;<span class="preprocessor">#define SYST_CALIB                               SysTick_CALIB_REG(SysTick_BASE_PTR)</span></div>
<div class="line"><a name="l17554"></a><span class="lineno">17554</span>&#160; <span class="comment">/* end of group SysTick_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l17558"></a><span class="lineno">17558</span>&#160;</div>
<div class="line"><a name="l17559"></a><span class="lineno">17559</span>&#160; <span class="comment">/* end of group SysTick_Peripheral */</span></div>
<div class="line"><a name="l17563"></a><span class="lineno">17563</span>&#160;</div>
<div class="line"><a name="l17564"></a><span class="lineno">17564</span>&#160;</div>
<div class="line"><a name="l17565"></a><span class="lineno">17565</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17566"></a><span class="lineno">17566</span>&#160;<span class="comment">   -- TPIU</span></div>
<div class="line"><a name="l17567"></a><span class="lineno">17567</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17568"></a><span class="lineno">17568</span>&#160;</div>
<div class="line"><a name="l17575"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html">17575</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_p_i_u___mem_map.html">TPIU_MemMap</a> {</div>
<div class="line"><a name="l17576"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a3570cf26e2ddc1d5700776743b0506e3">17576</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a3570cf26e2ddc1d5700776743b0506e3">SSPSR</a>;                                  </div>
<div class="line"><a name="l17577"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a9f8c3b9dcdcb9d2677b661fe2f8a5489">17577</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a9f8c3b9dcdcb9d2677b661fe2f8a5489">CSPSR</a>;                                  </div>
<div class="line"><a name="l17578"></a><span class="lineno">17578</span>&#160;  uint8_t RESERVED_0[8];</div>
<div class="line"><a name="l17579"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a007e503f472f605b40c6f7425e4bdf77">17579</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a007e503f472f605b40c6f7425e4bdf77">ACPR</a>;                                   </div>
<div class="line"><a name="l17580"></a><span class="lineno">17580</span>&#160;  uint8_t RESERVED_1[220];</div>
<div class="line"><a name="l17581"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a1b821d4f74563499ff569877ae672742">17581</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a1b821d4f74563499ff569877ae672742">SPPR</a>;                                   </div>
<div class="line"><a name="l17582"></a><span class="lineno">17582</span>&#160;  uint8_t RESERVED_2[524];</div>
<div class="line"><a name="l17583"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#ada0d6c32bb6a91e5edfcbbe7f37e6fd6">17583</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#ada0d6c32bb6a91e5edfcbbe7f37e6fd6">FFSR</a>;                                   </div>
<div class="line"><a name="l17584"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a34d81bddad51a7dcdbf76548b3809d82">17584</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a34d81bddad51a7dcdbf76548b3809d82">FFCR</a>;                                   </div>
<div class="line"><a name="l17585"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a86904c5ac326d4cca551c4fb45a9f9ba">17585</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a86904c5ac326d4cca551c4fb45a9f9ba">FSCR</a>;                                   </div>
<div class="line"><a name="l17586"></a><span class="lineno">17586</span>&#160;  uint8_t RESERVED_3[3036];</div>
<div class="line"><a name="l17587"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a267271b4e2d7ad48cba1614440c741fb">17587</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a267271b4e2d7ad48cba1614440c741fb">TRIGGER</a>;                                </div>
<div class="line"><a name="l17588"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#abb1cb9e6415fb7a020856a400197b7bf">17588</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#abb1cb9e6415fb7a020856a400197b7bf">FIFODATA0</a>;                              </div>
<div class="line"><a name="l17589"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a1f6d13a29acd05c39533ebb6616cc67a">17589</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a1f6d13a29acd05c39533ebb6616cc67a">ITATBCTR2</a>;                              </div>
<div class="line"><a name="l17590"></a><span class="lineno">17590</span>&#160;  uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l17591"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a1b09ee3aba38ca90fb73747e55d0f775">17591</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a1b09ee3aba38ca90fb73747e55d0f775">ITATBCTR0</a>;                              </div>
<div class="line"><a name="l17592"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a49b8e093cff84e13fc33a98587395a39">17592</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a49b8e093cff84e13fc33a98587395a39">FIFODATA1</a>;                              </div>
<div class="line"><a name="l17593"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#ac4619f833066fb015a2ff4679fd50fb5">17593</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#ac4619f833066fb015a2ff4679fd50fb5">ITCTRL</a>;                                 </div>
<div class="line"><a name="l17594"></a><span class="lineno">17594</span>&#160;  uint8_t RESERVED_5[156];</div>
<div class="line"><a name="l17595"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a70bd66aa2144dae3d99cda444fe4110d">17595</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a70bd66aa2144dae3d99cda444fe4110d">CLAIMSET</a>;                               </div>
<div class="line"><a name="l17596"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a01f1e255c3a45165fab0992c2db91029">17596</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a01f1e255c3a45165fab0992c2db91029">CLAIMCLR</a>;                               </div>
<div class="line"><a name="l17597"></a><span class="lineno">17597</span>&#160;  uint8_t RESERVED_6[32];</div>
<div class="line"><a name="l17598"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a31752201ff5297f2a82d228387b252c1">17598</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a31752201ff5297f2a82d228387b252c1">DEVID</a>;                                  </div>
<div class="line"><a name="l17599"></a><span class="lineno">17599</span>&#160;  uint8_t RESERVED_7[4];</div>
<div class="line"><a name="l17600"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#ad70cfe6551cef4070f3f838a9a66c821">17600</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#ad70cfe6551cef4070f3f838a9a66c821">PID4</a>;                                   </div>
<div class="line"><a name="l17601"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a538891793ff7ccfae685d49a0603dc77">17601</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a538891793ff7ccfae685d49a0603dc77">PID5</a>;                                   </div>
<div class="line"><a name="l17602"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a185d2c4d405ba5af792d84b79491b64c">17602</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a185d2c4d405ba5af792d84b79491b64c">PID6</a>;                                   </div>
<div class="line"><a name="l17603"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a1b71c0dea2679488ce2ba937ed68597a">17603</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a1b71c0dea2679488ce2ba937ed68597a">PID7</a>;                                   </div>
<div class="line"><a name="l17604"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a8cf104c851fc40c954ff97ddff1d8d3b">17604</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a8cf104c851fc40c954ff97ddff1d8d3b">PID0</a>;                                   </div>
<div class="line"><a name="l17605"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a2f7285e167ba972adc7d760671b6cd94">17605</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a2f7285e167ba972adc7d760671b6cd94">PID1</a>;                                   </div>
<div class="line"><a name="l17606"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a9c86b62f691869178b490b1641d83afe">17606</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a9c86b62f691869178b490b1641d83afe">PID2</a>;                                   </div>
<div class="line"><a name="l17607"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#abf0fc2738afe793c35be489ddee5c0e0">17607</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#abf0fc2738afe793c35be489ddee5c0e0">PID3</a>;                                   </div>
<div class="line"><a name="l17608"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a396bb8a0f5c7a9494f0cd0973e8a141d">17608</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a396bb8a0f5c7a9494f0cd0973e8a141d">CID0</a>;                                   </div>
<div class="line"><a name="l17609"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#afa92c6c4b400339e646d717e30b505b7">17609</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#afa92c6c4b400339e646d717e30b505b7">CID1</a>;                                   </div>
<div class="line"><a name="l17610"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#a3b613f265bf4b8c679e4da5f002eb4cd">17610</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#a3b613f265bf4b8c679e4da5f002eb4cd">CID2</a>;                                   </div>
<div class="line"><a name="l17611"></a><span class="lineno"><a class="line" href="struct_t_p_i_u___mem_map.html#ae113185bb92abeaaa996a345b28d33a8">17611</a></span>&#160;  uint32_t <a class="code" href="struct_t_p_i_u___mem_map.html#ae113185bb92abeaaa996a345b28d33a8">CID4</a>;                                   </div>
<div class="line"><a name="l17612"></a><span class="lineno">17612</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___t_p_i_u___peripheral.html#ga300f3eea21a542970734e2c9c0953f4f">TPIU_MemMapPtr</a>;</div>
<div class="line"><a name="l17613"></a><span class="lineno">17613</span>&#160;</div>
<div class="line"><a name="l17614"></a><span class="lineno">17614</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17615"></a><span class="lineno">17615</span>&#160;<span class="comment">   -- TPIU - Register accessor macros</span></div>
<div class="line"><a name="l17616"></a><span class="lineno">17616</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17617"></a><span class="lineno">17617</span>&#160;</div>
<div class="line"><a name="l17624"></a><span class="lineno">17624</span>&#160;<span class="comment">/* TPIU - Register accessors */</span></div>
<div class="line"><a name="l17625"></a><span class="lineno">17625</span>&#160;<span class="preprocessor">#define TPIU_SSPSR_REG(base)                     ((base)-&gt;SSPSR)</span></div>
<div class="line"><a name="l17626"></a><span class="lineno">17626</span>&#160;<span class="preprocessor">#define TPIU_CSPSR_REG(base)                     ((base)-&gt;CSPSR)</span></div>
<div class="line"><a name="l17627"></a><span class="lineno">17627</span>&#160;<span class="preprocessor">#define TPIU_ACPR_REG(base)                      ((base)-&gt;ACPR)</span></div>
<div class="line"><a name="l17628"></a><span class="lineno">17628</span>&#160;<span class="preprocessor">#define TPIU_SPPR_REG(base)                      ((base)-&gt;SPPR)</span></div>
<div class="line"><a name="l17629"></a><span class="lineno">17629</span>&#160;<span class="preprocessor">#define TPIU_FFSR_REG(base)                      ((base)-&gt;FFSR)</span></div>
<div class="line"><a name="l17630"></a><span class="lineno">17630</span>&#160;<span class="preprocessor">#define TPIU_FFCR_REG(base)                      ((base)-&gt;FFCR)</span></div>
<div class="line"><a name="l17631"></a><span class="lineno">17631</span>&#160;<span class="preprocessor">#define TPIU_FSCR_REG(base)                      ((base)-&gt;FSCR)</span></div>
<div class="line"><a name="l17632"></a><span class="lineno">17632</span>&#160;<span class="preprocessor">#define TPIU_TRIGGER_REG(base)                   ((base)-&gt;TRIGGER)</span></div>
<div class="line"><a name="l17633"></a><span class="lineno">17633</span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_REG(base)                 ((base)-&gt;FIFODATA0)</span></div>
<div class="line"><a name="l17634"></a><span class="lineno">17634</span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR2_REG(base)                 ((base)-&gt;ITATBCTR2)</span></div>
<div class="line"><a name="l17635"></a><span class="lineno">17635</span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR0_REG(base)                 ((base)-&gt;ITATBCTR0)</span></div>
<div class="line"><a name="l17636"></a><span class="lineno">17636</span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_REG(base)                 ((base)-&gt;FIFODATA1)</span></div>
<div class="line"><a name="l17637"></a><span class="lineno">17637</span>&#160;<span class="preprocessor">#define TPIU_ITCTRL_REG(base)                    ((base)-&gt;ITCTRL)</span></div>
<div class="line"><a name="l17638"></a><span class="lineno">17638</span>&#160;<span class="preprocessor">#define TPIU_CLAIMSET_REG(base)                  ((base)-&gt;CLAIMSET)</span></div>
<div class="line"><a name="l17639"></a><span class="lineno">17639</span>&#160;<span class="preprocessor">#define TPIU_CLAIMCLR_REG(base)                  ((base)-&gt;CLAIMCLR)</span></div>
<div class="line"><a name="l17640"></a><span class="lineno">17640</span>&#160;<span class="preprocessor">#define TPIU_DEVID_REG(base)                     ((base)-&gt;DEVID)</span></div>
<div class="line"><a name="l17641"></a><span class="lineno">17641</span>&#160;<span class="preprocessor">#define TPIU_PID4_REG(base)                      ((base)-&gt;PID4)</span></div>
<div class="line"><a name="l17642"></a><span class="lineno">17642</span>&#160;<span class="preprocessor">#define TPIU_PID5_REG(base)                      ((base)-&gt;PID5)</span></div>
<div class="line"><a name="l17643"></a><span class="lineno">17643</span>&#160;<span class="preprocessor">#define TPIU_PID6_REG(base)                      ((base)-&gt;PID6)</span></div>
<div class="line"><a name="l17644"></a><span class="lineno">17644</span>&#160;<span class="preprocessor">#define TPIU_PID7_REG(base)                      ((base)-&gt;PID7)</span></div>
<div class="line"><a name="l17645"></a><span class="lineno">17645</span>&#160;<span class="preprocessor">#define TPIU_PID0_REG(base)                      ((base)-&gt;PID0)</span></div>
<div class="line"><a name="l17646"></a><span class="lineno">17646</span>&#160;<span class="preprocessor">#define TPIU_PID1_REG(base)                      ((base)-&gt;PID1)</span></div>
<div class="line"><a name="l17647"></a><span class="lineno">17647</span>&#160;<span class="preprocessor">#define TPIU_PID2_REG(base)                      ((base)-&gt;PID2)</span></div>
<div class="line"><a name="l17648"></a><span class="lineno">17648</span>&#160;<span class="preprocessor">#define TPIU_PID3_REG(base)                      ((base)-&gt;PID3)</span></div>
<div class="line"><a name="l17649"></a><span class="lineno">17649</span>&#160;<span class="preprocessor">#define TPIU_CID0_REG(base)                      ((base)-&gt;CID0)</span></div>
<div class="line"><a name="l17650"></a><span class="lineno">17650</span>&#160;<span class="preprocessor">#define TPIU_CID1_REG(base)                      ((base)-&gt;CID1)</span></div>
<div class="line"><a name="l17651"></a><span class="lineno">17651</span>&#160;<span class="preprocessor">#define TPIU_CID2_REG(base)                      ((base)-&gt;CID2)</span></div>
<div class="line"><a name="l17652"></a><span class="lineno">17652</span>&#160;<span class="preprocessor">#define TPIU_CID4_REG(base)                      ((base)-&gt;CID4)</span></div>
<div class="line"><a name="l17653"></a><span class="lineno">17653</span>&#160; <span class="comment">/* end of group TPIU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l17657"></a><span class="lineno">17657</span>&#160;</div>
<div class="line"><a name="l17658"></a><span class="lineno">17658</span>&#160;</div>
<div class="line"><a name="l17659"></a><span class="lineno">17659</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17660"></a><span class="lineno">17660</span>&#160;<span class="comment">   -- TPIU Register Masks</span></div>
<div class="line"><a name="l17661"></a><span class="lineno">17661</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17662"></a><span class="lineno">17662</span>&#160; <span class="comment">/* end of group TPIU_Register_Masks */</span></div>
<div class="line"><a name="l17672"></a><span class="lineno">17672</span>&#160;</div>
<div class="line"><a name="l17673"></a><span class="lineno">17673</span>&#160;</div>
<div class="line"><a name="l17674"></a><span class="lineno">17674</span>&#160;<span class="comment">/* TPIU - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l17676"></a><span class="lineno"><a class="line" href="group___t_p_i_u___peripheral.html#ga9294dc3ec1881014ac83408db60de6a0">17676</a></span>&#160;<span class="preprocessor">#define TPIU_BASE_PTR                            ((TPIU_MemMapPtr)0xE0040000u)</span></div>
<div class="line"><a name="l17677"></a><span class="lineno">17677</span>&#160;</div>
<div class="line"><a name="l17678"></a><span class="lineno"><a class="line" href="group___t_p_i_u___peripheral.html#ga3d9db14d6200532bc2307ba24bd4f4e9">17678</a></span>&#160;<span class="preprocessor">#define TPIU_BASE_PTRS                           { TPIU_BASE_PTR }</span></div>
<div class="line"><a name="l17679"></a><span class="lineno">17679</span>&#160;</div>
<div class="line"><a name="l17680"></a><span class="lineno">17680</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17681"></a><span class="lineno">17681</span>&#160;<span class="comment">   -- TPIU - Register accessor macros</span></div>
<div class="line"><a name="l17682"></a><span class="lineno">17682</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17683"></a><span class="lineno">17683</span>&#160;</div>
<div class="line"><a name="l17690"></a><span class="lineno">17690</span>&#160;<span class="comment">/* TPIU - Register instance definitions */</span></div>
<div class="line"><a name="l17691"></a><span class="lineno">17691</span>&#160;<span class="comment">/* TPIU */</span></div>
<div class="line"><a name="l17692"></a><span class="lineno">17692</span>&#160;<span class="preprocessor">#define TPIU_SSPSR                               TPIU_SSPSR_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17693"></a><span class="lineno">17693</span>&#160;<span class="preprocessor">#define TPIU_CSPSR                               TPIU_CSPSR_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17694"></a><span class="lineno">17694</span>&#160;<span class="preprocessor">#define TPIU_ACPR                                TPIU_ACPR_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17695"></a><span class="lineno">17695</span>&#160;<span class="preprocessor">#define TPIU_SPPR                                TPIU_SPPR_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17696"></a><span class="lineno">17696</span>&#160;<span class="preprocessor">#define TPIU_FFSR                                TPIU_FFSR_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17697"></a><span class="lineno">17697</span>&#160;<span class="preprocessor">#define TPIU_FFCR                                TPIU_FFCR_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17698"></a><span class="lineno">17698</span>&#160;<span class="preprocessor">#define TPIU_FSCR                                TPIU_FSCR_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17699"></a><span class="lineno">17699</span>&#160;<span class="preprocessor">#define TPIU_TRIGGER                             TPIU_TRIGGER_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17700"></a><span class="lineno">17700</span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0                           TPIU_FIFODATA0_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17701"></a><span class="lineno">17701</span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR2                           TPIU_ITATBCTR2_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17702"></a><span class="lineno">17702</span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR0                           TPIU_ITATBCTR0_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17703"></a><span class="lineno">17703</span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1                           TPIU_FIFODATA1_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17704"></a><span class="lineno">17704</span>&#160;<span class="preprocessor">#define TPIU_ITCTRL                              TPIU_ITCTRL_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17705"></a><span class="lineno">17705</span>&#160;<span class="preprocessor">#define TPIU_CLAIMSET                            TPIU_CLAIMSET_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17706"></a><span class="lineno">17706</span>&#160;<span class="preprocessor">#define TPIU_CLAIMCLR                            TPIU_CLAIMCLR_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17707"></a><span class="lineno">17707</span>&#160;<span class="preprocessor">#define TPIU_DEVID                               TPIU_DEVID_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17708"></a><span class="lineno">17708</span>&#160;<span class="preprocessor">#define TPIU_PID4                                TPIU_PID4_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17709"></a><span class="lineno">17709</span>&#160;<span class="preprocessor">#define TPIU_PID5                                TPIU_PID5_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17710"></a><span class="lineno">17710</span>&#160;<span class="preprocessor">#define TPIU_PID6                                TPIU_PID6_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17711"></a><span class="lineno">17711</span>&#160;<span class="preprocessor">#define TPIU_PID7                                TPIU_PID7_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17712"></a><span class="lineno">17712</span>&#160;<span class="preprocessor">#define TPIU_PID0                                TPIU_PID0_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17713"></a><span class="lineno">17713</span>&#160;<span class="preprocessor">#define TPIU_PID1                                TPIU_PID1_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17714"></a><span class="lineno">17714</span>&#160;<span class="preprocessor">#define TPIU_PID2                                TPIU_PID2_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17715"></a><span class="lineno">17715</span>&#160;<span class="preprocessor">#define TPIU_PID3                                TPIU_PID3_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17716"></a><span class="lineno">17716</span>&#160;<span class="preprocessor">#define TPIU_CID0                                TPIU_CID0_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17717"></a><span class="lineno">17717</span>&#160;<span class="preprocessor">#define TPIU_CID1                                TPIU_CID1_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17718"></a><span class="lineno">17718</span>&#160;<span class="preprocessor">#define TPIU_CID2                                TPIU_CID2_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17719"></a><span class="lineno">17719</span>&#160;<span class="preprocessor">#define TPIU_CID3                                TPIU_CID4_REG(TPIU_BASE_PTR)</span></div>
<div class="line"><a name="l17720"></a><span class="lineno">17720</span>&#160; <span class="comment">/* end of group TPIU_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l17724"></a><span class="lineno">17724</span>&#160;</div>
<div class="line"><a name="l17725"></a><span class="lineno">17725</span>&#160; <span class="comment">/* end of group TPIU_Peripheral */</span></div>
<div class="line"><a name="l17729"></a><span class="lineno">17729</span>&#160;</div>
<div class="line"><a name="l17730"></a><span class="lineno">17730</span>&#160;</div>
<div class="line"><a name="l17731"></a><span class="lineno">17731</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17732"></a><span class="lineno">17732</span>&#160;<span class="comment">   -- TSI</span></div>
<div class="line"><a name="l17733"></a><span class="lineno">17733</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17734"></a><span class="lineno">17734</span>&#160;</div>
<div class="line"><a name="l17741"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html">17741</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_s_i___mem_map.html">TSI_MemMap</a> {</div>
<div class="line"><a name="l17742"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a14380d508e161af3b794962e7c3f8abb">17742</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a14380d508e161af3b794962e7c3f8abb">GENCS</a>;                                  </div>
<div class="line"><a name="l17743"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#abbf29c929817b57dbec256343e066a85">17743</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#abbf29c929817b57dbec256343e066a85">SCANC</a>;                                  </div>
<div class="line"><a name="l17744"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a37c8a06461ca09948d6a65a1289bccd9">17744</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a37c8a06461ca09948d6a65a1289bccd9">PEN</a>;                                    </div>
<div class="line"><a name="l17745"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#ae36ce42bd55889c91be08af94a07203e">17745</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#ae36ce42bd55889c91be08af94a07203e">WUCNTR</a>;                                 </div>
<div class="line"><a name="l17746"></a><span class="lineno">17746</span>&#160;  uint8_t RESERVED_0[240];</div>
<div class="line"><a name="l17747"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a04fc03ca20b588fb20be9eee512fbfeb">17747</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a04fc03ca20b588fb20be9eee512fbfeb">CNTR1</a>;                                  </div>
<div class="line"><a name="l17748"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a6784d9dce99cc4d0e04e4e527513c525">17748</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a6784d9dce99cc4d0e04e4e527513c525">CNTR3</a>;                                  </div>
<div class="line"><a name="l17749"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a16e7aed31d05ac2b570308c208471959">17749</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a16e7aed31d05ac2b570308c208471959">CNTR5</a>;                                  </div>
<div class="line"><a name="l17750"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a3c2f3ddd1d3725bef9e71fdf30a5ee8a">17750</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a3c2f3ddd1d3725bef9e71fdf30a5ee8a">CNTR7</a>;                                  </div>
<div class="line"><a name="l17751"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a1792ec66ee609674ea272871f5abcf1c">17751</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a1792ec66ee609674ea272871f5abcf1c">CNTR9</a>;                                  </div>
<div class="line"><a name="l17752"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a73d4134257f7351180c72870359b2bbf">17752</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a73d4134257f7351180c72870359b2bbf">CNTR11</a>;                                 </div>
<div class="line"><a name="l17753"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#aa09add648d77175d86d87c2d3533af74">17753</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#aa09add648d77175d86d87c2d3533af74">CNTR13</a>;                                 </div>
<div class="line"><a name="l17754"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#aada5f006d1b63bfb573ec56cdf21e4bc">17754</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#aada5f006d1b63bfb573ec56cdf21e4bc">CNTR15</a>;                                 </div>
<div class="line"><a name="l17755"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a716863c50b790ef08399633c624ad313">17755</a></span>&#160;  uint32_t <a class="code" href="struct_t_s_i___mem_map.html#a716863c50b790ef08399633c624ad313">THRESHOLD</a>;                              </div>
<div class="line"><a name="l17756"></a><span class="lineno">17756</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___t_s_i___peripheral.html#gad1310fedc6b594554cdd760e371de570">TSI_MemMapPtr</a>;</div>
<div class="line"><a name="l17757"></a><span class="lineno">17757</span>&#160;</div>
<div class="line"><a name="l17758"></a><span class="lineno">17758</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17759"></a><span class="lineno">17759</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div>
<div class="line"><a name="l17760"></a><span class="lineno">17760</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17761"></a><span class="lineno">17761</span>&#160;</div>
<div class="line"><a name="l17768"></a><span class="lineno">17768</span>&#160;<span class="comment">/* TSI - Register accessors */</span></div>
<div class="line"><a name="l17769"></a><span class="lineno">17769</span>&#160;<span class="preprocessor">#define TSI_GENCS_REG(base)                      ((base)-&gt;GENCS)</span></div>
<div class="line"><a name="l17770"></a><span class="lineno">17770</span>&#160;<span class="preprocessor">#define TSI_SCANC_REG(base)                      ((base)-&gt;SCANC)</span></div>
<div class="line"><a name="l17771"></a><span class="lineno">17771</span>&#160;<span class="preprocessor">#define TSI_PEN_REG(base)                        ((base)-&gt;PEN)</span></div>
<div class="line"><a name="l17772"></a><span class="lineno">17772</span>&#160;<span class="preprocessor">#define TSI_WUCNTR_REG(base)                     ((base)-&gt;WUCNTR)</span></div>
<div class="line"><a name="l17773"></a><span class="lineno">17773</span>&#160;<span class="preprocessor">#define TSI_CNTR1_REG(base)                      ((base)-&gt;CNTR1)</span></div>
<div class="line"><a name="l17774"></a><span class="lineno">17774</span>&#160;<span class="preprocessor">#define TSI_CNTR3_REG(base)                      ((base)-&gt;CNTR3)</span></div>
<div class="line"><a name="l17775"></a><span class="lineno">17775</span>&#160;<span class="preprocessor">#define TSI_CNTR5_REG(base)                      ((base)-&gt;CNTR5)</span></div>
<div class="line"><a name="l17776"></a><span class="lineno">17776</span>&#160;<span class="preprocessor">#define TSI_CNTR7_REG(base)                      ((base)-&gt;CNTR7)</span></div>
<div class="line"><a name="l17777"></a><span class="lineno">17777</span>&#160;<span class="preprocessor">#define TSI_CNTR9_REG(base)                      ((base)-&gt;CNTR9)</span></div>
<div class="line"><a name="l17778"></a><span class="lineno">17778</span>&#160;<span class="preprocessor">#define TSI_CNTR11_REG(base)                     ((base)-&gt;CNTR11)</span></div>
<div class="line"><a name="l17779"></a><span class="lineno">17779</span>&#160;<span class="preprocessor">#define TSI_CNTR13_REG(base)                     ((base)-&gt;CNTR13)</span></div>
<div class="line"><a name="l17780"></a><span class="lineno">17780</span>&#160;<span class="preprocessor">#define TSI_CNTR15_REG(base)                     ((base)-&gt;CNTR15)</span></div>
<div class="line"><a name="l17781"></a><span class="lineno">17781</span>&#160;<span class="preprocessor">#define TSI_THRESHOLD_REG(base)                  ((base)-&gt;THRESHOLD)</span></div>
<div class="line"><a name="l17782"></a><span class="lineno">17782</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l17786"></a><span class="lineno">17786</span>&#160;</div>
<div class="line"><a name="l17787"></a><span class="lineno">17787</span>&#160;</div>
<div class="line"><a name="l17788"></a><span class="lineno">17788</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17789"></a><span class="lineno">17789</span>&#160;<span class="comment">   -- TSI Register Masks</span></div>
<div class="line"><a name="l17790"></a><span class="lineno">17790</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17791"></a><span class="lineno">17791</span>&#160;</div>
<div class="line"><a name="l17797"></a><span class="lineno">17797</span>&#160;<span class="comment">/* GENCS Bit Fields */</span></div>
<div class="line"><a name="l17798"></a><span class="lineno">17798</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      0x1u</span></div>
<div class="line"><a name="l17799"></a><span class="lineno">17799</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     0</span></div>
<div class="line"><a name="l17800"></a><span class="lineno">17800</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_MASK                       0x2u</span></div>
<div class="line"><a name="l17801"></a><span class="lineno">17801</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      1</span></div>
<div class="line"><a name="l17802"></a><span class="lineno">17802</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      0x10u</span></div>
<div class="line"><a name="l17803"></a><span class="lineno">17803</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     4</span></div>
<div class="line"><a name="l17804"></a><span class="lineno">17804</span>&#160;<span class="preprocessor">#define TSI_GENCS_ERIE_MASK                      0x20u</span></div>
<div class="line"><a name="l17805"></a><span class="lineno">17805</span>&#160;<span class="preprocessor">#define TSI_GENCS_ERIE_SHIFT                     5</span></div>
<div class="line"><a name="l17806"></a><span class="lineno">17806</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIE_MASK                     0x40u</span></div>
<div class="line"><a name="l17807"></a><span class="lineno">17807</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIE_SHIFT                    6</span></div>
<div class="line"><a name="l17808"></a><span class="lineno">17808</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     0x80u</span></div>
<div class="line"><a name="l17809"></a><span class="lineno">17809</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    7</span></div>
<div class="line"><a name="l17810"></a><span class="lineno">17810</span>&#160;<span class="preprocessor">#define TSI_GENCS_SWTS_MASK                      0x100u</span></div>
<div class="line"><a name="l17811"></a><span class="lineno">17811</span>&#160;<span class="preprocessor">#define TSI_GENCS_SWTS_SHIFT                     8</span></div>
<div class="line"><a name="l17812"></a><span class="lineno">17812</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     0x200u</span></div>
<div class="line"><a name="l17813"></a><span class="lineno">17813</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    9</span></div>
<div class="line"><a name="l17814"></a><span class="lineno">17814</span>&#160;<span class="preprocessor">#define TSI_GENCS_OVRF_MASK                      0x1000u</span></div>
<div class="line"><a name="l17815"></a><span class="lineno">17815</span>&#160;<span class="preprocessor">#define TSI_GENCS_OVRF_SHIFT                     12</span></div>
<div class="line"><a name="l17816"></a><span class="lineno">17816</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTERF_MASK                    0x2000u</span></div>
<div class="line"><a name="l17817"></a><span class="lineno">17817</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTERF_SHIFT                   13</span></div>
<div class="line"><a name="l17818"></a><span class="lineno">17818</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    0x4000u</span></div>
<div class="line"><a name="l17819"></a><span class="lineno">17819</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   14</span></div>
<div class="line"><a name="l17820"></a><span class="lineno">17820</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      0x8000u</span></div>
<div class="line"><a name="l17821"></a><span class="lineno">17821</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     15</span></div>
<div class="line"><a name="l17822"></a><span class="lineno">17822</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_MASK                        0x70000u</span></div>
<div class="line"><a name="l17823"></a><span class="lineno">17823</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       16</span></div>
<div class="line"><a name="l17824"></a><span class="lineno">17824</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_PS_SHIFT))&amp;TSI_GENCS_PS_MASK)</span></div>
<div class="line"><a name="l17825"></a><span class="lineno">17825</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      0xF80000u</span></div>
<div class="line"><a name="l17826"></a><span class="lineno">17826</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     19</span></div>
<div class="line"><a name="l17827"></a><span class="lineno">17827</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_NSCN_SHIFT))&amp;TSI_GENCS_NSCN_MASK)</span></div>
<div class="line"><a name="l17828"></a><span class="lineno">17828</span>&#160;<span class="preprocessor">#define TSI_GENCS_LPSCNITV_MASK                  0xF000000u</span></div>
<div class="line"><a name="l17829"></a><span class="lineno">17829</span>&#160;<span class="preprocessor">#define TSI_GENCS_LPSCNITV_SHIFT                 24</span></div>
<div class="line"><a name="l17830"></a><span class="lineno">17830</span>&#160;<span class="preprocessor">#define TSI_GENCS_LPSCNITV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_LPSCNITV_SHIFT))&amp;TSI_GENCS_LPSCNITV_MASK)</span></div>
<div class="line"><a name="l17831"></a><span class="lineno">17831</span>&#160;<span class="preprocessor">#define TSI_GENCS_LPCLKS_MASK                    0x10000000u</span></div>
<div class="line"><a name="l17832"></a><span class="lineno">17832</span>&#160;<span class="preprocessor">#define TSI_GENCS_LPCLKS_SHIFT                   28</span></div>
<div class="line"><a name="l17833"></a><span class="lineno">17833</span>&#160;<span class="comment">/* SCANC Bit Fields */</span></div>
<div class="line"><a name="l17834"></a><span class="lineno">17834</span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC_MASK                     0x7u</span></div>
<div class="line"><a name="l17835"></a><span class="lineno">17835</span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC_SHIFT                    0</span></div>
<div class="line"><a name="l17836"></a><span class="lineno">17836</span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_AMPSC_SHIFT))&amp;TSI_SCANC_AMPSC_MASK)</span></div>
<div class="line"><a name="l17837"></a><span class="lineno">17837</span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKS_MASK                    0x18u</span></div>
<div class="line"><a name="l17838"></a><span class="lineno">17838</span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKS_SHIFT                   3</span></div>
<div class="line"><a name="l17839"></a><span class="lineno">17839</span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_AMCLKS_SHIFT))&amp;TSI_SCANC_AMCLKS_MASK)</span></div>
<div class="line"><a name="l17840"></a><span class="lineno">17840</span>&#160;<span class="preprocessor">#define TSI_SCANC_SMOD_MASK                      0xFF00u</span></div>
<div class="line"><a name="l17841"></a><span class="lineno">17841</span>&#160;<span class="preprocessor">#define TSI_SCANC_SMOD_SHIFT                     8</span></div>
<div class="line"><a name="l17842"></a><span class="lineno">17842</span>&#160;<span class="preprocessor">#define TSI_SCANC_SMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_SMOD_SHIFT))&amp;TSI_SCANC_SMOD_MASK)</span></div>
<div class="line"><a name="l17843"></a><span class="lineno">17843</span>&#160;<span class="preprocessor">#define TSI_SCANC_EXTCHRG_MASK                   0xF0000u</span></div>
<div class="line"><a name="l17844"></a><span class="lineno">17844</span>&#160;<span class="preprocessor">#define TSI_SCANC_EXTCHRG_SHIFT                  16</span></div>
<div class="line"><a name="l17845"></a><span class="lineno">17845</span>&#160;<span class="preprocessor">#define TSI_SCANC_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_EXTCHRG_SHIFT))&amp;TSI_SCANC_EXTCHRG_MASK)</span></div>
<div class="line"><a name="l17846"></a><span class="lineno">17846</span>&#160;<span class="preprocessor">#define TSI_SCANC_REFCHRG_MASK                   0xF000000u</span></div>
<div class="line"><a name="l17847"></a><span class="lineno">17847</span>&#160;<span class="preprocessor">#define TSI_SCANC_REFCHRG_SHIFT                  24</span></div>
<div class="line"><a name="l17848"></a><span class="lineno">17848</span>&#160;<span class="preprocessor">#define TSI_SCANC_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_REFCHRG_SHIFT))&amp;TSI_SCANC_REFCHRG_MASK)</span></div>
<div class="line"><a name="l17849"></a><span class="lineno">17849</span>&#160;<span class="comment">/* PEN Bit Fields */</span></div>
<div class="line"><a name="l17850"></a><span class="lineno">17850</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN0_MASK                        0x1u</span></div>
<div class="line"><a name="l17851"></a><span class="lineno">17851</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN0_SHIFT                       0</span></div>
<div class="line"><a name="l17852"></a><span class="lineno">17852</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN1_MASK                        0x2u</span></div>
<div class="line"><a name="l17853"></a><span class="lineno">17853</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN1_SHIFT                       1</span></div>
<div class="line"><a name="l17854"></a><span class="lineno">17854</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN2_MASK                        0x4u</span></div>
<div class="line"><a name="l17855"></a><span class="lineno">17855</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN2_SHIFT                       2</span></div>
<div class="line"><a name="l17856"></a><span class="lineno">17856</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN3_MASK                        0x8u</span></div>
<div class="line"><a name="l17857"></a><span class="lineno">17857</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN3_SHIFT                       3</span></div>
<div class="line"><a name="l17858"></a><span class="lineno">17858</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN4_MASK                        0x10u</span></div>
<div class="line"><a name="l17859"></a><span class="lineno">17859</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN4_SHIFT                       4</span></div>
<div class="line"><a name="l17860"></a><span class="lineno">17860</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN5_MASK                        0x20u</span></div>
<div class="line"><a name="l17861"></a><span class="lineno">17861</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN5_SHIFT                       5</span></div>
<div class="line"><a name="l17862"></a><span class="lineno">17862</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN6_MASK                        0x40u</span></div>
<div class="line"><a name="l17863"></a><span class="lineno">17863</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN6_SHIFT                       6</span></div>
<div class="line"><a name="l17864"></a><span class="lineno">17864</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN7_MASK                        0x80u</span></div>
<div class="line"><a name="l17865"></a><span class="lineno">17865</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN7_SHIFT                       7</span></div>
<div class="line"><a name="l17866"></a><span class="lineno">17866</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN8_MASK                        0x100u</span></div>
<div class="line"><a name="l17867"></a><span class="lineno">17867</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN8_SHIFT                       8</span></div>
<div class="line"><a name="l17868"></a><span class="lineno">17868</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN9_MASK                        0x200u</span></div>
<div class="line"><a name="l17869"></a><span class="lineno">17869</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN9_SHIFT                       9</span></div>
<div class="line"><a name="l17870"></a><span class="lineno">17870</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN10_MASK                       0x400u</span></div>
<div class="line"><a name="l17871"></a><span class="lineno">17871</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN10_SHIFT                      10</span></div>
<div class="line"><a name="l17872"></a><span class="lineno">17872</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN11_MASK                       0x800u</span></div>
<div class="line"><a name="l17873"></a><span class="lineno">17873</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN11_SHIFT                      11</span></div>
<div class="line"><a name="l17874"></a><span class="lineno">17874</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN12_MASK                       0x1000u</span></div>
<div class="line"><a name="l17875"></a><span class="lineno">17875</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN12_SHIFT                      12</span></div>
<div class="line"><a name="l17876"></a><span class="lineno">17876</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN13_MASK                       0x2000u</span></div>
<div class="line"><a name="l17877"></a><span class="lineno">17877</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN13_SHIFT                      13</span></div>
<div class="line"><a name="l17878"></a><span class="lineno">17878</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN14_MASK                       0x4000u</span></div>
<div class="line"><a name="l17879"></a><span class="lineno">17879</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN14_SHIFT                      14</span></div>
<div class="line"><a name="l17880"></a><span class="lineno">17880</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN15_MASK                       0x8000u</span></div>
<div class="line"><a name="l17881"></a><span class="lineno">17881</span>&#160;<span class="preprocessor">#define TSI_PEN_PEN15_SHIFT                      15</span></div>
<div class="line"><a name="l17882"></a><span class="lineno">17882</span>&#160;<span class="preprocessor">#define TSI_PEN_LPSP_MASK                        0xF0000u</span></div>
<div class="line"><a name="l17883"></a><span class="lineno">17883</span>&#160;<span class="preprocessor">#define TSI_PEN_LPSP_SHIFT                       16</span></div>
<div class="line"><a name="l17884"></a><span class="lineno">17884</span>&#160;<span class="preprocessor">#define TSI_PEN_LPSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_PEN_LPSP_SHIFT))&amp;TSI_PEN_LPSP_MASK)</span></div>
<div class="line"><a name="l17885"></a><span class="lineno">17885</span>&#160;<span class="comment">/* WUCNTR Bit Fields */</span></div>
<div class="line"><a name="l17886"></a><span class="lineno">17886</span>&#160;<span class="preprocessor">#define TSI_WUCNTR_WUCNT_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l17887"></a><span class="lineno">17887</span>&#160;<span class="preprocessor">#define TSI_WUCNTR_WUCNT_SHIFT                   0</span></div>
<div class="line"><a name="l17888"></a><span class="lineno">17888</span>&#160;<span class="preprocessor">#define TSI_WUCNTR_WUCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_WUCNTR_WUCNT_SHIFT))&amp;TSI_WUCNTR_WUCNT_MASK)</span></div>
<div class="line"><a name="l17889"></a><span class="lineno">17889</span>&#160;<span class="comment">/* CNTR1 Bit Fields */</span></div>
<div class="line"><a name="l17890"></a><span class="lineno">17890</span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l17891"></a><span class="lineno">17891</span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l17892"></a><span class="lineno">17892</span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR1_CTN1_SHIFT))&amp;TSI_CNTR1_CTN1_MASK)</span></div>
<div class="line"><a name="l17893"></a><span class="lineno">17893</span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l17894"></a><span class="lineno">17894</span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l17895"></a><span class="lineno">17895</span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR1_CTN_SHIFT))&amp;TSI_CNTR1_CTN_MASK)</span></div>
<div class="line"><a name="l17896"></a><span class="lineno">17896</span>&#160;<span class="comment">/* CNTR3 Bit Fields */</span></div>
<div class="line"><a name="l17897"></a><span class="lineno">17897</span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l17898"></a><span class="lineno">17898</span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l17899"></a><span class="lineno">17899</span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR3_CTN1_SHIFT))&amp;TSI_CNTR3_CTN1_MASK)</span></div>
<div class="line"><a name="l17900"></a><span class="lineno">17900</span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l17901"></a><span class="lineno">17901</span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l17902"></a><span class="lineno">17902</span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR3_CTN_SHIFT))&amp;TSI_CNTR3_CTN_MASK)</span></div>
<div class="line"><a name="l17903"></a><span class="lineno">17903</span>&#160;<span class="comment">/* CNTR5 Bit Fields */</span></div>
<div class="line"><a name="l17904"></a><span class="lineno">17904</span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l17905"></a><span class="lineno">17905</span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l17906"></a><span class="lineno">17906</span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR5_CTN1_SHIFT))&amp;TSI_CNTR5_CTN1_MASK)</span></div>
<div class="line"><a name="l17907"></a><span class="lineno">17907</span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l17908"></a><span class="lineno">17908</span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l17909"></a><span class="lineno">17909</span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR5_CTN_SHIFT))&amp;TSI_CNTR5_CTN_MASK)</span></div>
<div class="line"><a name="l17910"></a><span class="lineno">17910</span>&#160;<span class="comment">/* CNTR7 Bit Fields */</span></div>
<div class="line"><a name="l17911"></a><span class="lineno">17911</span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l17912"></a><span class="lineno">17912</span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l17913"></a><span class="lineno">17913</span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR7_CTN1_SHIFT))&amp;TSI_CNTR7_CTN1_MASK)</span></div>
<div class="line"><a name="l17914"></a><span class="lineno">17914</span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l17915"></a><span class="lineno">17915</span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l17916"></a><span class="lineno">17916</span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR7_CTN_SHIFT))&amp;TSI_CNTR7_CTN_MASK)</span></div>
<div class="line"><a name="l17917"></a><span class="lineno">17917</span>&#160;<span class="comment">/* CNTR9 Bit Fields */</span></div>
<div class="line"><a name="l17918"></a><span class="lineno">17918</span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1_MASK                      0xFFFFu</span></div>
<div class="line"><a name="l17919"></a><span class="lineno">17919</span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1_SHIFT                     0</span></div>
<div class="line"><a name="l17920"></a><span class="lineno">17920</span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR9_CTN1_SHIFT))&amp;TSI_CNTR9_CTN1_MASK)</span></div>
<div class="line"><a name="l17921"></a><span class="lineno">17921</span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN_MASK                       0xFFFF0000u</span></div>
<div class="line"><a name="l17922"></a><span class="lineno">17922</span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN_SHIFT                      16</span></div>
<div class="line"><a name="l17923"></a><span class="lineno">17923</span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR9_CTN_SHIFT))&amp;TSI_CNTR9_CTN_MASK)</span></div>
<div class="line"><a name="l17924"></a><span class="lineno">17924</span>&#160;<span class="comment">/* CNTR11 Bit Fields */</span></div>
<div class="line"><a name="l17925"></a><span class="lineno">17925</span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l17926"></a><span class="lineno">17926</span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1_SHIFT                    0</span></div>
<div class="line"><a name="l17927"></a><span class="lineno">17927</span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR11_CTN1_SHIFT))&amp;TSI_CNTR11_CTN1_MASK)</span></div>
<div class="line"><a name="l17928"></a><span class="lineno">17928</span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l17929"></a><span class="lineno">17929</span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN_SHIFT                     16</span></div>
<div class="line"><a name="l17930"></a><span class="lineno">17930</span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR11_CTN_SHIFT))&amp;TSI_CNTR11_CTN_MASK)</span></div>
<div class="line"><a name="l17931"></a><span class="lineno">17931</span>&#160;<span class="comment">/* CNTR13 Bit Fields */</span></div>
<div class="line"><a name="l17932"></a><span class="lineno">17932</span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l17933"></a><span class="lineno">17933</span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1_SHIFT                    0</span></div>
<div class="line"><a name="l17934"></a><span class="lineno">17934</span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR13_CTN1_SHIFT))&amp;TSI_CNTR13_CTN1_MASK)</span></div>
<div class="line"><a name="l17935"></a><span class="lineno">17935</span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l17936"></a><span class="lineno">17936</span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN_SHIFT                     16</span></div>
<div class="line"><a name="l17937"></a><span class="lineno">17937</span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR13_CTN_SHIFT))&amp;TSI_CNTR13_CTN_MASK)</span></div>
<div class="line"><a name="l17938"></a><span class="lineno">17938</span>&#160;<span class="comment">/* CNTR15 Bit Fields */</span></div>
<div class="line"><a name="l17939"></a><span class="lineno">17939</span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1_MASK                     0xFFFFu</span></div>
<div class="line"><a name="l17940"></a><span class="lineno">17940</span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1_SHIFT                    0</span></div>
<div class="line"><a name="l17941"></a><span class="lineno">17941</span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR15_CTN1_SHIFT))&amp;TSI_CNTR15_CTN1_MASK)</span></div>
<div class="line"><a name="l17942"></a><span class="lineno">17942</span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN_MASK                      0xFFFF0000u</span></div>
<div class="line"><a name="l17943"></a><span class="lineno">17943</span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN_SHIFT                     16</span></div>
<div class="line"><a name="l17944"></a><span class="lineno">17944</span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR15_CTN_SHIFT))&amp;TSI_CNTR15_CTN_MASK)</span></div>
<div class="line"><a name="l17945"></a><span class="lineno">17945</span>&#160;<span class="comment">/* THRESHOLD Bit Fields */</span></div>
<div class="line"><a name="l17946"></a><span class="lineno">17946</span>&#160;<span class="preprocessor">#define TSI_THRESHOLD_HTHH_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l17947"></a><span class="lineno">17947</span>&#160;<span class="preprocessor">#define TSI_THRESHOLD_HTHH_SHIFT                 0</span></div>
<div class="line"><a name="l17948"></a><span class="lineno">17948</span>&#160;<span class="preprocessor">#define TSI_THRESHOLD_HTHH(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_THRESHOLD_HTHH_SHIFT))&amp;TSI_THRESHOLD_HTHH_MASK)</span></div>
<div class="line"><a name="l17949"></a><span class="lineno">17949</span>&#160;<span class="preprocessor">#define TSI_THRESHOLD_LTHH_MASK                  0xFFFF0000u</span></div>
<div class="line"><a name="l17950"></a><span class="lineno">17950</span>&#160;<span class="preprocessor">#define TSI_THRESHOLD_LTHH_SHIFT                 16</span></div>
<div class="line"><a name="l17951"></a><span class="lineno">17951</span>&#160;<span class="preprocessor">#define TSI_THRESHOLD_LTHH(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_THRESHOLD_LTHH_SHIFT))&amp;TSI_THRESHOLD_LTHH_MASK)</span></div>
<div class="line"><a name="l17952"></a><span class="lineno">17952</span>&#160; <span class="comment">/* end of group TSI_Register_Masks */</span></div>
<div class="line"><a name="l17956"></a><span class="lineno">17956</span>&#160;</div>
<div class="line"><a name="l17957"></a><span class="lineno">17957</span>&#160;</div>
<div class="line"><a name="l17958"></a><span class="lineno">17958</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l17960"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">17960</a></span>&#160;<span class="preprocessor">#define TSI0_BASE_PTR                            ((TSI_MemMapPtr)0x40045000u)</span></div>
<div class="line"><a name="l17961"></a><span class="lineno">17961</span>&#160;</div>
<div class="line"><a name="l17962"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral.html#gaf0e643a8dc882d5a89dd6bb9a4ca3d16">17962</a></span>&#160;<span class="preprocessor">#define TSI_BASE_PTRS                            { TSI0_BASE_PTR }</span></div>
<div class="line"><a name="l17963"></a><span class="lineno">17963</span>&#160;</div>
<div class="line"><a name="l17964"></a><span class="lineno">17964</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l17965"></a><span class="lineno">17965</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div>
<div class="line"><a name="l17966"></a><span class="lineno">17966</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l17967"></a><span class="lineno">17967</span>&#160;</div>
<div class="line"><a name="l17974"></a><span class="lineno">17974</span>&#160;<span class="comment">/* TSI - Register instance definitions */</span></div>
<div class="line"><a name="l17975"></a><span class="lineno">17975</span>&#160;<span class="comment">/* TSI0 */</span></div>
<div class="line"><a name="l17976"></a><span class="lineno">17976</span>&#160;<span class="preprocessor">#define TSI0_GENCS                               TSI_GENCS_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17977"></a><span class="lineno">17977</span>&#160;<span class="preprocessor">#define TSI0_SCANC                               TSI_SCANC_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17978"></a><span class="lineno">17978</span>&#160;<span class="preprocessor">#define TSI0_PEN                                 TSI_PEN_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17979"></a><span class="lineno">17979</span>&#160;<span class="preprocessor">#define TSI0_WUCNTR                              TSI_WUCNTR_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17980"></a><span class="lineno">17980</span>&#160;<span class="preprocessor">#define TSI0_CNTR1                               TSI_CNTR1_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17981"></a><span class="lineno">17981</span>&#160;<span class="preprocessor">#define TSI0_CNTR3                               TSI_CNTR3_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17982"></a><span class="lineno">17982</span>&#160;<span class="preprocessor">#define TSI0_CNTR5                               TSI_CNTR5_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17983"></a><span class="lineno">17983</span>&#160;<span class="preprocessor">#define TSI0_CNTR7                               TSI_CNTR7_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17984"></a><span class="lineno">17984</span>&#160;<span class="preprocessor">#define TSI0_CNTR9                               TSI_CNTR9_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17985"></a><span class="lineno">17985</span>&#160;<span class="preprocessor">#define TSI0_CNTR11                              TSI_CNTR11_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17986"></a><span class="lineno">17986</span>&#160;<span class="preprocessor">#define TSI0_CNTR13                              TSI_CNTR13_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17987"></a><span class="lineno">17987</span>&#160;<span class="preprocessor">#define TSI0_CNTR15                              TSI_CNTR15_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17988"></a><span class="lineno">17988</span>&#160;<span class="preprocessor">#define TSI0_THRESHOLD                           TSI_THRESHOLD_REG(TSI0_BASE_PTR)</span></div>
<div class="line"><a name="l17989"></a><span class="lineno">17989</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l17993"></a><span class="lineno">17993</span>&#160;</div>
<div class="line"><a name="l17994"></a><span class="lineno">17994</span>&#160; <span class="comment">/* end of group TSI_Peripheral */</span></div>
<div class="line"><a name="l17998"></a><span class="lineno">17998</span>&#160;</div>
<div class="line"><a name="l17999"></a><span class="lineno">17999</span>&#160;</div>
<div class="line"><a name="l18000"></a><span class="lineno">18000</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l18001"></a><span class="lineno">18001</span>&#160;<span class="comment">   -- UART</span></div>
<div class="line"><a name="l18002"></a><span class="lineno">18002</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l18003"></a><span class="lineno">18003</span>&#160;</div>
<div class="line"><a name="l18010"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html">18010</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_a_r_t___mem_map.html">UART_MemMap</a> {</div>
<div class="line"><a name="l18011"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a50621a015b23211a706aa74180fa4689">18011</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a50621a015b23211a706aa74180fa4689">BDH</a>;                                     </div>
<div class="line"><a name="l18012"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ac846186ffd0e53fbac32cd57c6f9acc4">18012</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ac846186ffd0e53fbac32cd57c6f9acc4">BDL</a>;                                     </div>
<div class="line"><a name="l18013"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ac2300c7c40e63ca712d0ec5180332f4b">18013</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ac2300c7c40e63ca712d0ec5180332f4b">C1</a>;                                      </div>
<div class="line"><a name="l18014"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a3e49aeb27f3613fd01a17a3c76e785b7">18014</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a3e49aeb27f3613fd01a17a3c76e785b7">C2</a>;                                      </div>
<div class="line"><a name="l18015"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a7eb8df4e43194dbd9f1d9bd4ab742cca">18015</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a7eb8df4e43194dbd9f1d9bd4ab742cca">S1</a>;                                      </div>
<div class="line"><a name="l18016"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a6107c55f4dba727e1a4e70f76acd7b20">18016</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a6107c55f4dba727e1a4e70f76acd7b20">S2</a>;                                      </div>
<div class="line"><a name="l18017"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a2e3cebfbfb9d96766397a8a102b8c29c">18017</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a2e3cebfbfb9d96766397a8a102b8c29c">C3</a>;                                      </div>
<div class="line"><a name="l18018"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a3568c1640bf7dc0e1214cddcea1e8f0c">18018</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a3568c1640bf7dc0e1214cddcea1e8f0c">D</a>;                                       </div>
<div class="line"><a name="l18019"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a0150c1ad073843276caf61c950794c17">18019</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a0150c1ad073843276caf61c950794c17">MA1</a>;                                     </div>
<div class="line"><a name="l18020"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ab6612fcc8e4f43ebae15982f6da2b567">18020</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ab6612fcc8e4f43ebae15982f6da2b567">MA2</a>;                                     </div>
<div class="line"><a name="l18021"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a6f18d698404d3f130cab66610aa526de">18021</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a6f18d698404d3f130cab66610aa526de">C4</a>;                                      </div>
<div class="line"><a name="l18022"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a1d9838b1b1a99857168954f51bc0802e">18022</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a1d9838b1b1a99857168954f51bc0802e">C5</a>;                                      </div>
<div class="line"><a name="l18023"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a0f318dc0e65102cb79566d2b22f064b2">18023</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a0f318dc0e65102cb79566d2b22f064b2">ED</a>;                                      </div>
<div class="line"><a name="l18024"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a2eb889dcd179b02f46cf67c98792e130">18024</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a2eb889dcd179b02f46cf67c98792e130">MODEM</a>;                                   </div>
<div class="line"><a name="l18025"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a8d1433df262b6816268f338d0c8e7d57">18025</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a8d1433df262b6816268f338d0c8e7d57">IR</a>;                                      </div>
<div class="line"><a name="l18026"></a><span class="lineno">18026</span>&#160;  uint8_t RESERVED_0[1];</div>
<div class="line"><a name="l18027"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a6ad16328066eeb949b4ee3d4a67776be">18027</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a6ad16328066eeb949b4ee3d4a67776be">PFIFO</a>;                                   </div>
<div class="line"><a name="l18028"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a9f359b0d3af7e6bbdb3ae2cce221d879">18028</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a9f359b0d3af7e6bbdb3ae2cce221d879">CFIFO</a>;                                   </div>
<div class="line"><a name="l18029"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a5c2f7031c23749513028d0f35f833756">18029</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a5c2f7031c23749513028d0f35f833756">SFIFO</a>;                                   </div>
<div class="line"><a name="l18030"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a4c4b96943ef98aa41f68416b2789d190">18030</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a4c4b96943ef98aa41f68416b2789d190">TWFIFO</a>;                                  </div>
<div class="line"><a name="l18031"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a46f296d6f9aead85a8aa286f9ed21ec6">18031</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a46f296d6f9aead85a8aa286f9ed21ec6">TCFIFO</a>;                                  </div>
<div class="line"><a name="l18032"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a3086e55b624e5192d20cec4736ee974c">18032</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a3086e55b624e5192d20cec4736ee974c">RWFIFO</a>;                                  </div>
<div class="line"><a name="l18033"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a3aab8170680196924f67d6810013bb88">18033</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a3aab8170680196924f67d6810013bb88">RCFIFO</a>;                                  </div>
<div class="line"><a name="l18034"></a><span class="lineno">18034</span>&#160;  uint8_t RESERVED_1[1];</div>
<div class="line"><a name="l18035"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a8c98b0dd2335e137c509ba63636f5089">18035</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a8c98b0dd2335e137c509ba63636f5089">C7816</a>;                                   </div>
<div class="line"><a name="l18036"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ac017c0660f75109edd9cc250a1ddfb5a">18036</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ac017c0660f75109edd9cc250a1ddfb5a">IE7816</a>;                                  </div>
<div class="line"><a name="l18037"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a322fd75b8e5c882ec48c6e065aade707">18037</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a322fd75b8e5c882ec48c6e065aade707">IS7816</a>;                                  </div>
<div class="line"><a name="l18038"></a><span class="lineno">18038</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1B */</span></div>
<div class="line"><a name="l18039"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a4555ab88b0e4f56c44b30d549b5b0666">18039</a></span>&#160;    uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a4555ab88b0e4f56c44b30d549b5b0666">WP7816T0</a>;                                </div>
<div class="line"><a name="l18040"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a7d456ca4a3be9b4c083253fe2d30d404">18040</a></span>&#160;    uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a7d456ca4a3be9b4c083253fe2d30d404">WP7816T1</a>;                                </div>
<div class="line"><a name="l18041"></a><span class="lineno">18041</span>&#160;  };</div>
<div class="line"><a name="l18042"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#aed09f864d4f1afe57f146ff72949c3d2">18042</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#aed09f864d4f1afe57f146ff72949c3d2">WN7816</a>;                                  </div>
<div class="line"><a name="l18043"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#afd05a5c4ba0ae69c16ca9b6cd578a726">18043</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#afd05a5c4ba0ae69c16ca9b6cd578a726">WF7816</a>;                                  </div>
<div class="line"><a name="l18044"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a97cac628a8a40a8369eb7339bd12cb3f">18044</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a97cac628a8a40a8369eb7339bd12cb3f">ET7816</a>;                                  </div>
<div class="line"><a name="l18045"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ab93bfbd2b99631b8f3c8ca6c8e482310">18045</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ab93bfbd2b99631b8f3c8ca6c8e482310">TL7816</a>;                                  </div>
<div class="line"><a name="l18046"></a><span class="lineno">18046</span>&#160;  uint8_t RESERVED_2[1];</div>
<div class="line"><a name="l18047"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ac23c9991a1c144df8b3029e46e1a0c99">18047</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ac23c9991a1c144df8b3029e46e1a0c99">C6</a>;                                      </div>
<div class="line"><a name="l18048"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a0904d07dd04480437976c762855eea35">18048</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a0904d07dd04480437976c762855eea35">PCTH</a>;                                    </div>
<div class="line"><a name="l18049"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ab238ef6c9d2d68fb2d905ee901e63717">18049</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ab238ef6c9d2d68fb2d905ee901e63717">PCTL</a>;                                    </div>
<div class="line"><a name="l18050"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#aea11cf4a0a5b167335d2ce4a23d488c7">18050</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#aea11cf4a0a5b167335d2ce4a23d488c7">B1T</a>;                                     </div>
<div class="line"><a name="l18051"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ace3766dcf2abe24be7b96e83348bb07f">18051</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ace3766dcf2abe24be7b96e83348bb07f">SDTH</a>;                                    </div>
<div class="line"><a name="l18052"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a3b5758c5c5e69ce53c96f4f22c68eeb4">18052</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a3b5758c5c5e69ce53c96f4f22c68eeb4">SDTL</a>;                                    </div>
<div class="line"><a name="l18053"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ae81ff2b0a74594984022da3767a66b20">18053</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ae81ff2b0a74594984022da3767a66b20">PRE</a>;                                     </div>
<div class="line"><a name="l18054"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#aaef0682db07857a89bbc31b6436126cd">18054</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#aaef0682db07857a89bbc31b6436126cd">TPL</a>;                                     </div>
<div class="line"><a name="l18055"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a2afbf716d5118bddf32eb285fbb15460">18055</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a2afbf716d5118bddf32eb285fbb15460">IE</a>;                                      </div>
<div class="line"><a name="l18056"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a43388b5bf30b9bf24297057d30ac0596">18056</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a43388b5bf30b9bf24297057d30ac0596">WB</a>;                                      </div>
<div class="line"><a name="l18057"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a3aa12aba05d8d4c73c27c316a0f422cc">18057</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a3aa12aba05d8d4c73c27c316a0f422cc">S3</a>;                                      </div>
<div class="line"><a name="l18058"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a94722c3f3c663800fc6178ac9f24049b">18058</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a94722c3f3c663800fc6178ac9f24049b">S4</a>;                                      </div>
<div class="line"><a name="l18059"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#ad9124bf6041c389a9e13aee5953aa6f6">18059</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#ad9124bf6041c389a9e13aee5953aa6f6">RPL</a>;                                     </div>
<div class="line"><a name="l18060"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a30a3dfe8a84c49980087e5b1e5442001">18060</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a30a3dfe8a84c49980087e5b1e5442001">RPREL</a>;                                   </div>
<div class="line"><a name="l18061"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#aadd1a3fac140047bd8625a4d8fe5a512">18061</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#aadd1a3fac140047bd8625a4d8fe5a512">CPW</a>;                                     </div>
<div class="line"><a name="l18062"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a741dca013188d8a9bd49fed8277b4cbd">18062</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a741dca013188d8a9bd49fed8277b4cbd">RIDT</a>;                                    </div>
<div class="line"><a name="l18063"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___mem_map.html#a26263655b9382b2ecd3d86954b36aaed">18063</a></span>&#160;  uint8_t <a class="code" href="struct_u_a_r_t___mem_map.html#a26263655b9382b2ecd3d86954b36aaed">TIDT</a>;                                    </div>
<div class="line"><a name="l18064"></a><span class="lineno">18064</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_a_r_t___peripheral.html#ga306cf44b593fadbb29a065f42e3f68f0">UART_MemMapPtr</a>;</div>
<div class="line"><a name="l18065"></a><span class="lineno">18065</span>&#160;</div>
<div class="line"><a name="l18066"></a><span class="lineno">18066</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l18067"></a><span class="lineno">18067</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div>
<div class="line"><a name="l18068"></a><span class="lineno">18068</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l18069"></a><span class="lineno">18069</span>&#160;</div>
<div class="line"><a name="l18076"></a><span class="lineno">18076</span>&#160;<span class="comment">/* UART - Register accessors */</span></div>
<div class="line"><a name="l18077"></a><span class="lineno">18077</span>&#160;<span class="preprocessor">#define UART_BDH_REG(base)                       ((base)-&gt;BDH)</span></div>
<div class="line"><a name="l18078"></a><span class="lineno">18078</span>&#160;<span class="preprocessor">#define UART_BDL_REG(base)                       ((base)-&gt;BDL)</span></div>
<div class="line"><a name="l18079"></a><span class="lineno">18079</span>&#160;<span class="preprocessor">#define UART_C1_REG(base)                        ((base)-&gt;C1)</span></div>
<div class="line"><a name="l18080"></a><span class="lineno">18080</span>&#160;<span class="preprocessor">#define UART_C2_REG(base)                        ((base)-&gt;C2)</span></div>
<div class="line"><a name="l18081"></a><span class="lineno">18081</span>&#160;<span class="preprocessor">#define UART_S1_REG(base)                        ((base)-&gt;S1)</span></div>
<div class="line"><a name="l18082"></a><span class="lineno">18082</span>&#160;<span class="preprocessor">#define UART_S2_REG(base)                        ((base)-&gt;S2)</span></div>
<div class="line"><a name="l18083"></a><span class="lineno">18083</span>&#160;<span class="preprocessor">#define UART_C3_REG(base)                        ((base)-&gt;C3)</span></div>
<div class="line"><a name="l18084"></a><span class="lineno">18084</span>&#160;<span class="preprocessor">#define UART_D_REG(base)                         ((base)-&gt;D)</span></div>
<div class="line"><a name="l18085"></a><span class="lineno">18085</span>&#160;<span class="preprocessor">#define UART_MA1_REG(base)                       ((base)-&gt;MA1)</span></div>
<div class="line"><a name="l18086"></a><span class="lineno">18086</span>&#160;<span class="preprocessor">#define UART_MA2_REG(base)                       ((base)-&gt;MA2)</span></div>
<div class="line"><a name="l18087"></a><span class="lineno">18087</span>&#160;<span class="preprocessor">#define UART_C4_REG(base)                        ((base)-&gt;C4)</span></div>
<div class="line"><a name="l18088"></a><span class="lineno">18088</span>&#160;<span class="preprocessor">#define UART_C5_REG(base)                        ((base)-&gt;C5)</span></div>
<div class="line"><a name="l18089"></a><span class="lineno">18089</span>&#160;<span class="preprocessor">#define UART_ED_REG(base)                        ((base)-&gt;ED)</span></div>
<div class="line"><a name="l18090"></a><span class="lineno">18090</span>&#160;<span class="preprocessor">#define UART_MODEM_REG(base)                     ((base)-&gt;MODEM)</span></div>
<div class="line"><a name="l18091"></a><span class="lineno">18091</span>&#160;<span class="preprocessor">#define UART_IR_REG(base)                        ((base)-&gt;IR)</span></div>
<div class="line"><a name="l18092"></a><span class="lineno">18092</span>&#160;<span class="preprocessor">#define UART_PFIFO_REG(base)                     ((base)-&gt;PFIFO)</span></div>
<div class="line"><a name="l18093"></a><span class="lineno">18093</span>&#160;<span class="preprocessor">#define UART_CFIFO_REG(base)                     ((base)-&gt;CFIFO)</span></div>
<div class="line"><a name="l18094"></a><span class="lineno">18094</span>&#160;<span class="preprocessor">#define UART_SFIFO_REG(base)                     ((base)-&gt;SFIFO)</span></div>
<div class="line"><a name="l18095"></a><span class="lineno">18095</span>&#160;<span class="preprocessor">#define UART_TWFIFO_REG(base)                    ((base)-&gt;TWFIFO)</span></div>
<div class="line"><a name="l18096"></a><span class="lineno">18096</span>&#160;<span class="preprocessor">#define UART_TCFIFO_REG(base)                    ((base)-&gt;TCFIFO)</span></div>
<div class="line"><a name="l18097"></a><span class="lineno">18097</span>&#160;<span class="preprocessor">#define UART_RWFIFO_REG(base)                    ((base)-&gt;RWFIFO)</span></div>
<div class="line"><a name="l18098"></a><span class="lineno">18098</span>&#160;<span class="preprocessor">#define UART_RCFIFO_REG(base)                    ((base)-&gt;RCFIFO)</span></div>
<div class="line"><a name="l18099"></a><span class="lineno">18099</span>&#160;<span class="preprocessor">#define UART_C7816_REG(base)                     ((base)-&gt;C7816)</span></div>
<div class="line"><a name="l18100"></a><span class="lineno">18100</span>&#160;<span class="preprocessor">#define UART_IE7816_REG(base)                    ((base)-&gt;IE7816)</span></div>
<div class="line"><a name="l18101"></a><span class="lineno">18101</span>&#160;<span class="preprocessor">#define UART_IS7816_REG(base)                    ((base)-&gt;IS7816)</span></div>
<div class="line"><a name="l18102"></a><span class="lineno">18102</span>&#160;<span class="preprocessor">#define UART_WP7816T0_REG(base)                  ((base)-&gt;WP7816T0)</span></div>
<div class="line"><a name="l18103"></a><span class="lineno">18103</span>&#160;<span class="preprocessor">#define UART_WP7816T1_REG(base)                  ((base)-&gt;WP7816T1)</span></div>
<div class="line"><a name="l18104"></a><span class="lineno">18104</span>&#160;<span class="preprocessor">#define UART_WN7816_REG(base)                    ((base)-&gt;WN7816)</span></div>
<div class="line"><a name="l18105"></a><span class="lineno">18105</span>&#160;<span class="preprocessor">#define UART_WF7816_REG(base)                    ((base)-&gt;WF7816)</span></div>
<div class="line"><a name="l18106"></a><span class="lineno">18106</span>&#160;<span class="preprocessor">#define UART_ET7816_REG(base)                    ((base)-&gt;ET7816)</span></div>
<div class="line"><a name="l18107"></a><span class="lineno">18107</span>&#160;<span class="preprocessor">#define UART_TL7816_REG(base)                    ((base)-&gt;TL7816)</span></div>
<div class="line"><a name="l18108"></a><span class="lineno">18108</span>&#160;<span class="preprocessor">#define UART_C6_REG(base)                        ((base)-&gt;C6)</span></div>
<div class="line"><a name="l18109"></a><span class="lineno">18109</span>&#160;<span class="preprocessor">#define UART_PCTH_REG(base)                      ((base)-&gt;PCTH)</span></div>
<div class="line"><a name="l18110"></a><span class="lineno">18110</span>&#160;<span class="preprocessor">#define UART_PCTL_REG(base)                      ((base)-&gt;PCTL)</span></div>
<div class="line"><a name="l18111"></a><span class="lineno">18111</span>&#160;<span class="preprocessor">#define UART_B1T_REG(base)                       ((base)-&gt;B1T)</span></div>
<div class="line"><a name="l18112"></a><span class="lineno">18112</span>&#160;<span class="preprocessor">#define UART_SDTH_REG(base)                      ((base)-&gt;SDTH)</span></div>
<div class="line"><a name="l18113"></a><span class="lineno">18113</span>&#160;<span class="preprocessor">#define UART_SDTL_REG(base)                      ((base)-&gt;SDTL)</span></div>
<div class="line"><a name="l18114"></a><span class="lineno">18114</span>&#160;<span class="preprocessor">#define UART_PRE_REG(base)                       ((base)-&gt;PRE)</span></div>
<div class="line"><a name="l18115"></a><span class="lineno">18115</span>&#160;<span class="preprocessor">#define UART_TPL_REG(base)                       ((base)-&gt;TPL)</span></div>
<div class="line"><a name="l18116"></a><span class="lineno">18116</span>&#160;<span class="preprocessor">#define UART_IE_REG(base)                        ((base)-&gt;IE)</span></div>
<div class="line"><a name="l18117"></a><span class="lineno">18117</span>&#160;<span class="preprocessor">#define UART_WB_REG(base)                        ((base)-&gt;WB)</span></div>
<div class="line"><a name="l18118"></a><span class="lineno">18118</span>&#160;<span class="preprocessor">#define UART_S3_REG(base)                        ((base)-&gt;S3)</span></div>
<div class="line"><a name="l18119"></a><span class="lineno">18119</span>&#160;<span class="preprocessor">#define UART_S4_REG(base)                        ((base)-&gt;S4)</span></div>
<div class="line"><a name="l18120"></a><span class="lineno">18120</span>&#160;<span class="preprocessor">#define UART_RPL_REG(base)                       ((base)-&gt;RPL)</span></div>
<div class="line"><a name="l18121"></a><span class="lineno">18121</span>&#160;<span class="preprocessor">#define UART_RPREL_REG(base)                     ((base)-&gt;RPREL)</span></div>
<div class="line"><a name="l18122"></a><span class="lineno">18122</span>&#160;<span class="preprocessor">#define UART_CPW_REG(base)                       ((base)-&gt;CPW)</span></div>
<div class="line"><a name="l18123"></a><span class="lineno">18123</span>&#160;<span class="preprocessor">#define UART_RIDT_REG(base)                      ((base)-&gt;RIDT)</span></div>
<div class="line"><a name="l18124"></a><span class="lineno">18124</span>&#160;<span class="preprocessor">#define UART_TIDT_REG(base)                      ((base)-&gt;TIDT)</span></div>
<div class="line"><a name="l18125"></a><span class="lineno">18125</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l18129"></a><span class="lineno">18129</span>&#160;</div>
<div class="line"><a name="l18130"></a><span class="lineno">18130</span>&#160;</div>
<div class="line"><a name="l18131"></a><span class="lineno">18131</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l18132"></a><span class="lineno">18132</span>&#160;<span class="comment">   -- UART Register Masks</span></div>
<div class="line"><a name="l18133"></a><span class="lineno">18133</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l18134"></a><span class="lineno">18134</span>&#160;</div>
<div class="line"><a name="l18140"></a><span class="lineno">18140</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div>
<div class="line"><a name="l18141"></a><span class="lineno">18141</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div>
<div class="line"><a name="l18142"></a><span class="lineno">18142</span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div>
<div class="line"><a name="l18143"></a><span class="lineno">18143</span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div>
<div class="line"><a name="l18144"></a><span class="lineno">18144</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div>
<div class="line"><a name="l18145"></a><span class="lineno">18145</span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div>
<div class="line"><a name="l18146"></a><span class="lineno">18146</span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div>
<div class="line"><a name="l18147"></a><span class="lineno">18147</span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div>
<div class="line"><a name="l18148"></a><span class="lineno">18148</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div>
<div class="line"><a name="l18149"></a><span class="lineno">18149</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div>
<div class="line"><a name="l18150"></a><span class="lineno">18150</span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div>
<div class="line"><a name="l18151"></a><span class="lineno">18151</span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div>
<div class="line"><a name="l18152"></a><span class="lineno">18152</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div>
<div class="line"><a name="l18153"></a><span class="lineno">18153</span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div>
<div class="line"><a name="l18154"></a><span class="lineno">18154</span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div>
<div class="line"><a name="l18155"></a><span class="lineno">18155</span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div>
<div class="line"><a name="l18156"></a><span class="lineno">18156</span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div>
<div class="line"><a name="l18157"></a><span class="lineno">18157</span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div>
<div class="line"><a name="l18158"></a><span class="lineno">18158</span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div>
<div class="line"><a name="l18159"></a><span class="lineno">18159</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div>
<div class="line"><a name="l18160"></a><span class="lineno">18160</span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div>
<div class="line"><a name="l18161"></a><span class="lineno">18161</span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div>
<div class="line"><a name="l18162"></a><span class="lineno">18162</span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div>
<div class="line"><a name="l18163"></a><span class="lineno">18163</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div>
<div class="line"><a name="l18164"></a><span class="lineno">18164</span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div>
<div class="line"><a name="l18165"></a><span class="lineno">18165</span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div>
<div class="line"><a name="l18166"></a><span class="lineno">18166</span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div>
<div class="line"><a name="l18167"></a><span class="lineno">18167</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div>
<div class="line"><a name="l18168"></a><span class="lineno">18168</span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div>
<div class="line"><a name="l18169"></a><span class="lineno">18169</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div>
<div class="line"><a name="l18170"></a><span class="lineno">18170</span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div>
<div class="line"><a name="l18171"></a><span class="lineno">18171</span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div>
<div class="line"><a name="l18172"></a><span class="lineno">18172</span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div>
<div class="line"><a name="l18173"></a><span class="lineno">18173</span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div>
<div class="line"><a name="l18174"></a><span class="lineno">18174</span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div>
<div class="line"><a name="l18175"></a><span class="lineno">18175</span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div>
<div class="line"><a name="l18176"></a><span class="lineno">18176</span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div>
<div class="line"><a name="l18177"></a><span class="lineno">18177</span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div>
<div class="line"><a name="l18178"></a><span class="lineno">18178</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div>
<div class="line"><a name="l18179"></a><span class="lineno">18179</span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div>
<div class="line"><a name="l18180"></a><span class="lineno">18180</span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div>
<div class="line"><a name="l18181"></a><span class="lineno">18181</span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div>
<div class="line"><a name="l18182"></a><span class="lineno">18182</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div>
<div class="line"><a name="l18183"></a><span class="lineno">18183</span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div>
<div class="line"><a name="l18184"></a><span class="lineno">18184</span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div>
<div class="line"><a name="l18185"></a><span class="lineno">18185</span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div>
<div class="line"><a name="l18186"></a><span class="lineno">18186</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div>
<div class="line"><a name="l18187"></a><span class="lineno">18187</span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div>
<div class="line"><a name="l18188"></a><span class="lineno">18188</span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div>
<div class="line"><a name="l18189"></a><span class="lineno">18189</span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div>
<div class="line"><a name="l18190"></a><span class="lineno">18190</span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div>
<div class="line"><a name="l18191"></a><span class="lineno">18191</span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div>
<div class="line"><a name="l18192"></a><span class="lineno">18192</span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div>
<div class="line"><a name="l18193"></a><span class="lineno">18193</span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div>
<div class="line"><a name="l18194"></a><span class="lineno">18194</span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div>
<div class="line"><a name="l18195"></a><span class="lineno">18195</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div>
<div class="line"><a name="l18196"></a><span class="lineno">18196</span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div>
<div class="line"><a name="l18197"></a><span class="lineno">18197</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div>
<div class="line"><a name="l18198"></a><span class="lineno">18198</span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div>
<div class="line"><a name="l18199"></a><span class="lineno">18199</span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div>
<div class="line"><a name="l18200"></a><span class="lineno">18200</span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div>
<div class="line"><a name="l18201"></a><span class="lineno">18201</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div>
<div class="line"><a name="l18202"></a><span class="lineno">18202</span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div>
<div class="line"><a name="l18203"></a><span class="lineno">18203</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div>
<div class="line"><a name="l18204"></a><span class="lineno">18204</span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div>
<div class="line"><a name="l18205"></a><span class="lineno">18205</span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div>
<div class="line"><a name="l18206"></a><span class="lineno">18206</span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div>
<div class="line"><a name="l18207"></a><span class="lineno">18207</span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div>
<div class="line"><a name="l18208"></a><span class="lineno">18208</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div>
<div class="line"><a name="l18209"></a><span class="lineno">18209</span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div>
<div class="line"><a name="l18210"></a><span class="lineno">18210</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div>
<div class="line"><a name="l18211"></a><span class="lineno">18211</span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div>
<div class="line"><a name="l18212"></a><span class="lineno">18212</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div>
<div class="line"><a name="l18213"></a><span class="lineno">18213</span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div>
<div class="line"><a name="l18214"></a><span class="lineno">18214</span>&#160;<span class="preprocessor">#define UART_S2_MSBF_MASK                        0x20u</span></div>
<div class="line"><a name="l18215"></a><span class="lineno">18215</span>&#160;<span class="preprocessor">#define UART_S2_MSBF_SHIFT                       5</span></div>
<div class="line"><a name="l18216"></a><span class="lineno">18216</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div>
<div class="line"><a name="l18217"></a><span class="lineno">18217</span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div>
<div class="line"><a name="l18218"></a><span class="lineno">18218</span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div>
<div class="line"><a name="l18219"></a><span class="lineno">18219</span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div>
<div class="line"><a name="l18220"></a><span class="lineno">18220</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div>
<div class="line"><a name="l18221"></a><span class="lineno">18221</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div>
<div class="line"><a name="l18222"></a><span class="lineno">18222</span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div>
<div class="line"><a name="l18223"></a><span class="lineno">18223</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div>
<div class="line"><a name="l18224"></a><span class="lineno">18224</span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div>
<div class="line"><a name="l18225"></a><span class="lineno">18225</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div>
<div class="line"><a name="l18226"></a><span class="lineno">18226</span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div>
<div class="line"><a name="l18227"></a><span class="lineno">18227</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div>
<div class="line"><a name="l18228"></a><span class="lineno">18228</span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div>
<div class="line"><a name="l18229"></a><span class="lineno">18229</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div>
<div class="line"><a name="l18230"></a><span class="lineno">18230</span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div>
<div class="line"><a name="l18231"></a><span class="lineno">18231</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div>
<div class="line"><a name="l18232"></a><span class="lineno">18232</span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div>
<div class="line"><a name="l18233"></a><span class="lineno">18233</span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div>
<div class="line"><a name="l18234"></a><span class="lineno">18234</span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div>
<div class="line"><a name="l18235"></a><span class="lineno">18235</span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div>
<div class="line"><a name="l18236"></a><span class="lineno">18236</span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div>
<div class="line"><a name="l18237"></a><span class="lineno">18237</span>&#160;<span class="comment">/* D Bit Fields */</span></div>
<div class="line"><a name="l18238"></a><span class="lineno">18238</span>&#160;<span class="preprocessor">#define UART_D_RT_MASK                           0xFFu</span></div>
<div class="line"><a name="l18239"></a><span class="lineno">18239</span>&#160;<span class="preprocessor">#define UART_D_RT_SHIFT                          0</span></div>
<div class="line"><a name="l18240"></a><span class="lineno">18240</span>&#160;<span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_RT_SHIFT))&amp;UART_D_RT_MASK)</span></div>
<div class="line"><a name="l18241"></a><span class="lineno">18241</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div>
<div class="line"><a name="l18242"></a><span class="lineno">18242</span>&#160;<span class="preprocessor">#define UART_MA1_MA_MASK                         0xFFu</span></div>
<div class="line"><a name="l18243"></a><span class="lineno">18243</span>&#160;<span class="preprocessor">#define UART_MA1_MA_SHIFT                        0</span></div>
<div class="line"><a name="l18244"></a><span class="lineno">18244</span>&#160;<span class="preprocessor">#define UART_MA1_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA1_MA_SHIFT))&amp;UART_MA1_MA_MASK)</span></div>
<div class="line"><a name="l18245"></a><span class="lineno">18245</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div>
<div class="line"><a name="l18246"></a><span class="lineno">18246</span>&#160;<span class="preprocessor">#define UART_MA2_MA_MASK                         0xFFu</span></div>
<div class="line"><a name="l18247"></a><span class="lineno">18247</span>&#160;<span class="preprocessor">#define UART_MA2_MA_SHIFT                        0</span></div>
<div class="line"><a name="l18248"></a><span class="lineno">18248</span>&#160;<span class="preprocessor">#define UART_MA2_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA2_MA_SHIFT))&amp;UART_MA2_MA_MASK)</span></div>
<div class="line"><a name="l18249"></a><span class="lineno">18249</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div>
<div class="line"><a name="l18250"></a><span class="lineno">18250</span>&#160;<span class="preprocessor">#define UART_C4_BRFA_MASK                        0x1Fu</span></div>
<div class="line"><a name="l18251"></a><span class="lineno">18251</span>&#160;<span class="preprocessor">#define UART_C4_BRFA_SHIFT                       0</span></div>
<div class="line"><a name="l18252"></a><span class="lineno">18252</span>&#160;<span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_BRFA_SHIFT))&amp;UART_C4_BRFA_MASK)</span></div>
<div class="line"><a name="l18253"></a><span class="lineno">18253</span>&#160;<span class="preprocessor">#define UART_C4_M10_MASK                         0x20u</span></div>
<div class="line"><a name="l18254"></a><span class="lineno">18254</span>&#160;<span class="preprocessor">#define UART_C4_M10_SHIFT                        5</span></div>
<div class="line"><a name="l18255"></a><span class="lineno">18255</span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_MASK                       0x40u</span></div>
<div class="line"><a name="l18256"></a><span class="lineno">18256</span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      6</span></div>
<div class="line"><a name="l18257"></a><span class="lineno">18257</span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_MASK                       0x80u</span></div>
<div class="line"><a name="l18258"></a><span class="lineno">18258</span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      7</span></div>
<div class="line"><a name="l18259"></a><span class="lineno">18259</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div>
<div class="line"><a name="l18260"></a><span class="lineno">18260</span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_MASK                       0x20u</span></div>
<div class="line"><a name="l18261"></a><span class="lineno">18261</span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      5</span></div>
<div class="line"><a name="l18262"></a><span class="lineno">18262</span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_MASK                       0x80u</span></div>
<div class="line"><a name="l18263"></a><span class="lineno">18263</span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      7</span></div>
<div class="line"><a name="l18264"></a><span class="lineno">18264</span>&#160;<span class="comment">/* ED Bit Fields */</span></div>
<div class="line"><a name="l18265"></a><span class="lineno">18265</span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_MASK                     0x40u</span></div>
<div class="line"><a name="l18266"></a><span class="lineno">18266</span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_SHIFT                    6</span></div>
<div class="line"><a name="l18267"></a><span class="lineno">18267</span>&#160;<span class="preprocessor">#define UART_ED_NOISY_MASK                       0x80u</span></div>
<div class="line"><a name="l18268"></a><span class="lineno">18268</span>&#160;<span class="preprocessor">#define UART_ED_NOISY_SHIFT                      7</span></div>
<div class="line"><a name="l18269"></a><span class="lineno">18269</span>&#160;<span class="comment">/* MODEM Bit Fields */</span></div>
<div class="line"><a name="l18270"></a><span class="lineno">18270</span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_MASK                   0x1u</span></div>
<div class="line"><a name="l18271"></a><span class="lineno">18271</span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_SHIFT                  0</span></div>
<div class="line"><a name="l18272"></a><span class="lineno">18272</span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_MASK                   0x2u</span></div>
<div class="line"><a name="l18273"></a><span class="lineno">18273</span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_SHIFT                  1</span></div>
<div class="line"><a name="l18274"></a><span class="lineno">18274</span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_MASK                 0x4u</span></div>
<div class="line"><a name="l18275"></a><span class="lineno">18275</span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_SHIFT                2</span></div>
<div class="line"><a name="l18276"></a><span class="lineno">18276</span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_MASK                   0x8u</span></div>
<div class="line"><a name="l18277"></a><span class="lineno">18277</span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_SHIFT                  3</span></div>
<div class="line"><a name="l18278"></a><span class="lineno">18278</span>&#160;<span class="comment">/* IR Bit Fields */</span></div>
<div class="line"><a name="l18279"></a><span class="lineno">18279</span>&#160;<span class="preprocessor">#define UART_IR_TNP_MASK                         0x3u</span></div>
<div class="line"><a name="l18280"></a><span class="lineno">18280</span>&#160;<span class="preprocessor">#define UART_IR_TNP_SHIFT                        0</span></div>
<div class="line"><a name="l18281"></a><span class="lineno">18281</span>&#160;<span class="preprocessor">#define UART_IR_TNP(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IR_TNP_SHIFT))&amp;UART_IR_TNP_MASK)</span></div>
<div class="line"><a name="l18282"></a><span class="lineno">18282</span>&#160;<span class="preprocessor">#define UART_IR_IREN_MASK                        0x4u</span></div>
<div class="line"><a name="l18283"></a><span class="lineno">18283</span>&#160;<span class="preprocessor">#define UART_IR_IREN_SHIFT                       2</span></div>
<div class="line"><a name="l18284"></a><span class="lineno">18284</span>&#160;<span class="comment">/* PFIFO Bit Fields */</span></div>
<div class="line"><a name="l18285"></a><span class="lineno">18285</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_MASK               0x7u</span></div>
<div class="line"><a name="l18286"></a><span class="lineno">18286</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_SHIFT              0</span></div>
<div class="line"><a name="l18287"></a><span class="lineno">18287</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_RXFIFOSIZE_SHIFT))&amp;UART_PFIFO_RXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l18288"></a><span class="lineno">18288</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_MASK                     0x8u</span></div>
<div class="line"><a name="l18289"></a><span class="lineno">18289</span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_SHIFT                    3</span></div>
<div class="line"><a name="l18290"></a><span class="lineno">18290</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_MASK               0x70u</span></div>
<div class="line"><a name="l18291"></a><span class="lineno">18291</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_SHIFT              4</span></div>
<div class="line"><a name="l18292"></a><span class="lineno">18292</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_TXFIFOSIZE_SHIFT))&amp;UART_PFIFO_TXFIFOSIZE_MASK)</span></div>
<div class="line"><a name="l18293"></a><span class="lineno">18293</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_MASK                     0x80u</span></div>
<div class="line"><a name="l18294"></a><span class="lineno">18294</span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_SHIFT                    7</span></div>
<div class="line"><a name="l18295"></a><span class="lineno">18295</span>&#160;<span class="comment">/* CFIFO Bit Fields */</span></div>
<div class="line"><a name="l18296"></a><span class="lineno">18296</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_MASK                    0x1u</span></div>
<div class="line"><a name="l18297"></a><span class="lineno">18297</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_SHIFT                   0</span></div>
<div class="line"><a name="l18298"></a><span class="lineno">18298</span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_MASK                    0x2u</span></div>
<div class="line"><a name="l18299"></a><span class="lineno">18299</span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_SHIFT                   1</span></div>
<div class="line"><a name="l18300"></a><span class="lineno">18300</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_MASK                    0x4u</span></div>
<div class="line"><a name="l18301"></a><span class="lineno">18301</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXOFE_SHIFT                   2</span></div>
<div class="line"><a name="l18302"></a><span class="lineno">18302</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_MASK                  0x40u</span></div>
<div class="line"><a name="l18303"></a><span class="lineno">18303</span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_SHIFT                 6</span></div>
<div class="line"><a name="l18304"></a><span class="lineno">18304</span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_MASK                  0x80u</span></div>
<div class="line"><a name="l18305"></a><span class="lineno">18305</span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_SHIFT                 7</span></div>
<div class="line"><a name="l18306"></a><span class="lineno">18306</span>&#160;<span class="comment">/* SFIFO Bit Fields */</span></div>
<div class="line"><a name="l18307"></a><span class="lineno">18307</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_MASK                     0x1u</span></div>
<div class="line"><a name="l18308"></a><span class="lineno">18308</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_SHIFT                    0</span></div>
<div class="line"><a name="l18309"></a><span class="lineno">18309</span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_MASK                     0x2u</span></div>
<div class="line"><a name="l18310"></a><span class="lineno">18310</span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_SHIFT                    1</span></div>
<div class="line"><a name="l18311"></a><span class="lineno">18311</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_MASK                     0x4u</span></div>
<div class="line"><a name="l18312"></a><span class="lineno">18312</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXOF_SHIFT                    2</span></div>
<div class="line"><a name="l18313"></a><span class="lineno">18313</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_MASK                   0x40u</span></div>
<div class="line"><a name="l18314"></a><span class="lineno">18314</span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_SHIFT                  6</span></div>
<div class="line"><a name="l18315"></a><span class="lineno">18315</span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_MASK                   0x80u</span></div>
<div class="line"><a name="l18316"></a><span class="lineno">18316</span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_SHIFT                  7</span></div>
<div class="line"><a name="l18317"></a><span class="lineno">18317</span>&#160;<span class="comment">/* TWFIFO Bit Fields */</span></div>
<div class="line"><a name="l18318"></a><span class="lineno">18318</span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_MASK                 0xFFu</span></div>
<div class="line"><a name="l18319"></a><span class="lineno">18319</span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_SHIFT                0</span></div>
<div class="line"><a name="l18320"></a><span class="lineno">18320</span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TWFIFO_TXWATER_SHIFT))&amp;UART_TWFIFO_TXWATER_MASK)</span></div>
<div class="line"><a name="l18321"></a><span class="lineno">18321</span>&#160;<span class="comment">/* TCFIFO Bit Fields */</span></div>
<div class="line"><a name="l18322"></a><span class="lineno">18322</span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_MASK                 0xFFu</span></div>
<div class="line"><a name="l18323"></a><span class="lineno">18323</span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_SHIFT                0</span></div>
<div class="line"><a name="l18324"></a><span class="lineno">18324</span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TCFIFO_TXCOUNT_SHIFT))&amp;UART_TCFIFO_TXCOUNT_MASK)</span></div>
<div class="line"><a name="l18325"></a><span class="lineno">18325</span>&#160;<span class="comment">/* RWFIFO Bit Fields */</span></div>
<div class="line"><a name="l18326"></a><span class="lineno">18326</span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_MASK                 0xFFu</span></div>
<div class="line"><a name="l18327"></a><span class="lineno">18327</span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_SHIFT                0</span></div>
<div class="line"><a name="l18328"></a><span class="lineno">18328</span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RWFIFO_RXWATER_SHIFT))&amp;UART_RWFIFO_RXWATER_MASK)</span></div>
<div class="line"><a name="l18329"></a><span class="lineno">18329</span>&#160;<span class="comment">/* RCFIFO Bit Fields */</span></div>
<div class="line"><a name="l18330"></a><span class="lineno">18330</span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_MASK                 0xFFu</span></div>
<div class="line"><a name="l18331"></a><span class="lineno">18331</span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_SHIFT                0</span></div>
<div class="line"><a name="l18332"></a><span class="lineno">18332</span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RCFIFO_RXCOUNT_SHIFT))&amp;UART_RCFIFO_RXCOUNT_MASK)</span></div>
<div class="line"><a name="l18333"></a><span class="lineno">18333</span>&#160;<span class="comment">/* C7816 Bit Fields */</span></div>
<div class="line"><a name="l18334"></a><span class="lineno">18334</span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                0x1u</span></div>
<div class="line"><a name="l18335"></a><span class="lineno">18335</span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               0</span></div>
<div class="line"><a name="l18336"></a><span class="lineno">18336</span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_MASK                    0x2u</span></div>
<div class="line"><a name="l18337"></a><span class="lineno">18337</span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   1</span></div>
<div class="line"><a name="l18338"></a><span class="lineno">18338</span>&#160;<span class="preprocessor">#define UART_C7816_INIT_MASK                     0x4u</span></div>
<div class="line"><a name="l18339"></a><span class="lineno">18339</span>&#160;<span class="preprocessor">#define UART_C7816_INIT_SHIFT                    2</span></div>
<div class="line"><a name="l18340"></a><span class="lineno">18340</span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_MASK                    0x8u</span></div>
<div class="line"><a name="l18341"></a><span class="lineno">18341</span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   3</span></div>
<div class="line"><a name="l18342"></a><span class="lineno">18342</span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_MASK                    0x10u</span></div>
<div class="line"><a name="l18343"></a><span class="lineno">18343</span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   4</span></div>
<div class="line"><a name="l18344"></a><span class="lineno">18344</span>&#160;<span class="comment">/* IE7816 Bit Fields */</span></div>
<div class="line"><a name="l18345"></a><span class="lineno">18345</span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_MASK                    0x1u</span></div>
<div class="line"><a name="l18346"></a><span class="lineno">18346</span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   0</span></div>
<div class="line"><a name="l18347"></a><span class="lineno">18347</span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_MASK                    0x2u</span></div>
<div class="line"><a name="l18348"></a><span class="lineno">18348</span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   1</span></div>
<div class="line"><a name="l18349"></a><span class="lineno">18349</span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_MASK                    0x4u</span></div>
<div class="line"><a name="l18350"></a><span class="lineno">18350</span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   2</span></div>
<div class="line"><a name="l18351"></a><span class="lineno">18351</span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_MASK                  0x10u</span></div>
<div class="line"><a name="l18352"></a><span class="lineno">18352</span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 4</span></div>
<div class="line"><a name="l18353"></a><span class="lineno">18353</span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_MASK                    0x20u</span></div>
<div class="line"><a name="l18354"></a><span class="lineno">18354</span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   5</span></div>
<div class="line"><a name="l18355"></a><span class="lineno">18355</span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_MASK                    0x40u</span></div>
<div class="line"><a name="l18356"></a><span class="lineno">18356</span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   6</span></div>
<div class="line"><a name="l18357"></a><span class="lineno">18357</span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_MASK                     0x80u</span></div>
<div class="line"><a name="l18358"></a><span class="lineno">18358</span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    7</span></div>
<div class="line"><a name="l18359"></a><span class="lineno">18359</span>&#160;<span class="comment">/* IS7816 Bit Fields */</span></div>
<div class="line"><a name="l18360"></a><span class="lineno">18360</span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_MASK                     0x1u</span></div>
<div class="line"><a name="l18361"></a><span class="lineno">18361</span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    0</span></div>
<div class="line"><a name="l18362"></a><span class="lineno">18362</span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_MASK                     0x2u</span></div>
<div class="line"><a name="l18363"></a><span class="lineno">18363</span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    1</span></div>
<div class="line"><a name="l18364"></a><span class="lineno">18364</span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_MASK                     0x4u</span></div>
<div class="line"><a name="l18365"></a><span class="lineno">18365</span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    2</span></div>
<div class="line"><a name="l18366"></a><span class="lineno">18366</span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_MASK                   0x10u</span></div>
<div class="line"><a name="l18367"></a><span class="lineno">18367</span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  4</span></div>
<div class="line"><a name="l18368"></a><span class="lineno">18368</span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_MASK                     0x20u</span></div>
<div class="line"><a name="l18369"></a><span class="lineno">18369</span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    5</span></div>
<div class="line"><a name="l18370"></a><span class="lineno">18370</span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_MASK                     0x40u</span></div>
<div class="line"><a name="l18371"></a><span class="lineno">18371</span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    6</span></div>
<div class="line"><a name="l18372"></a><span class="lineno">18372</span>&#160;<span class="preprocessor">#define UART_IS7816_WT_MASK                      0x80u</span></div>
<div class="line"><a name="l18373"></a><span class="lineno">18373</span>&#160;<span class="preprocessor">#define UART_IS7816_WT_SHIFT                     7</span></div>
<div class="line"><a name="l18374"></a><span class="lineno">18374</span>&#160;<span class="comment">/* WP7816T0 Bit Fields */</span></div>
<div class="line"><a name="l18375"></a><span class="lineno">18375</span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_MASK                    0xFFu</span></div>
<div class="line"><a name="l18376"></a><span class="lineno">18376</span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI_SHIFT                   0</span></div>
<div class="line"><a name="l18377"></a><span class="lineno">18377</span>&#160;<span class="preprocessor">#define UART_WP7816T0_WI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T0_WI_SHIFT))&amp;UART_WP7816T0_WI_MASK)</span></div>
<div class="line"><a name="l18378"></a><span class="lineno">18378</span>&#160;<span class="comment">/* WP7816T1 Bit Fields */</span></div>
<div class="line"><a name="l18379"></a><span class="lineno">18379</span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_MASK                   0xFu</span></div>
<div class="line"><a name="l18380"></a><span class="lineno">18380</span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI_SHIFT                  0</span></div>
<div class="line"><a name="l18381"></a><span class="lineno">18381</span>&#160;<span class="preprocessor">#define UART_WP7816T1_BWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_BWI_SHIFT))&amp;UART_WP7816T1_BWI_MASK)</span></div>
<div class="line"><a name="l18382"></a><span class="lineno">18382</span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_MASK                   0xF0u</span></div>
<div class="line"><a name="l18383"></a><span class="lineno">18383</span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI_SHIFT                  4</span></div>
<div class="line"><a name="l18384"></a><span class="lineno">18384</span>&#160;<span class="preprocessor">#define UART_WP7816T1_CWI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816T1_CWI_SHIFT))&amp;UART_WP7816T1_CWI_MASK)</span></div>
<div class="line"><a name="l18385"></a><span class="lineno">18385</span>&#160;<span class="comment">/* WN7816 Bit Fields */</span></div>
<div class="line"><a name="l18386"></a><span class="lineno">18386</span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_MASK                     0xFFu</span></div>
<div class="line"><a name="l18387"></a><span class="lineno">18387</span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    0</span></div>
<div class="line"><a name="l18388"></a><span class="lineno">18388</span>&#160;<span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WN7816_GTN_SHIFT))&amp;UART_WN7816_GTN_MASK)</span></div>
<div class="line"><a name="l18389"></a><span class="lineno">18389</span>&#160;<span class="comment">/* WF7816 Bit Fields */</span></div>
<div class="line"><a name="l18390"></a><span class="lineno">18390</span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_MASK                    0xFFu</span></div>
<div class="line"><a name="l18391"></a><span class="lineno">18391</span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   0</span></div>
<div class="line"><a name="l18392"></a><span class="lineno">18392</span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WF7816_GTFD_SHIFT))&amp;UART_WF7816_GTFD_MASK)</span></div>
<div class="line"><a name="l18393"></a><span class="lineno">18393</span>&#160;<span class="comment">/* ET7816 Bit Fields */</span></div>
<div class="line"><a name="l18394"></a><span class="lineno">18394</span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             0xFu</span></div>
<div class="line"><a name="l18395"></a><span class="lineno">18395</span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            0</span></div>
<div class="line"><a name="l18396"></a><span class="lineno">18396</span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_RXTHRESHOLD_SHIFT))&amp;UART_ET7816_RXTHRESHOLD_MASK)</span></div>
<div class="line"><a name="l18397"></a><span class="lineno">18397</span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             0xF0u</span></div>
<div class="line"><a name="l18398"></a><span class="lineno">18398</span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            4</span></div>
<div class="line"><a name="l18399"></a><span class="lineno">18399</span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_TXTHRESHOLD_SHIFT))&amp;UART_ET7816_TXTHRESHOLD_MASK)</span></div>
<div class="line"><a name="l18400"></a><span class="lineno">18400</span>&#160;<span class="comment">/* TL7816 Bit Fields */</span></div>
<div class="line"><a name="l18401"></a><span class="lineno">18401</span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_MASK                    0xFFu</span></div>
<div class="line"><a name="l18402"></a><span class="lineno">18402</span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   0</span></div>
<div class="line"><a name="l18403"></a><span class="lineno">18403</span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TL7816_TLEN_SHIFT))&amp;UART_TL7816_TLEN_MASK)</span></div>
<div class="line"><a name="l18404"></a><span class="lineno">18404</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div>
<div class="line"><a name="l18405"></a><span class="lineno">18405</span>&#160;<span class="preprocessor">#define UART_C6_CP_MASK                          0x10u</span></div>
<div class="line"><a name="l18406"></a><span class="lineno">18406</span>&#160;<span class="preprocessor">#define UART_C6_CP_SHIFT                         4</span></div>
<div class="line"><a name="l18407"></a><span class="lineno">18407</span>&#160;<span class="preprocessor">#define UART_C6_CE_MASK                          0x20u</span></div>
<div class="line"><a name="l18408"></a><span class="lineno">18408</span>&#160;<span class="preprocessor">#define UART_C6_CE_SHIFT                         5</span></div>
<div class="line"><a name="l18409"></a><span class="lineno">18409</span>&#160;<span class="preprocessor">#define UART_C6_TX709_MASK                       0x40u</span></div>
<div class="line"><a name="l18410"></a><span class="lineno">18410</span>&#160;<span class="preprocessor">#define UART_C6_TX709_SHIFT                      6</span></div>
<div class="line"><a name="l18411"></a><span class="lineno">18411</span>&#160;<span class="preprocessor">#define UART_C6_EN709_MASK                       0x80u</span></div>
<div class="line"><a name="l18412"></a><span class="lineno">18412</span>&#160;<span class="preprocessor">#define UART_C6_EN709_SHIFT                      7</span></div>
<div class="line"><a name="l18413"></a><span class="lineno">18413</span>&#160;<span class="comment">/* PCTH Bit Fields */</span></div>
<div class="line"><a name="l18414"></a><span class="lineno">18414</span>&#160;<span class="preprocessor">#define UART_PCTH_PCTH_MASK                      0xFFu</span></div>
<div class="line"><a name="l18415"></a><span class="lineno">18415</span>&#160;<span class="preprocessor">#define UART_PCTH_PCTH_SHIFT                     0</span></div>
<div class="line"><a name="l18416"></a><span class="lineno">18416</span>&#160;<span class="preprocessor">#define UART_PCTH_PCTH(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PCTH_PCTH_SHIFT))&amp;UART_PCTH_PCTH_MASK)</span></div>
<div class="line"><a name="l18417"></a><span class="lineno">18417</span>&#160;<span class="comment">/* PCTL Bit Fields */</span></div>
<div class="line"><a name="l18418"></a><span class="lineno">18418</span>&#160;<span class="preprocessor">#define UART_PCTL_PCTL_MASK                      0xFFu</span></div>
<div class="line"><a name="l18419"></a><span class="lineno">18419</span>&#160;<span class="preprocessor">#define UART_PCTL_PCTL_SHIFT                     0</span></div>
<div class="line"><a name="l18420"></a><span class="lineno">18420</span>&#160;<span class="preprocessor">#define UART_PCTL_PCTL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PCTL_PCTL_SHIFT))&amp;UART_PCTL_PCTL_MASK)</span></div>
<div class="line"><a name="l18421"></a><span class="lineno">18421</span>&#160;<span class="comment">/* B1T Bit Fields */</span></div>
<div class="line"><a name="l18422"></a><span class="lineno">18422</span>&#160;<span class="preprocessor">#define UART_B1T_B1T_MASK                        0xFFu</span></div>
<div class="line"><a name="l18423"></a><span class="lineno">18423</span>&#160;<span class="preprocessor">#define UART_B1T_B1T_SHIFT                       0</span></div>
<div class="line"><a name="l18424"></a><span class="lineno">18424</span>&#160;<span class="preprocessor">#define UART_B1T_B1T(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_B1T_B1T_SHIFT))&amp;UART_B1T_B1T_MASK)</span></div>
<div class="line"><a name="l18425"></a><span class="lineno">18425</span>&#160;<span class="comment">/* SDTH Bit Fields */</span></div>
<div class="line"><a name="l18426"></a><span class="lineno">18426</span>&#160;<span class="preprocessor">#define UART_SDTH_SDTH_MASK                      0xFFu</span></div>
<div class="line"><a name="l18427"></a><span class="lineno">18427</span>&#160;<span class="preprocessor">#define UART_SDTH_SDTH_SHIFT                     0</span></div>
<div class="line"><a name="l18428"></a><span class="lineno">18428</span>&#160;<span class="preprocessor">#define UART_SDTH_SDTH(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_SDTH_SDTH_SHIFT))&amp;UART_SDTH_SDTH_MASK)</span></div>
<div class="line"><a name="l18429"></a><span class="lineno">18429</span>&#160;<span class="comment">/* SDTL Bit Fields */</span></div>
<div class="line"><a name="l18430"></a><span class="lineno">18430</span>&#160;<span class="preprocessor">#define UART_SDTL_SDTL_MASK                      0xFFu</span></div>
<div class="line"><a name="l18431"></a><span class="lineno">18431</span>&#160;<span class="preprocessor">#define UART_SDTL_SDTL_SHIFT                     0</span></div>
<div class="line"><a name="l18432"></a><span class="lineno">18432</span>&#160;<span class="preprocessor">#define UART_SDTL_SDTL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_SDTL_SDTL_SHIFT))&amp;UART_SDTL_SDTL_MASK)</span></div>
<div class="line"><a name="l18433"></a><span class="lineno">18433</span>&#160;<span class="comment">/* PRE Bit Fields */</span></div>
<div class="line"><a name="l18434"></a><span class="lineno">18434</span>&#160;<span class="preprocessor">#define UART_PRE_PREAMBLE_MASK                   0xFFu</span></div>
<div class="line"><a name="l18435"></a><span class="lineno">18435</span>&#160;<span class="preprocessor">#define UART_PRE_PREAMBLE_SHIFT                  0</span></div>
<div class="line"><a name="l18436"></a><span class="lineno">18436</span>&#160;<span class="preprocessor">#define UART_PRE_PREAMBLE(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PRE_PREAMBLE_SHIFT))&amp;UART_PRE_PREAMBLE_MASK)</span></div>
<div class="line"><a name="l18437"></a><span class="lineno">18437</span>&#160;<span class="comment">/* TPL Bit Fields */</span></div>
<div class="line"><a name="l18438"></a><span class="lineno">18438</span>&#160;<span class="preprocessor">#define UART_TPL_TPL_MASK                        0xFFu</span></div>
<div class="line"><a name="l18439"></a><span class="lineno">18439</span>&#160;<span class="preprocessor">#define UART_TPL_TPL_SHIFT                       0</span></div>
<div class="line"><a name="l18440"></a><span class="lineno">18440</span>&#160;<span class="preprocessor">#define UART_TPL_TPL(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TPL_TPL_SHIFT))&amp;UART_TPL_TPL_MASK)</span></div>
<div class="line"><a name="l18441"></a><span class="lineno">18441</span>&#160;<span class="comment">/* IE Bit Fields */</span></div>
<div class="line"><a name="l18442"></a><span class="lineno">18442</span>&#160;<span class="preprocessor">#define UART_IE_TXFIE_MASK                       0x1u</span></div>
<div class="line"><a name="l18443"></a><span class="lineno">18443</span>&#160;<span class="preprocessor">#define UART_IE_TXFIE_SHIFT                      0</span></div>
<div class="line"><a name="l18444"></a><span class="lineno">18444</span>&#160;<span class="preprocessor">#define UART_IE_PSIE_MASK                        0x2u</span></div>
<div class="line"><a name="l18445"></a><span class="lineno">18445</span>&#160;<span class="preprocessor">#define UART_IE_PSIE_SHIFT                       1</span></div>
<div class="line"><a name="l18446"></a><span class="lineno">18446</span>&#160;<span class="preprocessor">#define UART_IE_PCTEIE_MASK                      0x4u</span></div>
<div class="line"><a name="l18447"></a><span class="lineno">18447</span>&#160;<span class="preprocessor">#define UART_IE_PCTEIE_SHIFT                     2</span></div>
<div class="line"><a name="l18448"></a><span class="lineno">18448</span>&#160;<span class="preprocessor">#define UART_IE_PTXIE_MASK                       0x8u</span></div>
<div class="line"><a name="l18449"></a><span class="lineno">18449</span>&#160;<span class="preprocessor">#define UART_IE_PTXIE_SHIFT                      3</span></div>
<div class="line"><a name="l18450"></a><span class="lineno">18450</span>&#160;<span class="preprocessor">#define UART_IE_PRXIE_MASK                       0x10u</span></div>
<div class="line"><a name="l18451"></a><span class="lineno">18451</span>&#160;<span class="preprocessor">#define UART_IE_PRXIE_SHIFT                      4</span></div>
<div class="line"><a name="l18452"></a><span class="lineno">18452</span>&#160;<span class="preprocessor">#define UART_IE_ISDIE_MASK                       0x20u</span></div>
<div class="line"><a name="l18453"></a><span class="lineno">18453</span>&#160;<span class="preprocessor">#define UART_IE_ISDIE_SHIFT                      5</span></div>
<div class="line"><a name="l18454"></a><span class="lineno">18454</span>&#160;<span class="preprocessor">#define UART_IE_WBEIE_MASK                       0x40u</span></div>
<div class="line"><a name="l18455"></a><span class="lineno">18455</span>&#160;<span class="preprocessor">#define UART_IE_WBEIE_SHIFT                      6</span></div>
<div class="line"><a name="l18456"></a><span class="lineno">18456</span>&#160;<span class="comment">/* WB Bit Fields */</span></div>
<div class="line"><a name="l18457"></a><span class="lineno">18457</span>&#160;<span class="preprocessor">#define UART_WB_WBASE_MASK                       0xFFu</span></div>
<div class="line"><a name="l18458"></a><span class="lineno">18458</span>&#160;<span class="preprocessor">#define UART_WB_WBASE_SHIFT                      0</span></div>
<div class="line"><a name="l18459"></a><span class="lineno">18459</span>&#160;<span class="preprocessor">#define UART_WB_WBASE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WB_WBASE_SHIFT))&amp;UART_WB_WBASE_MASK)</span></div>
<div class="line"><a name="l18460"></a><span class="lineno">18460</span>&#160;<span class="comment">/* S3 Bit Fields */</span></div>
<div class="line"><a name="l18461"></a><span class="lineno">18461</span>&#160;<span class="preprocessor">#define UART_S3_TXFF_MASK                        0x1u</span></div>
<div class="line"><a name="l18462"></a><span class="lineno">18462</span>&#160;<span class="preprocessor">#define UART_S3_TXFF_SHIFT                       0</span></div>
<div class="line"><a name="l18463"></a><span class="lineno">18463</span>&#160;<span class="preprocessor">#define UART_S3_PSF_MASK                         0x2u</span></div>
<div class="line"><a name="l18464"></a><span class="lineno">18464</span>&#160;<span class="preprocessor">#define UART_S3_PSF_SHIFT                        1</span></div>
<div class="line"><a name="l18465"></a><span class="lineno">18465</span>&#160;<span class="preprocessor">#define UART_S3_PCTEF_MASK                       0x4u</span></div>
<div class="line"><a name="l18466"></a><span class="lineno">18466</span>&#160;<span class="preprocessor">#define UART_S3_PCTEF_SHIFT                      2</span></div>
<div class="line"><a name="l18467"></a><span class="lineno">18467</span>&#160;<span class="preprocessor">#define UART_S3_PTXF_MASK                        0x8u</span></div>
<div class="line"><a name="l18468"></a><span class="lineno">18468</span>&#160;<span class="preprocessor">#define UART_S3_PTXF_SHIFT                       3</span></div>
<div class="line"><a name="l18469"></a><span class="lineno">18469</span>&#160;<span class="preprocessor">#define UART_S3_PRXF_MASK                        0x10u</span></div>
<div class="line"><a name="l18470"></a><span class="lineno">18470</span>&#160;<span class="preprocessor">#define UART_S3_PRXF_SHIFT                       4</span></div>
<div class="line"><a name="l18471"></a><span class="lineno">18471</span>&#160;<span class="preprocessor">#define UART_S3_ISD_MASK                         0x20u</span></div>
<div class="line"><a name="l18472"></a><span class="lineno">18472</span>&#160;<span class="preprocessor">#define UART_S3_ISD_SHIFT                        5</span></div>
<div class="line"><a name="l18473"></a><span class="lineno">18473</span>&#160;<span class="preprocessor">#define UART_S3_WBEF_MASK                        0x40u</span></div>
<div class="line"><a name="l18474"></a><span class="lineno">18474</span>&#160;<span class="preprocessor">#define UART_S3_WBEF_SHIFT                       6</span></div>
<div class="line"><a name="l18475"></a><span class="lineno">18475</span>&#160;<span class="preprocessor">#define UART_S3_PEF_MASK                         0x80u</span></div>
<div class="line"><a name="l18476"></a><span class="lineno">18476</span>&#160;<span class="preprocessor">#define UART_S3_PEF_SHIFT                        7</span></div>
<div class="line"><a name="l18477"></a><span class="lineno">18477</span>&#160;<span class="comment">/* S4 Bit Fields */</span></div>
<div class="line"><a name="l18478"></a><span class="lineno">18478</span>&#160;<span class="preprocessor">#define UART_S4_FE_MASK                          0x1u</span></div>
<div class="line"><a name="l18479"></a><span class="lineno">18479</span>&#160;<span class="preprocessor">#define UART_S4_FE_SHIFT                         0</span></div>
<div class="line"><a name="l18480"></a><span class="lineno">18480</span>&#160;<span class="preprocessor">#define UART_S4_ILCV_MASK                        0x2u</span></div>
<div class="line"><a name="l18481"></a><span class="lineno">18481</span>&#160;<span class="preprocessor">#define UART_S4_ILCV_SHIFT                       1</span></div>
<div class="line"><a name="l18482"></a><span class="lineno">18482</span>&#160;<span class="preprocessor">#define UART_S4_CDET_MASK                        0xCu</span></div>
<div class="line"><a name="l18483"></a><span class="lineno">18483</span>&#160;<span class="preprocessor">#define UART_S4_CDET_SHIFT                       2</span></div>
<div class="line"><a name="l18484"></a><span class="lineno">18484</span>&#160;<span class="preprocessor">#define UART_S4_CDET(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_S4_CDET_SHIFT))&amp;UART_S4_CDET_MASK)</span></div>
<div class="line"><a name="l18485"></a><span class="lineno">18485</span>&#160;<span class="preprocessor">#define UART_S4_INITF_MASK                       0x10u</span></div>
<div class="line"><a name="l18486"></a><span class="lineno">18486</span>&#160;<span class="preprocessor">#define UART_S4_INITF_SHIFT                      4</span></div>
<div class="line"><a name="l18487"></a><span class="lineno">18487</span>&#160;<span class="comment">/* RPL Bit Fields */</span></div>
<div class="line"><a name="l18488"></a><span class="lineno">18488</span>&#160;<span class="preprocessor">#define UART_RPL_RPL_MASK                        0xFFu</span></div>
<div class="line"><a name="l18489"></a><span class="lineno">18489</span>&#160;<span class="preprocessor">#define UART_RPL_RPL_SHIFT                       0</span></div>
<div class="line"><a name="l18490"></a><span class="lineno">18490</span>&#160;<span class="preprocessor">#define UART_RPL_RPL(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RPL_RPL_SHIFT))&amp;UART_RPL_RPL_MASK)</span></div>
<div class="line"><a name="l18491"></a><span class="lineno">18491</span>&#160;<span class="comment">/* RPREL Bit Fields */</span></div>
<div class="line"><a name="l18492"></a><span class="lineno">18492</span>&#160;<span class="preprocessor">#define UART_RPREL_RPREL_MASK                    0xFFu</span></div>
<div class="line"><a name="l18493"></a><span class="lineno">18493</span>&#160;<span class="preprocessor">#define UART_RPREL_RPREL_SHIFT                   0</span></div>
<div class="line"><a name="l18494"></a><span class="lineno">18494</span>&#160;<span class="preprocessor">#define UART_RPREL_RPREL(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RPREL_RPREL_SHIFT))&amp;UART_RPREL_RPREL_MASK)</span></div>
<div class="line"><a name="l18495"></a><span class="lineno">18495</span>&#160;<span class="comment">/* CPW Bit Fields */</span></div>
<div class="line"><a name="l18496"></a><span class="lineno">18496</span>&#160;<span class="preprocessor">#define UART_CPW_CPW_MASK                        0xFFu</span></div>
<div class="line"><a name="l18497"></a><span class="lineno">18497</span>&#160;<span class="preprocessor">#define UART_CPW_CPW_SHIFT                       0</span></div>
<div class="line"><a name="l18498"></a><span class="lineno">18498</span>&#160;<span class="preprocessor">#define UART_CPW_CPW(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_CPW_CPW_SHIFT))&amp;UART_CPW_CPW_MASK)</span></div>
<div class="line"><a name="l18499"></a><span class="lineno">18499</span>&#160;<span class="comment">/* RIDT Bit Fields */</span></div>
<div class="line"><a name="l18500"></a><span class="lineno">18500</span>&#160;<span class="preprocessor">#define UART_RIDT_RIDT_MASK                      0xFFu</span></div>
<div class="line"><a name="l18501"></a><span class="lineno">18501</span>&#160;<span class="preprocessor">#define UART_RIDT_RIDT_SHIFT                     0</span></div>
<div class="line"><a name="l18502"></a><span class="lineno">18502</span>&#160;<span class="preprocessor">#define UART_RIDT_RIDT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RIDT_RIDT_SHIFT))&amp;UART_RIDT_RIDT_MASK)</span></div>
<div class="line"><a name="l18503"></a><span class="lineno">18503</span>&#160;<span class="comment">/* TIDT Bit Fields */</span></div>
<div class="line"><a name="l18504"></a><span class="lineno">18504</span>&#160;<span class="preprocessor">#define UART_TIDT_TIDT_MASK                      0xFFu</span></div>
<div class="line"><a name="l18505"></a><span class="lineno">18505</span>&#160;<span class="preprocessor">#define UART_TIDT_TIDT_SHIFT                     0</span></div>
<div class="line"><a name="l18506"></a><span class="lineno">18506</span>&#160;<span class="preprocessor">#define UART_TIDT_TIDT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TIDT_TIDT_SHIFT))&amp;UART_TIDT_TIDT_MASK)</span></div>
<div class="line"><a name="l18507"></a><span class="lineno">18507</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div>
<div class="line"><a name="l18511"></a><span class="lineno">18511</span>&#160;</div>
<div class="line"><a name="l18512"></a><span class="lineno">18512</span>&#160;</div>
<div class="line"><a name="l18513"></a><span class="lineno">18513</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l18515"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">18515</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                           ((UART_MemMapPtr)0x4006A000u)</span></div>
<div class="line"><a name="l18516"></a><span class="lineno">18516</span>&#160;</div>
<div class="line"><a name="l18517"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">18517</a></span>&#160;<span class="preprocessor">#define UART1_BASE_PTR                           ((UART_MemMapPtr)0x4006B000u)</span></div>
<div class="line"><a name="l18518"></a><span class="lineno">18518</span>&#160;</div>
<div class="line"><a name="l18519"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">18519</a></span>&#160;<span class="preprocessor">#define UART2_BASE_PTR                           ((UART_MemMapPtr)0x4006C000u)</span></div>
<div class="line"><a name="l18520"></a><span class="lineno">18520</span>&#160;</div>
<div class="line"><a name="l18521"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">18521</a></span>&#160;<span class="preprocessor">#define UART3_BASE_PTR                           ((UART_MemMapPtr)0x4006D000u)</span></div>
<div class="line"><a name="l18522"></a><span class="lineno">18522</span>&#160;</div>
<div class="line"><a name="l18523"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">18523</a></span>&#160;<span class="preprocessor">#define UART4_BASE_PTR                           ((UART_MemMapPtr)0x400EA000u)</span></div>
<div class="line"><a name="l18524"></a><span class="lineno">18524</span>&#160;</div>
<div class="line"><a name="l18525"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">18525</a></span>&#160;<span class="preprocessor">#define UART5_BASE_PTR                           ((UART_MemMapPtr)0x400EB000u)</span></div>
<div class="line"><a name="l18526"></a><span class="lineno">18526</span>&#160;</div>
<div class="line"><a name="l18527"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga7b34a38b9492a1e1007b2f66383aef17">18527</a></span>&#160;<span class="preprocessor">#define UART_BASE_PTRS                           { UART0_BASE_PTR, UART1_BASE_PTR, UART2_BASE_PTR, UART3_BASE_PTR, UART4_BASE_PTR, UART5_BASE_PTR }</span></div>
<div class="line"><a name="l18528"></a><span class="lineno">18528</span>&#160;</div>
<div class="line"><a name="l18529"></a><span class="lineno">18529</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l18530"></a><span class="lineno">18530</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div>
<div class="line"><a name="l18531"></a><span class="lineno">18531</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l18532"></a><span class="lineno">18532</span>&#160;</div>
<div class="line"><a name="l18539"></a><span class="lineno">18539</span>&#160;<span class="comment">/* UART - Register instance definitions */</span></div>
<div class="line"><a name="l18540"></a><span class="lineno">18540</span>&#160;<span class="comment">/* UART0 */</span></div>
<div class="line"><a name="l18541"></a><span class="lineno">18541</span>&#160;<span class="preprocessor">#define UART0_BDH                                UART_BDH_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18542"></a><span class="lineno">18542</span>&#160;<span class="preprocessor">#define UART0_BDL                                UART_BDL_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18543"></a><span class="lineno">18543</span>&#160;<span class="preprocessor">#define UART0_C1                                 UART_C1_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18544"></a><span class="lineno">18544</span>&#160;<span class="preprocessor">#define UART0_C2                                 UART_C2_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18545"></a><span class="lineno">18545</span>&#160;<span class="preprocessor">#define UART0_S1                                 UART_S1_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18546"></a><span class="lineno">18546</span>&#160;<span class="preprocessor">#define UART0_S2                                 UART_S2_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18547"></a><span class="lineno">18547</span>&#160;<span class="preprocessor">#define UART0_C3                                 UART_C3_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18548"></a><span class="lineno">18548</span>&#160;<span class="preprocessor">#define UART0_D                                  UART_D_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18549"></a><span class="lineno">18549</span>&#160;<span class="preprocessor">#define UART0_MA1                                UART_MA1_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18550"></a><span class="lineno">18550</span>&#160;<span class="preprocessor">#define UART0_MA2                                UART_MA2_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18551"></a><span class="lineno">18551</span>&#160;<span class="preprocessor">#define UART0_C4                                 UART_C4_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18552"></a><span class="lineno">18552</span>&#160;<span class="preprocessor">#define UART0_C5                                 UART_C5_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18553"></a><span class="lineno">18553</span>&#160;<span class="preprocessor">#define UART0_ED                                 UART_ED_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18554"></a><span class="lineno">18554</span>&#160;<span class="preprocessor">#define UART0_MODEM                              UART_MODEM_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18555"></a><span class="lineno">18555</span>&#160;<span class="preprocessor">#define UART0_IR                                 UART_IR_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18556"></a><span class="lineno">18556</span>&#160;<span class="preprocessor">#define UART0_PFIFO                              UART_PFIFO_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18557"></a><span class="lineno">18557</span>&#160;<span class="preprocessor">#define UART0_CFIFO                              UART_CFIFO_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18558"></a><span class="lineno">18558</span>&#160;<span class="preprocessor">#define UART0_SFIFO                              UART_SFIFO_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18559"></a><span class="lineno">18559</span>&#160;<span class="preprocessor">#define UART0_TWFIFO                             UART_TWFIFO_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18560"></a><span class="lineno">18560</span>&#160;<span class="preprocessor">#define UART0_TCFIFO                             UART_TCFIFO_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18561"></a><span class="lineno">18561</span>&#160;<span class="preprocessor">#define UART0_RWFIFO                             UART_RWFIFO_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18562"></a><span class="lineno">18562</span>&#160;<span class="preprocessor">#define UART0_RCFIFO                             UART_RCFIFO_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18563"></a><span class="lineno">18563</span>&#160;<span class="preprocessor">#define UART0_C7816                              UART_C7816_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18564"></a><span class="lineno">18564</span>&#160;<span class="preprocessor">#define UART0_IE7816                             UART_IE7816_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18565"></a><span class="lineno">18565</span>&#160;<span class="preprocessor">#define UART0_IS7816                             UART_IS7816_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18566"></a><span class="lineno">18566</span>&#160;<span class="preprocessor">#define UART0_WP7816T0                           UART_WP7816T0_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18567"></a><span class="lineno">18567</span>&#160;<span class="preprocessor">#define UART0_WP7816T1                           UART_WP7816T1_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18568"></a><span class="lineno">18568</span>&#160;<span class="preprocessor">#define UART0_WN7816                             UART_WN7816_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18569"></a><span class="lineno">18569</span>&#160;<span class="preprocessor">#define UART0_WF7816                             UART_WF7816_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18570"></a><span class="lineno">18570</span>&#160;<span class="preprocessor">#define UART0_ET7816                             UART_ET7816_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18571"></a><span class="lineno">18571</span>&#160;<span class="preprocessor">#define UART0_TL7816                             UART_TL7816_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18572"></a><span class="lineno">18572</span>&#160;<span class="preprocessor">#define UART0_C6                                 UART_C6_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18573"></a><span class="lineno">18573</span>&#160;<span class="preprocessor">#define UART0_PCTH                               UART_PCTH_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18574"></a><span class="lineno">18574</span>&#160;<span class="preprocessor">#define UART0_PCTL                               UART_PCTL_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18575"></a><span class="lineno">18575</span>&#160;<span class="preprocessor">#define UART0_B1T                                UART_B1T_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18576"></a><span class="lineno">18576</span>&#160;<span class="preprocessor">#define UART0_SDTH                               UART_SDTH_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18577"></a><span class="lineno">18577</span>&#160;<span class="preprocessor">#define UART0_SDTL                               UART_SDTL_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18578"></a><span class="lineno">18578</span>&#160;<span class="preprocessor">#define UART0_PRE                                UART_PRE_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18579"></a><span class="lineno">18579</span>&#160;<span class="preprocessor">#define UART0_TPL                                UART_TPL_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18580"></a><span class="lineno">18580</span>&#160;<span class="preprocessor">#define UART0_IE                                 UART_IE_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18581"></a><span class="lineno">18581</span>&#160;<span class="preprocessor">#define UART0_WB                                 UART_WB_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18582"></a><span class="lineno">18582</span>&#160;<span class="preprocessor">#define UART0_S3                                 UART_S3_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18583"></a><span class="lineno">18583</span>&#160;<span class="preprocessor">#define UART0_S4                                 UART_S4_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18584"></a><span class="lineno">18584</span>&#160;<span class="preprocessor">#define UART0_RPL                                UART_RPL_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18585"></a><span class="lineno">18585</span>&#160;<span class="preprocessor">#define UART0_RPREL                              UART_RPREL_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18586"></a><span class="lineno">18586</span>&#160;<span class="preprocessor">#define UART0_CPW                                UART_CPW_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18587"></a><span class="lineno">18587</span>&#160;<span class="preprocessor">#define UART0_RIDT                               UART_RIDT_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18588"></a><span class="lineno">18588</span>&#160;<span class="preprocessor">#define UART0_TIDT                               UART_TIDT_REG(UART0_BASE_PTR)</span></div>
<div class="line"><a name="l18589"></a><span class="lineno">18589</span>&#160;<span class="comment">/* UART1 */</span></div>
<div class="line"><a name="l18590"></a><span class="lineno">18590</span>&#160;<span class="preprocessor">#define UART1_BDH                                UART_BDH_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18591"></a><span class="lineno">18591</span>&#160;<span class="preprocessor">#define UART1_BDL                                UART_BDL_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18592"></a><span class="lineno">18592</span>&#160;<span class="preprocessor">#define UART1_C1                                 UART_C1_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18593"></a><span class="lineno">18593</span>&#160;<span class="preprocessor">#define UART1_C2                                 UART_C2_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18594"></a><span class="lineno">18594</span>&#160;<span class="preprocessor">#define UART1_S1                                 UART_S1_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18595"></a><span class="lineno">18595</span>&#160;<span class="preprocessor">#define UART1_S2                                 UART_S2_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18596"></a><span class="lineno">18596</span>&#160;<span class="preprocessor">#define UART1_C3                                 UART_C3_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18597"></a><span class="lineno">18597</span>&#160;<span class="preprocessor">#define UART1_D                                  UART_D_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18598"></a><span class="lineno">18598</span>&#160;<span class="preprocessor">#define UART1_MA1                                UART_MA1_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18599"></a><span class="lineno">18599</span>&#160;<span class="preprocessor">#define UART1_MA2                                UART_MA2_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18600"></a><span class="lineno">18600</span>&#160;<span class="preprocessor">#define UART1_C4                                 UART_C4_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18601"></a><span class="lineno">18601</span>&#160;<span class="preprocessor">#define UART1_C5                                 UART_C5_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18602"></a><span class="lineno">18602</span>&#160;<span class="preprocessor">#define UART1_ED                                 UART_ED_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18603"></a><span class="lineno">18603</span>&#160;<span class="preprocessor">#define UART1_MODEM                              UART_MODEM_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18604"></a><span class="lineno">18604</span>&#160;<span class="preprocessor">#define UART1_IR                                 UART_IR_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18605"></a><span class="lineno">18605</span>&#160;<span class="preprocessor">#define UART1_PFIFO                              UART_PFIFO_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18606"></a><span class="lineno">18606</span>&#160;<span class="preprocessor">#define UART1_CFIFO                              UART_CFIFO_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18607"></a><span class="lineno">18607</span>&#160;<span class="preprocessor">#define UART1_SFIFO                              UART_SFIFO_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18608"></a><span class="lineno">18608</span>&#160;<span class="preprocessor">#define UART1_TWFIFO                             UART_TWFIFO_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18609"></a><span class="lineno">18609</span>&#160;<span class="preprocessor">#define UART1_TCFIFO                             UART_TCFIFO_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18610"></a><span class="lineno">18610</span>&#160;<span class="preprocessor">#define UART1_RWFIFO                             UART_RWFIFO_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18611"></a><span class="lineno">18611</span>&#160;<span class="preprocessor">#define UART1_RCFIFO                             UART_RCFIFO_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18612"></a><span class="lineno">18612</span>&#160;<span class="preprocessor">#define UART1_C7816                              UART_C7816_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18613"></a><span class="lineno">18613</span>&#160;<span class="preprocessor">#define UART1_IE7816                             UART_IE7816_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18614"></a><span class="lineno">18614</span>&#160;<span class="preprocessor">#define UART1_IS7816                             UART_IS7816_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18615"></a><span class="lineno">18615</span>&#160;<span class="preprocessor">#define UART1_WP7816T0                           UART_WP7816T0_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18616"></a><span class="lineno">18616</span>&#160;<span class="preprocessor">#define UART1_WP7816T1                           UART_WP7816T1_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18617"></a><span class="lineno">18617</span>&#160;<span class="preprocessor">#define UART1_WN7816                             UART_WN7816_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18618"></a><span class="lineno">18618</span>&#160;<span class="preprocessor">#define UART1_WF7816                             UART_WF7816_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18619"></a><span class="lineno">18619</span>&#160;<span class="preprocessor">#define UART1_ET7816                             UART_ET7816_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18620"></a><span class="lineno">18620</span>&#160;<span class="preprocessor">#define UART1_TL7816                             UART_TL7816_REG(UART1_BASE_PTR)</span></div>
<div class="line"><a name="l18621"></a><span class="lineno">18621</span>&#160;<span class="comment">/* UART2 */</span></div>
<div class="line"><a name="l18622"></a><span class="lineno">18622</span>&#160;<span class="preprocessor">#define UART2_BDH                                UART_BDH_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18623"></a><span class="lineno">18623</span>&#160;<span class="preprocessor">#define UART2_BDL                                UART_BDL_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18624"></a><span class="lineno">18624</span>&#160;<span class="preprocessor">#define UART2_C1                                 UART_C1_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18625"></a><span class="lineno">18625</span>&#160;<span class="preprocessor">#define UART2_C2                                 UART_C2_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18626"></a><span class="lineno">18626</span>&#160;<span class="preprocessor">#define UART2_S1                                 UART_S1_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18627"></a><span class="lineno">18627</span>&#160;<span class="preprocessor">#define UART2_S2                                 UART_S2_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18628"></a><span class="lineno">18628</span>&#160;<span class="preprocessor">#define UART2_C3                                 UART_C3_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18629"></a><span class="lineno">18629</span>&#160;<span class="preprocessor">#define UART2_D                                  UART_D_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18630"></a><span class="lineno">18630</span>&#160;<span class="preprocessor">#define UART2_MA1                                UART_MA1_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18631"></a><span class="lineno">18631</span>&#160;<span class="preprocessor">#define UART2_MA2                                UART_MA2_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18632"></a><span class="lineno">18632</span>&#160;<span class="preprocessor">#define UART2_C4                                 UART_C4_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18633"></a><span class="lineno">18633</span>&#160;<span class="preprocessor">#define UART2_C5                                 UART_C5_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18634"></a><span class="lineno">18634</span>&#160;<span class="preprocessor">#define UART2_ED                                 UART_ED_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18635"></a><span class="lineno">18635</span>&#160;<span class="preprocessor">#define UART2_MODEM                              UART_MODEM_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18636"></a><span class="lineno">18636</span>&#160;<span class="preprocessor">#define UART2_IR                                 UART_IR_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18637"></a><span class="lineno">18637</span>&#160;<span class="preprocessor">#define UART2_PFIFO                              UART_PFIFO_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18638"></a><span class="lineno">18638</span>&#160;<span class="preprocessor">#define UART2_CFIFO                              UART_CFIFO_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18639"></a><span class="lineno">18639</span>&#160;<span class="preprocessor">#define UART2_SFIFO                              UART_SFIFO_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18640"></a><span class="lineno">18640</span>&#160;<span class="preprocessor">#define UART2_TWFIFO                             UART_TWFIFO_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18641"></a><span class="lineno">18641</span>&#160;<span class="preprocessor">#define UART2_TCFIFO                             UART_TCFIFO_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18642"></a><span class="lineno">18642</span>&#160;<span class="preprocessor">#define UART2_RWFIFO                             UART_RWFIFO_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18643"></a><span class="lineno">18643</span>&#160;<span class="preprocessor">#define UART2_RCFIFO                             UART_RCFIFO_REG(UART2_BASE_PTR)</span></div>
<div class="line"><a name="l18644"></a><span class="lineno">18644</span>&#160;<span class="comment">/* UART3 */</span></div>
<div class="line"><a name="l18645"></a><span class="lineno">18645</span>&#160;<span class="preprocessor">#define UART3_BDH                                UART_BDH_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18646"></a><span class="lineno">18646</span>&#160;<span class="preprocessor">#define UART3_BDL                                UART_BDL_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18647"></a><span class="lineno">18647</span>&#160;<span class="preprocessor">#define UART3_C1                                 UART_C1_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18648"></a><span class="lineno">18648</span>&#160;<span class="preprocessor">#define UART3_C2                                 UART_C2_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18649"></a><span class="lineno">18649</span>&#160;<span class="preprocessor">#define UART3_S1                                 UART_S1_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18650"></a><span class="lineno">18650</span>&#160;<span class="preprocessor">#define UART3_S2                                 UART_S2_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18651"></a><span class="lineno">18651</span>&#160;<span class="preprocessor">#define UART3_C3                                 UART_C3_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18652"></a><span class="lineno">18652</span>&#160;<span class="preprocessor">#define UART3_D                                  UART_D_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18653"></a><span class="lineno">18653</span>&#160;<span class="preprocessor">#define UART3_MA1                                UART_MA1_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18654"></a><span class="lineno">18654</span>&#160;<span class="preprocessor">#define UART3_MA2                                UART_MA2_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18655"></a><span class="lineno">18655</span>&#160;<span class="preprocessor">#define UART3_C4                                 UART_C4_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18656"></a><span class="lineno">18656</span>&#160;<span class="preprocessor">#define UART3_C5                                 UART_C5_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18657"></a><span class="lineno">18657</span>&#160;<span class="preprocessor">#define UART3_ED                                 UART_ED_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18658"></a><span class="lineno">18658</span>&#160;<span class="preprocessor">#define UART3_MODEM                              UART_MODEM_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18659"></a><span class="lineno">18659</span>&#160;<span class="preprocessor">#define UART3_IR                                 UART_IR_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18660"></a><span class="lineno">18660</span>&#160;<span class="preprocessor">#define UART3_PFIFO                              UART_PFIFO_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18661"></a><span class="lineno">18661</span>&#160;<span class="preprocessor">#define UART3_CFIFO                              UART_CFIFO_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18662"></a><span class="lineno">18662</span>&#160;<span class="preprocessor">#define UART3_SFIFO                              UART_SFIFO_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18663"></a><span class="lineno">18663</span>&#160;<span class="preprocessor">#define UART3_TWFIFO                             UART_TWFIFO_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18664"></a><span class="lineno">18664</span>&#160;<span class="preprocessor">#define UART3_TCFIFO                             UART_TCFIFO_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18665"></a><span class="lineno">18665</span>&#160;<span class="preprocessor">#define UART3_RWFIFO                             UART_RWFIFO_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18666"></a><span class="lineno">18666</span>&#160;<span class="preprocessor">#define UART3_RCFIFO                             UART_RCFIFO_REG(UART3_BASE_PTR)</span></div>
<div class="line"><a name="l18667"></a><span class="lineno">18667</span>&#160;<span class="comment">/* UART4 */</span></div>
<div class="line"><a name="l18668"></a><span class="lineno">18668</span>&#160;<span class="preprocessor">#define UART4_BDH                                UART_BDH_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18669"></a><span class="lineno">18669</span>&#160;<span class="preprocessor">#define UART4_BDL                                UART_BDL_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18670"></a><span class="lineno">18670</span>&#160;<span class="preprocessor">#define UART4_C1                                 UART_C1_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18671"></a><span class="lineno">18671</span>&#160;<span class="preprocessor">#define UART4_C2                                 UART_C2_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18672"></a><span class="lineno">18672</span>&#160;<span class="preprocessor">#define UART4_S1                                 UART_S1_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18673"></a><span class="lineno">18673</span>&#160;<span class="preprocessor">#define UART4_S2                                 UART_S2_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18674"></a><span class="lineno">18674</span>&#160;<span class="preprocessor">#define UART4_C3                                 UART_C3_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18675"></a><span class="lineno">18675</span>&#160;<span class="preprocessor">#define UART4_D                                  UART_D_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18676"></a><span class="lineno">18676</span>&#160;<span class="preprocessor">#define UART4_MA1                                UART_MA1_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18677"></a><span class="lineno">18677</span>&#160;<span class="preprocessor">#define UART4_MA2                                UART_MA2_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18678"></a><span class="lineno">18678</span>&#160;<span class="preprocessor">#define UART4_C4                                 UART_C4_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18679"></a><span class="lineno">18679</span>&#160;<span class="preprocessor">#define UART4_C5                                 UART_C5_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18680"></a><span class="lineno">18680</span>&#160;<span class="preprocessor">#define UART4_ED                                 UART_ED_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18681"></a><span class="lineno">18681</span>&#160;<span class="preprocessor">#define UART4_MODEM                              UART_MODEM_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18682"></a><span class="lineno">18682</span>&#160;<span class="preprocessor">#define UART4_IR                                 UART_IR_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18683"></a><span class="lineno">18683</span>&#160;<span class="preprocessor">#define UART4_PFIFO                              UART_PFIFO_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18684"></a><span class="lineno">18684</span>&#160;<span class="preprocessor">#define UART4_CFIFO                              UART_CFIFO_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18685"></a><span class="lineno">18685</span>&#160;<span class="preprocessor">#define UART4_SFIFO                              UART_SFIFO_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18686"></a><span class="lineno">18686</span>&#160;<span class="preprocessor">#define UART4_TWFIFO                             UART_TWFIFO_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18687"></a><span class="lineno">18687</span>&#160;<span class="preprocessor">#define UART4_TCFIFO                             UART_TCFIFO_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18688"></a><span class="lineno">18688</span>&#160;<span class="preprocessor">#define UART4_RWFIFO                             UART_RWFIFO_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18689"></a><span class="lineno">18689</span>&#160;<span class="preprocessor">#define UART4_RCFIFO                             UART_RCFIFO_REG(UART4_BASE_PTR)</span></div>
<div class="line"><a name="l18690"></a><span class="lineno">18690</span>&#160;<span class="comment">/* UART5 */</span></div>
<div class="line"><a name="l18691"></a><span class="lineno">18691</span>&#160;<span class="preprocessor">#define UART5_BDH                                UART_BDH_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18692"></a><span class="lineno">18692</span>&#160;<span class="preprocessor">#define UART5_BDL                                UART_BDL_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18693"></a><span class="lineno">18693</span>&#160;<span class="preprocessor">#define UART5_C1                                 UART_C1_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18694"></a><span class="lineno">18694</span>&#160;<span class="preprocessor">#define UART5_C2                                 UART_C2_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18695"></a><span class="lineno">18695</span>&#160;<span class="preprocessor">#define UART5_S1                                 UART_S1_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18696"></a><span class="lineno">18696</span>&#160;<span class="preprocessor">#define UART5_S2                                 UART_S2_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18697"></a><span class="lineno">18697</span>&#160;<span class="preprocessor">#define UART5_C3                                 UART_C3_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18698"></a><span class="lineno">18698</span>&#160;<span class="preprocessor">#define UART5_D                                  UART_D_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18699"></a><span class="lineno">18699</span>&#160;<span class="preprocessor">#define UART5_MA1                                UART_MA1_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18700"></a><span class="lineno">18700</span>&#160;<span class="preprocessor">#define UART5_MA2                                UART_MA2_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18701"></a><span class="lineno">18701</span>&#160;<span class="preprocessor">#define UART5_C4                                 UART_C4_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18702"></a><span class="lineno">18702</span>&#160;<span class="preprocessor">#define UART5_C5                                 UART_C5_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18703"></a><span class="lineno">18703</span>&#160;<span class="preprocessor">#define UART5_ED                                 UART_ED_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18704"></a><span class="lineno">18704</span>&#160;<span class="preprocessor">#define UART5_MODEM                              UART_MODEM_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18705"></a><span class="lineno">18705</span>&#160;<span class="preprocessor">#define UART5_IR                                 UART_IR_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18706"></a><span class="lineno">18706</span>&#160;<span class="preprocessor">#define UART5_PFIFO                              UART_PFIFO_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18707"></a><span class="lineno">18707</span>&#160;<span class="preprocessor">#define UART5_CFIFO                              UART_CFIFO_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18708"></a><span class="lineno">18708</span>&#160;<span class="preprocessor">#define UART5_SFIFO                              UART_SFIFO_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18709"></a><span class="lineno">18709</span>&#160;<span class="preprocessor">#define UART5_TWFIFO                             UART_TWFIFO_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18710"></a><span class="lineno">18710</span>&#160;<span class="preprocessor">#define UART5_TCFIFO                             UART_TCFIFO_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18711"></a><span class="lineno">18711</span>&#160;<span class="preprocessor">#define UART5_RWFIFO                             UART_RWFIFO_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18712"></a><span class="lineno">18712</span>&#160;<span class="preprocessor">#define UART5_RCFIFO                             UART_RCFIFO_REG(UART5_BASE_PTR)</span></div>
<div class="line"><a name="l18713"></a><span class="lineno">18713</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l18717"></a><span class="lineno">18717</span>&#160;</div>
<div class="line"><a name="l18718"></a><span class="lineno">18718</span>&#160; <span class="comment">/* end of group UART_Peripheral */</span></div>
<div class="line"><a name="l18722"></a><span class="lineno">18722</span>&#160;</div>
<div class="line"><a name="l18723"></a><span class="lineno">18723</span>&#160;</div>
<div class="line"><a name="l18724"></a><span class="lineno">18724</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l18725"></a><span class="lineno">18725</span>&#160;<span class="comment">   -- USB</span></div>
<div class="line"><a name="l18726"></a><span class="lineno">18726</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l18727"></a><span class="lineno">18727</span>&#160;</div>
<div class="line"><a name="l18734"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html">18734</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_s_b___mem_map.html">USB_MemMap</a> {</div>
<div class="line"><a name="l18735"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa3644755d5a3d7b9a8c01055452ebe39">18735</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa3644755d5a3d7b9a8c01055452ebe39">PERID</a>;                                   </div>
<div class="line"><a name="l18736"></a><span class="lineno">18736</span>&#160;  uint8_t RESERVED_0[3];</div>
<div class="line"><a name="l18737"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a87d65236c6baf792a723600b0623eca5">18737</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a87d65236c6baf792a723600b0623eca5">IDCOMP</a>;                                  </div>
<div class="line"><a name="l18738"></a><span class="lineno">18738</span>&#160;  uint8_t RESERVED_1[3];</div>
<div class="line"><a name="l18739"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ac918187248616aac7e5223124ea9610d">18739</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#ac918187248616aac7e5223124ea9610d">REV</a>;                                     </div>
<div class="line"><a name="l18740"></a><span class="lineno">18740</span>&#160;  uint8_t RESERVED_2[3];</div>
<div class="line"><a name="l18741"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa87a73875ff45abb9b84992687f48000">18741</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa87a73875ff45abb9b84992687f48000">ADDINFO</a>;                                 </div>
<div class="line"><a name="l18742"></a><span class="lineno">18742</span>&#160;  uint8_t RESERVED_3[3];</div>
<div class="line"><a name="l18743"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a6eacb73f23f815f7686f4e7bf7eb2fcc">18743</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a6eacb73f23f815f7686f4e7bf7eb2fcc">OTGISTAT</a>;                                </div>
<div class="line"><a name="l18744"></a><span class="lineno">18744</span>&#160;  uint8_t RESERVED_4[3];</div>
<div class="line"><a name="l18745"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a4cd829d73e01b3cf0a4fa9affedb210f">18745</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a4cd829d73e01b3cf0a4fa9affedb210f">OTGICR</a>;                                  </div>
<div class="line"><a name="l18746"></a><span class="lineno">18746</span>&#160;  uint8_t RESERVED_5[3];</div>
<div class="line"><a name="l18747"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a0398fe890efd8110f3d182e7fcb8a0c5">18747</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a0398fe890efd8110f3d182e7fcb8a0c5">OTGSTAT</a>;                                 </div>
<div class="line"><a name="l18748"></a><span class="lineno">18748</span>&#160;  uint8_t RESERVED_6[3];</div>
<div class="line"><a name="l18749"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a615eaa9b0200d66323e8ee2650a49164">18749</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a615eaa9b0200d66323e8ee2650a49164">OTGCTL</a>;                                  </div>
<div class="line"><a name="l18750"></a><span class="lineno">18750</span>&#160;  uint8_t RESERVED_7[99];</div>
<div class="line"><a name="l18751"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa88345921ba963631cba089504b96c19">18751</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa88345921ba963631cba089504b96c19">ISTAT</a>;                                   </div>
<div class="line"><a name="l18752"></a><span class="lineno">18752</span>&#160;  uint8_t RESERVED_8[3];</div>
<div class="line"><a name="l18753"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#aa19462850c5085330e53ed19397f6e1e">18753</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#aa19462850c5085330e53ed19397f6e1e">INTEN</a>;                                   </div>
<div class="line"><a name="l18754"></a><span class="lineno">18754</span>&#160;  uint8_t RESERVED_9[3];</div>
<div class="line"><a name="l18755"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ad86f18ee95df11168d4b6cf68578e0fa">18755</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#ad86f18ee95df11168d4b6cf68578e0fa">ERRSTAT</a>;                                 </div>
<div class="line"><a name="l18756"></a><span class="lineno">18756</span>&#160;  uint8_t RESERVED_10[3];</div>
<div class="line"><a name="l18757"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a810f265a9ad6dc0f51834d0cecf24a79">18757</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a810f265a9ad6dc0f51834d0cecf24a79">ERREN</a>;                                   </div>
<div class="line"><a name="l18758"></a><span class="lineno">18758</span>&#160;  uint8_t RESERVED_11[3];</div>
<div class="line"><a name="l18759"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#acad1a20eb41fab37316b6b7b98c00053">18759</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#acad1a20eb41fab37316b6b7b98c00053">STAT</a>;                                    </div>
<div class="line"><a name="l18760"></a><span class="lineno">18760</span>&#160;  uint8_t RESERVED_12[3];</div>
<div class="line"><a name="l18761"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a52b35d0e8644631558a65f9b7a9b8b4b">18761</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a52b35d0e8644631558a65f9b7a9b8b4b">CTL</a>;                                     </div>
<div class="line"><a name="l18762"></a><span class="lineno">18762</span>&#160;  uint8_t RESERVED_13[3];</div>
<div class="line"><a name="l18763"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a6b1fac9acdf7f6c7e0471af3886c6a8e">18763</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a6b1fac9acdf7f6c7e0471af3886c6a8e">ADDR</a>;                                    </div>
<div class="line"><a name="l18764"></a><span class="lineno">18764</span>&#160;  uint8_t RESERVED_14[3];</div>
<div class="line"><a name="l18765"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#ac61eff507f744f947ebf311e4d0a3767">18765</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#ac61eff507f744f947ebf311e4d0a3767">BDTPAGE1</a>;                                </div>
<div class="line"><a name="l18766"></a><span class="lineno">18766</span>&#160;  uint8_t RESERVED_15[3];</div>
<div class="line"><a name="l18767"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a13d399a89566e622c5de92668f520768">18767</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a13d399a89566e622c5de92668f520768">FRMNUML</a>;                                 </div>
<div class="line"><a name="l18768"></a><span class="lineno">18768</span>&#160;  uint8_t RESERVED_16[3];</div>
<div class="line"><a name="l18769"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a9df319e9feb132fdd9caa55264acfc30">18769</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a9df319e9feb132fdd9caa55264acfc30">FRMNUMH</a>;                                 </div>
<div class="line"><a name="l18770"></a><span class="lineno">18770</span>&#160;  uint8_t RESERVED_17[3];</div>
<div class="line"><a name="l18771"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a8806f493a96bf80f94a1b04fd5a595a7">18771</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a8806f493a96bf80f94a1b04fd5a595a7">TOKEN</a>;                                   </div>
<div class="line"><a name="l18772"></a><span class="lineno">18772</span>&#160;  uint8_t RESERVED_18[3];</div>
<div class="line"><a name="l18773"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a5462ecd3a3fe1425826815c78bfb8120">18773</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a5462ecd3a3fe1425826815c78bfb8120">SOFTHLD</a>;                                 </div>
<div class="line"><a name="l18774"></a><span class="lineno">18774</span>&#160;  uint8_t RESERVED_19[3];</div>
<div class="line"><a name="l18775"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#abb9113fced941f9af402d501dd6dc301">18775</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#abb9113fced941f9af402d501dd6dc301">BDTPAGE2</a>;                                </div>
<div class="line"><a name="l18776"></a><span class="lineno">18776</span>&#160;  uint8_t RESERVED_20[3];</div>
<div class="line"><a name="l18777"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#afd1f5b8867e36b32297641c5fe0b283b">18777</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#afd1f5b8867e36b32297641c5fe0b283b">BDTPAGE3</a>;                                </div>
<div class="line"><a name="l18778"></a><span class="lineno">18778</span>&#160;  uint8_t RESERVED_21[11];</div>
<div class="line"><a name="l18779"></a><span class="lineno">18779</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div>
<div class="line"><a name="l18780"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a86aaba02227a45a333f72565b0bec378">18780</a></span>&#160;    uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a86aaba02227a45a333f72565b0bec378">ENDPT</a>;                                   </div>
<div class="line"><a name="l18781"></a><span class="lineno">18781</span>&#160;    uint8_t RESERVED_0[3];</div>
<div class="line"><a name="l18782"></a><span class="lineno">18782</span>&#160;  } ENDPOINT[16];</div>
<div class="line"><a name="l18783"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a593a3dc10eb92a0dab6f62dbda5f0209">18783</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a593a3dc10eb92a0dab6f62dbda5f0209">USBCTRL</a>;                                 </div>
<div class="line"><a name="l18784"></a><span class="lineno">18784</span>&#160;  uint8_t RESERVED_22[3];</div>
<div class="line"><a name="l18785"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a1bf837fd42e907a712c9f8e7261ea10d">18785</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a1bf837fd42e907a712c9f8e7261ea10d">OBSERVE</a>;                                 </div>
<div class="line"><a name="l18786"></a><span class="lineno">18786</span>&#160;  uint8_t RESERVED_23[3];</div>
<div class="line"><a name="l18787"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a98ff4d7ab9c41c673ee41053dc484447">18787</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a98ff4d7ab9c41c673ee41053dc484447">CONTROL</a>;                                 </div>
<div class="line"><a name="l18788"></a><span class="lineno">18788</span>&#160;  uint8_t RESERVED_24[3];</div>
<div class="line"><a name="l18789"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a10d494a848ee49ff264d62eb0bfb439e">18789</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a10d494a848ee49ff264d62eb0bfb439e">USBTRC0</a>;                                 </div>
<div class="line"><a name="l18790"></a><span class="lineno">18790</span>&#160;  uint8_t RESERVED_25[7];</div>
<div class="line"><a name="l18791"></a><span class="lineno"><a class="line" href="struct_u_s_b___mem_map.html#a1bb1b3975dfcbbe78635e2d08b16553d">18791</a></span>&#160;  uint8_t <a class="code" href="struct_u_s_b___mem_map.html#a1bb1b3975dfcbbe78635e2d08b16553d">USBFRMADJUST</a>;                            </div>
<div class="line"><a name="l18792"></a><span class="lineno">18792</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_s_b___peripheral.html#gaabd989a49827dc34abb5de32732f4125">USB_MemMapPtr</a>;</div>
<div class="line"><a name="l18793"></a><span class="lineno">18793</span>&#160;</div>
<div class="line"><a name="l18794"></a><span class="lineno">18794</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l18795"></a><span class="lineno">18795</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div>
<div class="line"><a name="l18796"></a><span class="lineno">18796</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l18797"></a><span class="lineno">18797</span>&#160;</div>
<div class="line"><a name="l18804"></a><span class="lineno">18804</span>&#160;<span class="comment">/* USB - Register accessors */</span></div>
<div class="line"><a name="l18805"></a><span class="lineno">18805</span>&#160;<span class="preprocessor">#define USB_PERID_REG(base)                      ((base)-&gt;PERID)</span></div>
<div class="line"><a name="l18806"></a><span class="lineno">18806</span>&#160;<span class="preprocessor">#define USB_IDCOMP_REG(base)                     ((base)-&gt;IDCOMP)</span></div>
<div class="line"><a name="l18807"></a><span class="lineno">18807</span>&#160;<span class="preprocessor">#define USB_REV_REG(base)                        ((base)-&gt;REV)</span></div>
<div class="line"><a name="l18808"></a><span class="lineno">18808</span>&#160;<span class="preprocessor">#define USB_ADDINFO_REG(base)                    ((base)-&gt;ADDINFO)</span></div>
<div class="line"><a name="l18809"></a><span class="lineno">18809</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_REG(base)                   ((base)-&gt;OTGISTAT)</span></div>
<div class="line"><a name="l18810"></a><span class="lineno">18810</span>&#160;<span class="preprocessor">#define USB_OTGICR_REG(base)                     ((base)-&gt;OTGICR)</span></div>
<div class="line"><a name="l18811"></a><span class="lineno">18811</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_REG(base)                    ((base)-&gt;OTGSTAT)</span></div>
<div class="line"><a name="l18812"></a><span class="lineno">18812</span>&#160;<span class="preprocessor">#define USB_OTGCTL_REG(base)                     ((base)-&gt;OTGCTL)</span></div>
<div class="line"><a name="l18813"></a><span class="lineno">18813</span>&#160;<span class="preprocessor">#define USB_ISTAT_REG(base)                      ((base)-&gt;ISTAT)</span></div>
<div class="line"><a name="l18814"></a><span class="lineno">18814</span>&#160;<span class="preprocessor">#define USB_INTEN_REG(base)                      ((base)-&gt;INTEN)</span></div>
<div class="line"><a name="l18815"></a><span class="lineno">18815</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_REG(base)                    ((base)-&gt;ERRSTAT)</span></div>
<div class="line"><a name="l18816"></a><span class="lineno">18816</span>&#160;<span class="preprocessor">#define USB_ERREN_REG(base)                      ((base)-&gt;ERREN)</span></div>
<div class="line"><a name="l18817"></a><span class="lineno">18817</span>&#160;<span class="preprocessor">#define USB_STAT_REG(base)                       ((base)-&gt;STAT)</span></div>
<div class="line"><a name="l18818"></a><span class="lineno">18818</span>&#160;<span class="preprocessor">#define USB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div>
<div class="line"><a name="l18819"></a><span class="lineno">18819</span>&#160;<span class="preprocessor">#define USB_ADDR_REG(base)                       ((base)-&gt;ADDR)</span></div>
<div class="line"><a name="l18820"></a><span class="lineno">18820</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_REG(base)                   ((base)-&gt;BDTPAGE1)</span></div>
<div class="line"><a name="l18821"></a><span class="lineno">18821</span>&#160;<span class="preprocessor">#define USB_FRMNUML_REG(base)                    ((base)-&gt;FRMNUML)</span></div>
<div class="line"><a name="l18822"></a><span class="lineno">18822</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_REG(base)                    ((base)-&gt;FRMNUMH)</span></div>
<div class="line"><a name="l18823"></a><span class="lineno">18823</span>&#160;<span class="preprocessor">#define USB_TOKEN_REG(base)                      ((base)-&gt;TOKEN)</span></div>
<div class="line"><a name="l18824"></a><span class="lineno">18824</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_REG(base)                    ((base)-&gt;SOFTHLD)</span></div>
<div class="line"><a name="l18825"></a><span class="lineno">18825</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_REG(base)                   ((base)-&gt;BDTPAGE2)</span></div>
<div class="line"><a name="l18826"></a><span class="lineno">18826</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_REG(base)                   ((base)-&gt;BDTPAGE3)</span></div>
<div class="line"><a name="l18827"></a><span class="lineno">18827</span>&#160;<span class="preprocessor">#define USB_ENDPT_REG(base,index)                ((base)-&gt;ENDPOINT[index].ENDPT)</span></div>
<div class="line"><a name="l18828"></a><span class="lineno">18828</span>&#160;<span class="preprocessor">#define USB_USBCTRL_REG(base)                    ((base)-&gt;USBCTRL)</span></div>
<div class="line"><a name="l18829"></a><span class="lineno">18829</span>&#160;<span class="preprocessor">#define USB_OBSERVE_REG(base)                    ((base)-&gt;OBSERVE)</span></div>
<div class="line"><a name="l18830"></a><span class="lineno">18830</span>&#160;<span class="preprocessor">#define USB_CONTROL_REG(base)                    ((base)-&gt;CONTROL)</span></div>
<div class="line"><a name="l18831"></a><span class="lineno">18831</span>&#160;<span class="preprocessor">#define USB_USBTRC0_REG(base)                    ((base)-&gt;USBTRC0)</span></div>
<div class="line"><a name="l18832"></a><span class="lineno">18832</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_REG(base)               ((base)-&gt;USBFRMADJUST)</span></div>
<div class="line"><a name="l18833"></a><span class="lineno">18833</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l18837"></a><span class="lineno">18837</span>&#160;</div>
<div class="line"><a name="l18838"></a><span class="lineno">18838</span>&#160;</div>
<div class="line"><a name="l18839"></a><span class="lineno">18839</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l18840"></a><span class="lineno">18840</span>&#160;<span class="comment">   -- USB Register Masks</span></div>
<div class="line"><a name="l18841"></a><span class="lineno">18841</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l18842"></a><span class="lineno">18842</span>&#160;</div>
<div class="line"><a name="l18848"></a><span class="lineno">18848</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div>
<div class="line"><a name="l18849"></a><span class="lineno">18849</span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div>
<div class="line"><a name="l18850"></a><span class="lineno">18850</span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div>
<div class="line"><a name="l18851"></a><span class="lineno">18851</span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div>
<div class="line"><a name="l18852"></a><span class="lineno">18852</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div>
<div class="line"><a name="l18853"></a><span class="lineno">18853</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div>
<div class="line"><a name="l18854"></a><span class="lineno">18854</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div>
<div class="line"><a name="l18855"></a><span class="lineno">18855</span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div>
<div class="line"><a name="l18856"></a><span class="lineno">18856</span>&#160;<span class="comment">/* REV Bit Fields */</span></div>
<div class="line"><a name="l18857"></a><span class="lineno">18857</span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div>
<div class="line"><a name="l18858"></a><span class="lineno">18858</span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div>
<div class="line"><a name="l18859"></a><span class="lineno">18859</span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div>
<div class="line"><a name="l18860"></a><span class="lineno">18860</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div>
<div class="line"><a name="l18861"></a><span class="lineno">18861</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div>
<div class="line"><a name="l18862"></a><span class="lineno">18862</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div>
<div class="line"><a name="l18863"></a><span class="lineno">18863</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div>
<div class="line"><a name="l18864"></a><span class="lineno">18864</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div>
<div class="line"><a name="l18865"></a><span class="lineno">18865</span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div>
<div class="line"><a name="l18866"></a><span class="lineno">18866</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div>
<div class="line"><a name="l18867"></a><span class="lineno">18867</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div>
<div class="line"><a name="l18868"></a><span class="lineno">18868</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div>
<div class="line"><a name="l18869"></a><span class="lineno">18869</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div>
<div class="line"><a name="l18870"></a><span class="lineno">18870</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div>
<div class="line"><a name="l18871"></a><span class="lineno">18871</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div>
<div class="line"><a name="l18872"></a><span class="lineno">18872</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div>
<div class="line"><a name="l18873"></a><span class="lineno">18873</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div>
<div class="line"><a name="l18874"></a><span class="lineno">18874</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div>
<div class="line"><a name="l18875"></a><span class="lineno">18875</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div>
<div class="line"><a name="l18876"></a><span class="lineno">18876</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div>
<div class="line"><a name="l18877"></a><span class="lineno">18877</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div>
<div class="line"><a name="l18878"></a><span class="lineno">18878</span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div>
<div class="line"><a name="l18879"></a><span class="lineno">18879</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div>
<div class="line"><a name="l18880"></a><span class="lineno">18880</span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div>
<div class="line"><a name="l18881"></a><span class="lineno">18881</span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div>
<div class="line"><a name="l18882"></a><span class="lineno">18882</span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div>
<div class="line"><a name="l18883"></a><span class="lineno">18883</span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div>
<div class="line"><a name="l18884"></a><span class="lineno">18884</span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div>
<div class="line"><a name="l18885"></a><span class="lineno">18885</span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div>
<div class="line"><a name="l18886"></a><span class="lineno">18886</span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div>
<div class="line"><a name="l18887"></a><span class="lineno">18887</span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div>
<div class="line"><a name="l18888"></a><span class="lineno">18888</span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div>
<div class="line"><a name="l18889"></a><span class="lineno">18889</span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div>
<div class="line"><a name="l18890"></a><span class="lineno">18890</span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div>
<div class="line"><a name="l18891"></a><span class="lineno">18891</span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div>
<div class="line"><a name="l18892"></a><span class="lineno">18892</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div>
<div class="line"><a name="l18893"></a><span class="lineno">18893</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div>
<div class="line"><a name="l18894"></a><span class="lineno">18894</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div>
<div class="line"><a name="l18895"></a><span class="lineno">18895</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div>
<div class="line"><a name="l18896"></a><span class="lineno">18896</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div>
<div class="line"><a name="l18897"></a><span class="lineno">18897</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div>
<div class="line"><a name="l18898"></a><span class="lineno">18898</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div>
<div class="line"><a name="l18899"></a><span class="lineno">18899</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div>
<div class="line"><a name="l18900"></a><span class="lineno">18900</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div>
<div class="line"><a name="l18901"></a><span class="lineno">18901</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div>
<div class="line"><a name="l18902"></a><span class="lineno">18902</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div>
<div class="line"><a name="l18903"></a><span class="lineno">18903</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div>
<div class="line"><a name="l18904"></a><span class="lineno">18904</span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div>
<div class="line"><a name="l18905"></a><span class="lineno">18905</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div>
<div class="line"><a name="l18906"></a><span class="lineno">18906</span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div>
<div class="line"><a name="l18907"></a><span class="lineno">18907</span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div>
<div class="line"><a name="l18908"></a><span class="lineno">18908</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div>
<div class="line"><a name="l18909"></a><span class="lineno">18909</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div>
<div class="line"><a name="l18910"></a><span class="lineno">18910</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div>
<div class="line"><a name="l18911"></a><span class="lineno">18911</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div>
<div class="line"><a name="l18912"></a><span class="lineno">18912</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div>
<div class="line"><a name="l18913"></a><span class="lineno">18913</span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div>
<div class="line"><a name="l18914"></a><span class="lineno">18914</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div>
<div class="line"><a name="l18915"></a><span class="lineno">18915</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div>
<div class="line"><a name="l18916"></a><span class="lineno">18916</span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div>
<div class="line"><a name="l18917"></a><span class="lineno">18917</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div>
<div class="line"><a name="l18918"></a><span class="lineno">18918</span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div>
<div class="line"><a name="l18919"></a><span class="lineno">18919</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div>
<div class="line"><a name="l18920"></a><span class="lineno">18920</span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div>
<div class="line"><a name="l18921"></a><span class="lineno">18921</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div>
<div class="line"><a name="l18922"></a><span class="lineno">18922</span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div>
<div class="line"><a name="l18923"></a><span class="lineno">18923</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div>
<div class="line"><a name="l18924"></a><span class="lineno">18924</span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div>
<div class="line"><a name="l18925"></a><span class="lineno">18925</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div>
<div class="line"><a name="l18926"></a><span class="lineno">18926</span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div>
<div class="line"><a name="l18927"></a><span class="lineno">18927</span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div>
<div class="line"><a name="l18928"></a><span class="lineno">18928</span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div>
<div class="line"><a name="l18929"></a><span class="lineno">18929</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div>
<div class="line"><a name="l18930"></a><span class="lineno">18930</span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div>
<div class="line"><a name="l18931"></a><span class="lineno">18931</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div>
<div class="line"><a name="l18932"></a><span class="lineno">18932</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div>
<div class="line"><a name="l18933"></a><span class="lineno">18933</span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div>
<div class="line"><a name="l18934"></a><span class="lineno">18934</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div>
<div class="line"><a name="l18935"></a><span class="lineno">18935</span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div>
<div class="line"><a name="l18936"></a><span class="lineno">18936</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div>
<div class="line"><a name="l18937"></a><span class="lineno">18937</span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div>
<div class="line"><a name="l18938"></a><span class="lineno">18938</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div>
<div class="line"><a name="l18939"></a><span class="lineno">18939</span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div>
<div class="line"><a name="l18940"></a><span class="lineno">18940</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div>
<div class="line"><a name="l18941"></a><span class="lineno">18941</span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div>
<div class="line"><a name="l18942"></a><span class="lineno">18942</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div>
<div class="line"><a name="l18943"></a><span class="lineno">18943</span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div>
<div class="line"><a name="l18944"></a><span class="lineno">18944</span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div>
<div class="line"><a name="l18945"></a><span class="lineno">18945</span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div>
<div class="line"><a name="l18946"></a><span class="lineno">18946</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div>
<div class="line"><a name="l18947"></a><span class="lineno">18947</span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div>
<div class="line"><a name="l18948"></a><span class="lineno">18948</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div>
<div class="line"><a name="l18949"></a><span class="lineno">18949</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div>
<div class="line"><a name="l18950"></a><span class="lineno">18950</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div>
<div class="line"><a name="l18951"></a><span class="lineno">18951</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div>
<div class="line"><a name="l18952"></a><span class="lineno">18952</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div>
<div class="line"><a name="l18953"></a><span class="lineno">18953</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div>
<div class="line"><a name="l18954"></a><span class="lineno">18954</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div>
<div class="line"><a name="l18955"></a><span class="lineno">18955</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div>
<div class="line"><a name="l18956"></a><span class="lineno">18956</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div>
<div class="line"><a name="l18957"></a><span class="lineno">18957</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div>
<div class="line"><a name="l18958"></a><span class="lineno">18958</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div>
<div class="line"><a name="l18959"></a><span class="lineno">18959</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div>
<div class="line"><a name="l18960"></a><span class="lineno">18960</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div>
<div class="line"><a name="l18961"></a><span class="lineno">18961</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div>
<div class="line"><a name="l18962"></a><span class="lineno">18962</span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div>
<div class="line"><a name="l18963"></a><span class="lineno">18963</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div>
<div class="line"><a name="l18964"></a><span class="lineno">18964</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div>
<div class="line"><a name="l18965"></a><span class="lineno">18965</span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div>
<div class="line"><a name="l18966"></a><span class="lineno">18966</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div>
<div class="line"><a name="l18967"></a><span class="lineno">18967</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div>
<div class="line"><a name="l18968"></a><span class="lineno">18968</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div>
<div class="line"><a name="l18969"></a><span class="lineno">18969</span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div>
<div class="line"><a name="l18970"></a><span class="lineno">18970</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div>
<div class="line"><a name="l18971"></a><span class="lineno">18971</span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div>
<div class="line"><a name="l18972"></a><span class="lineno">18972</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div>
<div class="line"><a name="l18973"></a><span class="lineno">18973</span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div>
<div class="line"><a name="l18974"></a><span class="lineno">18974</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div>
<div class="line"><a name="l18975"></a><span class="lineno">18975</span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div>
<div class="line"><a name="l18976"></a><span class="lineno">18976</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div>
<div class="line"><a name="l18977"></a><span class="lineno">18977</span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div>
<div class="line"><a name="l18978"></a><span class="lineno">18978</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div>
<div class="line"><a name="l18979"></a><span class="lineno">18979</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div>
<div class="line"><a name="l18980"></a><span class="lineno">18980</span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div>
<div class="line"><a name="l18981"></a><span class="lineno">18981</span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div>
<div class="line"><a name="l18982"></a><span class="lineno">18982</span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div>
<div class="line"><a name="l18983"></a><span class="lineno">18983</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div>
<div class="line"><a name="l18984"></a><span class="lineno">18984</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div>
<div class="line"><a name="l18985"></a><span class="lineno">18985</span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div>
<div class="line"><a name="l18986"></a><span class="lineno">18986</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div>
<div class="line"><a name="l18987"></a><span class="lineno">18987</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div>
<div class="line"><a name="l18988"></a><span class="lineno">18988</span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div>
<div class="line"><a name="l18989"></a><span class="lineno">18989</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div>
<div class="line"><a name="l18990"></a><span class="lineno">18990</span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div>
<div class="line"><a name="l18991"></a><span class="lineno">18991</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div>
<div class="line"><a name="l18992"></a><span class="lineno">18992</span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div>
<div class="line"><a name="l18993"></a><span class="lineno">18993</span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div>
<div class="line"><a name="l18994"></a><span class="lineno">18994</span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div>
<div class="line"><a name="l18995"></a><span class="lineno">18995</span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div>
<div class="line"><a name="l18996"></a><span class="lineno">18996</span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div>
<div class="line"><a name="l18997"></a><span class="lineno">18997</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div>
<div class="line"><a name="l18998"></a><span class="lineno">18998</span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div>
<div class="line"><a name="l18999"></a><span class="lineno">18999</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div>
<div class="line"><a name="l19000"></a><span class="lineno">19000</span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div>
<div class="line"><a name="l19001"></a><span class="lineno">19001</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div>
<div class="line"><a name="l19002"></a><span class="lineno">19002</span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div>
<div class="line"><a name="l19003"></a><span class="lineno">19003</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div>
<div class="line"><a name="l19004"></a><span class="lineno">19004</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div>
<div class="line"><a name="l19005"></a><span class="lineno">19005</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div>
<div class="line"><a name="l19006"></a><span class="lineno">19006</span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div>
<div class="line"><a name="l19007"></a><span class="lineno">19007</span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div>
<div class="line"><a name="l19008"></a><span class="lineno">19008</span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div>
<div class="line"><a name="l19009"></a><span class="lineno">19009</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div>
<div class="line"><a name="l19010"></a><span class="lineno">19010</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div>
<div class="line"><a name="l19011"></a><span class="lineno">19011</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div>
<div class="line"><a name="l19012"></a><span class="lineno">19012</span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div>
<div class="line"><a name="l19013"></a><span class="lineno">19013</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div>
<div class="line"><a name="l19014"></a><span class="lineno">19014</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div>
<div class="line"><a name="l19015"></a><span class="lineno">19015</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div>
<div class="line"><a name="l19016"></a><span class="lineno">19016</span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div>
<div class="line"><a name="l19017"></a><span class="lineno">19017</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div>
<div class="line"><a name="l19018"></a><span class="lineno">19018</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div>
<div class="line"><a name="l19019"></a><span class="lineno">19019</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div>
<div class="line"><a name="l19020"></a><span class="lineno">19020</span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div>
<div class="line"><a name="l19021"></a><span class="lineno">19021</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div>
<div class="line"><a name="l19022"></a><span class="lineno">19022</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div>
<div class="line"><a name="l19023"></a><span class="lineno">19023</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div>
<div class="line"><a name="l19024"></a><span class="lineno">19024</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div>
<div class="line"><a name="l19025"></a><span class="lineno">19025</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div>
<div class="line"><a name="l19026"></a><span class="lineno">19026</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div>
<div class="line"><a name="l19027"></a><span class="lineno">19027</span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div>
<div class="line"><a name="l19028"></a><span class="lineno">19028</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div>
<div class="line"><a name="l19029"></a><span class="lineno">19029</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div>
<div class="line"><a name="l19030"></a><span class="lineno">19030</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div>
<div class="line"><a name="l19031"></a><span class="lineno">19031</span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div>
<div class="line"><a name="l19032"></a><span class="lineno">19032</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div>
<div class="line"><a name="l19033"></a><span class="lineno">19033</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div>
<div class="line"><a name="l19034"></a><span class="lineno">19034</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div>
<div class="line"><a name="l19035"></a><span class="lineno">19035</span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div>
<div class="line"><a name="l19036"></a><span class="lineno">19036</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div>
<div class="line"><a name="l19037"></a><span class="lineno">19037</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div>
<div class="line"><a name="l19038"></a><span class="lineno">19038</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div>
<div class="line"><a name="l19039"></a><span class="lineno">19039</span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div>
<div class="line"><a name="l19040"></a><span class="lineno">19040</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div>
<div class="line"><a name="l19041"></a><span class="lineno">19041</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div>
<div class="line"><a name="l19042"></a><span class="lineno">19042</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div>
<div class="line"><a name="l19043"></a><span class="lineno">19043</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div>
<div class="line"><a name="l19044"></a><span class="lineno">19044</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div>
<div class="line"><a name="l19045"></a><span class="lineno">19045</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div>
<div class="line"><a name="l19046"></a><span class="lineno">19046</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div>
<div class="line"><a name="l19047"></a><span class="lineno">19047</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div>
<div class="line"><a name="l19048"></a><span class="lineno">19048</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div>
<div class="line"><a name="l19049"></a><span class="lineno">19049</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div>
<div class="line"><a name="l19050"></a><span class="lineno">19050</span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div>
<div class="line"><a name="l19051"></a><span class="lineno">19051</span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div>
<div class="line"><a name="l19052"></a><span class="lineno">19052</span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div>
<div class="line"><a name="l19053"></a><span class="lineno">19053</span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div>
<div class="line"><a name="l19054"></a><span class="lineno">19054</span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div>
<div class="line"><a name="l19055"></a><span class="lineno">19055</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div>
<div class="line"><a name="l19056"></a><span class="lineno">19056</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div>
<div class="line"><a name="l19057"></a><span class="lineno">19057</span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div>
<div class="line"><a name="l19058"></a><span class="lineno">19058</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div>
<div class="line"><a name="l19059"></a><span class="lineno">19059</span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div>
<div class="line"><a name="l19060"></a><span class="lineno">19060</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div>
<div class="line"><a name="l19061"></a><span class="lineno">19061</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div>
<div class="line"><a name="l19062"></a><span class="lineno">19062</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div>
<div class="line"><a name="l19063"></a><span class="lineno">19063</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div>
<div class="line"><a name="l19064"></a><span class="lineno">19064</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div>
<div class="line"><a name="l19065"></a><span class="lineno">19065</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div>
<div class="line"><a name="l19066"></a><span class="lineno">19066</span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div>
<div class="line"><a name="l19067"></a><span class="lineno">19067</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div>
<div class="line"><a name="l19068"></a><span class="lineno">19068</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div>
<div class="line"><a name="l19069"></a><span class="lineno">19069</span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div>
<div class="line"><a name="l19070"></a><span class="lineno">19070</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div>
<div class="line"><a name="l19071"></a><span class="lineno">19071</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div>
<div class="line"><a name="l19072"></a><span class="lineno">19072</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div>
<div class="line"><a name="l19073"></a><span class="lineno">19073</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div>
<div class="line"><a name="l19074"></a><span class="lineno">19074</span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div>
<div class="line"><a name="l19075"></a><span class="lineno">19075</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div>
<div class="line"><a name="l19076"></a><span class="lineno">19076</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div>
<div class="line"><a name="l19077"></a><span class="lineno">19077</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div>
<div class="line"><a name="l19078"></a><span class="lineno">19078</span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div>
<div class="line"><a name="l19079"></a><span class="lineno">19079</span>&#160;<span class="comment">/* USBFRMADJUST Bit Fields */</span></div>
<div class="line"><a name="l19080"></a><span class="lineno">19080</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_MASK                0xFFu</span></div>
<div class="line"><a name="l19081"></a><span class="lineno">19081</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ_SHIFT               0</span></div>
<div class="line"><a name="l19082"></a><span class="lineno">19082</span>&#160;<span class="preprocessor">#define USB_USBFRMADJUST_ADJ(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_USBFRMADJUST_ADJ_SHIFT))&amp;USB_USBFRMADJUST_ADJ_MASK)</span></div>
<div class="line"><a name="l19083"></a><span class="lineno">19083</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div>
<div class="line"><a name="l19087"></a><span class="lineno">19087</span>&#160;</div>
<div class="line"><a name="l19088"></a><span class="lineno">19088</span>&#160;</div>
<div class="line"><a name="l19089"></a><span class="lineno">19089</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l19091"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral.html#ga598ff5eb20a0551af232710b3f27640a">19091</a></span>&#160;<span class="preprocessor">#define USB0_BASE_PTR                            ((USB_MemMapPtr)0x40072000u)</span></div>
<div class="line"><a name="l19092"></a><span class="lineno">19092</span>&#160;</div>
<div class="line"><a name="l19093"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral.html#gabb481a231c7c57907377d7ee985f826c">19093</a></span>&#160;<span class="preprocessor">#define USB_BASE_PTRS                            { USB0_BASE_PTR }</span></div>
<div class="line"><a name="l19094"></a><span class="lineno">19094</span>&#160;</div>
<div class="line"><a name="l19095"></a><span class="lineno">19095</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l19096"></a><span class="lineno">19096</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div>
<div class="line"><a name="l19097"></a><span class="lineno">19097</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l19098"></a><span class="lineno">19098</span>&#160;</div>
<div class="line"><a name="l19105"></a><span class="lineno">19105</span>&#160;<span class="comment">/* USB - Register instance definitions */</span></div>
<div class="line"><a name="l19106"></a><span class="lineno">19106</span>&#160;<span class="comment">/* USB0 */</span></div>
<div class="line"><a name="l19107"></a><span class="lineno">19107</span>&#160;<span class="preprocessor">#define USB0_PERID                               USB_PERID_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19108"></a><span class="lineno">19108</span>&#160;<span class="preprocessor">#define USB0_IDCOMP                              USB_IDCOMP_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19109"></a><span class="lineno">19109</span>&#160;<span class="preprocessor">#define USB0_REV                                 USB_REV_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19110"></a><span class="lineno">19110</span>&#160;<span class="preprocessor">#define USB0_ADDINFO                             USB_ADDINFO_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19111"></a><span class="lineno">19111</span>&#160;<span class="preprocessor">#define USB0_OTGISTAT                            USB_OTGISTAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19112"></a><span class="lineno">19112</span>&#160;<span class="preprocessor">#define USB0_OTGICR                              USB_OTGICR_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19113"></a><span class="lineno">19113</span>&#160;<span class="preprocessor">#define USB0_OTGSTAT                             USB_OTGSTAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19114"></a><span class="lineno">19114</span>&#160;<span class="preprocessor">#define USB0_OTGCTL                              USB_OTGCTL_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19115"></a><span class="lineno">19115</span>&#160;<span class="preprocessor">#define USB0_ISTAT                               USB_ISTAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19116"></a><span class="lineno">19116</span>&#160;<span class="preprocessor">#define USB0_INTEN                               USB_INTEN_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19117"></a><span class="lineno">19117</span>&#160;<span class="preprocessor">#define USB0_ERRSTAT                             USB_ERRSTAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19118"></a><span class="lineno">19118</span>&#160;<span class="preprocessor">#define USB0_ERREN                               USB_ERREN_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19119"></a><span class="lineno">19119</span>&#160;<span class="preprocessor">#define USB0_STAT                                USB_STAT_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19120"></a><span class="lineno">19120</span>&#160;<span class="preprocessor">#define USB0_CTL                                 USB_CTL_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19121"></a><span class="lineno">19121</span>&#160;<span class="preprocessor">#define USB0_ADDR                                USB_ADDR_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19122"></a><span class="lineno">19122</span>&#160;<span class="preprocessor">#define USB0_BDTPAGE1                            USB_BDTPAGE1_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19123"></a><span class="lineno">19123</span>&#160;<span class="preprocessor">#define USB0_FRMNUML                             USB_FRMNUML_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19124"></a><span class="lineno">19124</span>&#160;<span class="preprocessor">#define USB0_FRMNUMH                             USB_FRMNUMH_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19125"></a><span class="lineno">19125</span>&#160;<span class="preprocessor">#define USB0_TOKEN                               USB_TOKEN_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19126"></a><span class="lineno">19126</span>&#160;<span class="preprocessor">#define USB0_SOFTHLD                             USB_SOFTHLD_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19127"></a><span class="lineno">19127</span>&#160;<span class="preprocessor">#define USB0_BDTPAGE2                            USB_BDTPAGE2_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19128"></a><span class="lineno">19128</span>&#160;<span class="preprocessor">#define USB0_BDTPAGE3                            USB_BDTPAGE3_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19129"></a><span class="lineno">19129</span>&#160;<span class="preprocessor">#define USB0_ENDPT0                              USB_ENDPT_REG(USB0_BASE_PTR,0)</span></div>
<div class="line"><a name="l19130"></a><span class="lineno">19130</span>&#160;<span class="preprocessor">#define USB0_ENDPT1                              USB_ENDPT_REG(USB0_BASE_PTR,1)</span></div>
<div class="line"><a name="l19131"></a><span class="lineno">19131</span>&#160;<span class="preprocessor">#define USB0_ENDPT2                              USB_ENDPT_REG(USB0_BASE_PTR,2)</span></div>
<div class="line"><a name="l19132"></a><span class="lineno">19132</span>&#160;<span class="preprocessor">#define USB0_ENDPT3                              USB_ENDPT_REG(USB0_BASE_PTR,3)</span></div>
<div class="line"><a name="l19133"></a><span class="lineno">19133</span>&#160;<span class="preprocessor">#define USB0_ENDPT4                              USB_ENDPT_REG(USB0_BASE_PTR,4)</span></div>
<div class="line"><a name="l19134"></a><span class="lineno">19134</span>&#160;<span class="preprocessor">#define USB0_ENDPT5                              USB_ENDPT_REG(USB0_BASE_PTR,5)</span></div>
<div class="line"><a name="l19135"></a><span class="lineno">19135</span>&#160;<span class="preprocessor">#define USB0_ENDPT6                              USB_ENDPT_REG(USB0_BASE_PTR,6)</span></div>
<div class="line"><a name="l19136"></a><span class="lineno">19136</span>&#160;<span class="preprocessor">#define USB0_ENDPT7                              USB_ENDPT_REG(USB0_BASE_PTR,7)</span></div>
<div class="line"><a name="l19137"></a><span class="lineno">19137</span>&#160;<span class="preprocessor">#define USB0_ENDPT8                              USB_ENDPT_REG(USB0_BASE_PTR,8)</span></div>
<div class="line"><a name="l19138"></a><span class="lineno">19138</span>&#160;<span class="preprocessor">#define USB0_ENDPT9                              USB_ENDPT_REG(USB0_BASE_PTR,9)</span></div>
<div class="line"><a name="l19139"></a><span class="lineno">19139</span>&#160;<span class="preprocessor">#define USB0_ENDPT10                             USB_ENDPT_REG(USB0_BASE_PTR,10)</span></div>
<div class="line"><a name="l19140"></a><span class="lineno">19140</span>&#160;<span class="preprocessor">#define USB0_ENDPT11                             USB_ENDPT_REG(USB0_BASE_PTR,11)</span></div>
<div class="line"><a name="l19141"></a><span class="lineno">19141</span>&#160;<span class="preprocessor">#define USB0_ENDPT12                             USB_ENDPT_REG(USB0_BASE_PTR,12)</span></div>
<div class="line"><a name="l19142"></a><span class="lineno">19142</span>&#160;<span class="preprocessor">#define USB0_ENDPT13                             USB_ENDPT_REG(USB0_BASE_PTR,13)</span></div>
<div class="line"><a name="l19143"></a><span class="lineno">19143</span>&#160;<span class="preprocessor">#define USB0_ENDPT14                             USB_ENDPT_REG(USB0_BASE_PTR,14)</span></div>
<div class="line"><a name="l19144"></a><span class="lineno">19144</span>&#160;<span class="preprocessor">#define USB0_ENDPT15                             USB_ENDPT_REG(USB0_BASE_PTR,15)</span></div>
<div class="line"><a name="l19145"></a><span class="lineno">19145</span>&#160;<span class="preprocessor">#define USB0_USBCTRL                             USB_USBCTRL_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19146"></a><span class="lineno">19146</span>&#160;<span class="preprocessor">#define USB0_OBSERVE                             USB_OBSERVE_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19147"></a><span class="lineno">19147</span>&#160;<span class="preprocessor">#define USB0_CONTROL                             USB_CONTROL_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19148"></a><span class="lineno">19148</span>&#160;<span class="preprocessor">#define USB0_USBTRC0                             USB_USBTRC0_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19149"></a><span class="lineno">19149</span>&#160;<span class="preprocessor">#define USB0_USBFRMADJUST                        USB_USBFRMADJUST_REG(USB0_BASE_PTR)</span></div>
<div class="line"><a name="l19150"></a><span class="lineno">19150</span>&#160;</div>
<div class="line"><a name="l19151"></a><span class="lineno">19151</span>&#160;<span class="comment">/* USB - Register array accessors */</span></div>
<div class="line"><a name="l19152"></a><span class="lineno">19152</span>&#160;<span class="preprocessor">#define USB0_ENDPT(index)                        USB_ENDPT_REG(USB0_BASE_PTR,index)</span></div>
<div class="line"><a name="l19153"></a><span class="lineno">19153</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l19157"></a><span class="lineno">19157</span>&#160;</div>
<div class="line"><a name="l19158"></a><span class="lineno">19158</span>&#160; <span class="comment">/* end of group USB_Peripheral */</span></div>
<div class="line"><a name="l19162"></a><span class="lineno">19162</span>&#160;</div>
<div class="line"><a name="l19163"></a><span class="lineno">19163</span>&#160;</div>
<div class="line"><a name="l19164"></a><span class="lineno">19164</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l19165"></a><span class="lineno">19165</span>&#160;<span class="comment">   -- USBDCD</span></div>
<div class="line"><a name="l19166"></a><span class="lineno">19166</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l19167"></a><span class="lineno">19167</span>&#160;</div>
<div class="line"><a name="l19174"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___mem_map.html">19174</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_s_b_d_c_d___mem_map.html">USBDCD_MemMap</a> {</div>
<div class="line"><a name="l19175"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___mem_map.html#a6d1149f9d598e71d5f6d5cf12ab1a5d5">19175</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_d_c_d___mem_map.html#a6d1149f9d598e71d5f6d5cf12ab1a5d5">CONTROL</a>;                                </div>
<div class="line"><a name="l19176"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___mem_map.html#a86ba3b0e7a077a4b9afbe207f335216c">19176</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_d_c_d___mem_map.html#a86ba3b0e7a077a4b9afbe207f335216c">CLOCK</a>;                                  </div>
<div class="line"><a name="l19177"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___mem_map.html#aef7d6303adc8b41b479d65f8f1d4c3e2">19177</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_d_c_d___mem_map.html#aef7d6303adc8b41b479d65f8f1d4c3e2">STATUS</a>;                                 </div>
<div class="line"><a name="l19178"></a><span class="lineno">19178</span>&#160;  uint8_t RESERVED_0[4];</div>
<div class="line"><a name="l19179"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___mem_map.html#aecfb36e34db08abcd8984d10a9f87e7c">19179</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_d_c_d___mem_map.html#aecfb36e34db08abcd8984d10a9f87e7c">TIMER0</a>;                                 </div>
<div class="line"><a name="l19180"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___mem_map.html#aa8bcdbeba3cbd7a27281d317ba5484e9">19180</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_d_c_d___mem_map.html#aa8bcdbeba3cbd7a27281d317ba5484e9">TIMER1</a>;                                 </div>
<div class="line"><a name="l19181"></a><span class="lineno"><a class="line" href="struct_u_s_b_d_c_d___mem_map.html#abaa84a33ed5173cf08f87f3590a3f035">19181</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_d_c_d___mem_map.html#abaa84a33ed5173cf08f87f3590a3f035">TIMER2</a>;                                 </div>
<div class="line"><a name="l19182"></a><span class="lineno">19182</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_s_b_d_c_d___peripheral.html#gad6e68bd3ca7f14168c34ff5e824dd321">USBDCD_MemMapPtr</a>;</div>
<div class="line"><a name="l19183"></a><span class="lineno">19183</span>&#160;</div>
<div class="line"><a name="l19184"></a><span class="lineno">19184</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l19185"></a><span class="lineno">19185</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div>
<div class="line"><a name="l19186"></a><span class="lineno">19186</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l19187"></a><span class="lineno">19187</span>&#160;</div>
<div class="line"><a name="l19194"></a><span class="lineno">19194</span>&#160;<span class="comment">/* USBDCD - Register accessors */</span></div>
<div class="line"><a name="l19195"></a><span class="lineno">19195</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_REG(base)                 ((base)-&gt;CONTROL)</span></div>
<div class="line"><a name="l19196"></a><span class="lineno">19196</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_REG(base)                   ((base)-&gt;CLOCK)</span></div>
<div class="line"><a name="l19197"></a><span class="lineno">19197</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_REG(base)                  ((base)-&gt;STATUS)</span></div>
<div class="line"><a name="l19198"></a><span class="lineno">19198</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_REG(base)                  ((base)-&gt;TIMER0)</span></div>
<div class="line"><a name="l19199"></a><span class="lineno">19199</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_REG(base)                  ((base)-&gt;TIMER1)</span></div>
<div class="line"><a name="l19200"></a><span class="lineno">19200</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_REG(base)                  ((base)-&gt;TIMER2)</span></div>
<div class="line"><a name="l19201"></a><span class="lineno">19201</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l19205"></a><span class="lineno">19205</span>&#160;</div>
<div class="line"><a name="l19206"></a><span class="lineno">19206</span>&#160;</div>
<div class="line"><a name="l19207"></a><span class="lineno">19207</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l19208"></a><span class="lineno">19208</span>&#160;<span class="comment">   -- USBDCD Register Masks</span></div>
<div class="line"><a name="l19209"></a><span class="lineno">19209</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l19210"></a><span class="lineno">19210</span>&#160;</div>
<div class="line"><a name="l19216"></a><span class="lineno">19216</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div>
<div class="line"><a name="l19217"></a><span class="lineno">19217</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_MASK                 0x1u</span></div>
<div class="line"><a name="l19218"></a><span class="lineno">19218</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_SHIFT                0</span></div>
<div class="line"><a name="l19219"></a><span class="lineno">19219</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_MASK                   0x100u</span></div>
<div class="line"><a name="l19220"></a><span class="lineno">19220</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_SHIFT                  8</span></div>
<div class="line"><a name="l19221"></a><span class="lineno">19221</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_MASK                   0x10000u</span></div>
<div class="line"><a name="l19222"></a><span class="lineno">19222</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_SHIFT                  16</span></div>
<div class="line"><a name="l19223"></a><span class="lineno">19223</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_MASK                0x1000000u</span></div>
<div class="line"><a name="l19224"></a><span class="lineno">19224</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_SHIFT               24</span></div>
<div class="line"><a name="l19225"></a><span class="lineno">19225</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_MASK                   0x2000000u</span></div>
<div class="line"><a name="l19226"></a><span class="lineno">19226</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_SHIFT                  25</span></div>
<div class="line"><a name="l19227"></a><span class="lineno">19227</span>&#160;<span class="comment">/* CLOCK Bit Fields */</span></div>
<div class="line"><a name="l19228"></a><span class="lineno">19228</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_MASK             0x1u</span></div>
<div class="line"><a name="l19229"></a><span class="lineno">19229</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT            0</span></div>
<div class="line"><a name="l19230"></a><span class="lineno">19230</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_MASK            0xFFCu</span></div>
<div class="line"><a name="l19231"></a><span class="lineno">19231</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT           2</span></div>
<div class="line"><a name="l19232"></a><span class="lineno">19232</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&amp;USBDCD_CLOCK_CLOCK_SPEED_MASK)</span></div>
<div class="line"><a name="l19233"></a><span class="lineno">19233</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div>
<div class="line"><a name="l19234"></a><span class="lineno">19234</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_MASK               0x30000u</span></div>
<div class="line"><a name="l19235"></a><span class="lineno">19235</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_SHIFT              16</span></div>
<div class="line"><a name="l19236"></a><span class="lineno">19236</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_RES_SHIFT))&amp;USBDCD_STATUS_SEQ_RES_MASK)</span></div>
<div class="line"><a name="l19237"></a><span class="lineno">19237</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_MASK              0xC0000u</span></div>
<div class="line"><a name="l19238"></a><span class="lineno">19238</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_SHIFT             18</span></div>
<div class="line"><a name="l19239"></a><span class="lineno">19239</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_STAT_SHIFT))&amp;USBDCD_STATUS_SEQ_STAT_MASK)</span></div>
<div class="line"><a name="l19240"></a><span class="lineno">19240</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_MASK                   0x100000u</span></div>
<div class="line"><a name="l19241"></a><span class="lineno">19241</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_SHIFT                  20</span></div>
<div class="line"><a name="l19242"></a><span class="lineno">19242</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_MASK                    0x200000u</span></div>
<div class="line"><a name="l19243"></a><span class="lineno">19243</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_SHIFT                   21</span></div>
<div class="line"><a name="l19244"></a><span class="lineno">19244</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_MASK                0x400000u</span></div>
<div class="line"><a name="l19245"></a><span class="lineno">19245</span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_SHIFT               22</span></div>
<div class="line"><a name="l19246"></a><span class="lineno">19246</span>&#160;<span class="comment">/* TIMER0 Bit Fields */</span></div>
<div class="line"><a name="l19247"></a><span class="lineno">19247</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_MASK              0xFFFu</span></div>
<div class="line"><a name="l19248"></a><span class="lineno">19248</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_SHIFT             0</span></div>
<div class="line"><a name="l19249"></a><span class="lineno">19249</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TUNITCON_SHIFT))&amp;USBDCD_TIMER0_TUNITCON_MASK)</span></div>
<div class="line"><a name="l19250"></a><span class="lineno">19250</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_MASK             0x3FF0000u</span></div>
<div class="line"><a name="l19251"></a><span class="lineno">19251</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_SHIFT            16</span></div>
<div class="line"><a name="l19252"></a><span class="lineno">19252</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TSEQ_INIT_SHIFT))&amp;USBDCD_TIMER0_TSEQ_INIT_MASK)</span></div>
<div class="line"><a name="l19253"></a><span class="lineno">19253</span>&#160;<span class="comment">/* TIMER1 Bit Fields */</span></div>
<div class="line"><a name="l19254"></a><span class="lineno">19254</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_MASK            0x3FFu</span></div>
<div class="line"><a name="l19255"></a><span class="lineno">19255</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT           0</span></div>
<div class="line"><a name="l19256"></a><span class="lineno">19256</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&amp;USBDCD_TIMER1_TVDPSRC_ON_MASK)</span></div>
<div class="line"><a name="l19257"></a><span class="lineno">19257</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_MASK             0x3FF0000u</span></div>
<div class="line"><a name="l19258"></a><span class="lineno">19258</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_SHIFT            16</span></div>
<div class="line"><a name="l19259"></a><span class="lineno">19259</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TDCD_DBNC_SHIFT))&amp;USBDCD_TIMER1_TDCD_DBNC_MASK)</span></div>
<div class="line"><a name="l19260"></a><span class="lineno">19260</span>&#160;<span class="comment">/* TIMER2 Bit Fields */</span></div>
<div class="line"><a name="l19261"></a><span class="lineno">19261</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_MASK              0xFu</span></div>
<div class="line"><a name="l19262"></a><span class="lineno">19262</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_SHIFT             0</span></div>
<div class="line"><a name="l19263"></a><span class="lineno">19263</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_CHECK_DM_SHIFT))&amp;USBDCD_TIMER2_CHECK_DM_MASK)</span></div>
<div class="line"><a name="l19264"></a><span class="lineno">19264</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_MASK           0x3FF0000u</span></div>
<div class="line"><a name="l19265"></a><span class="lineno">19265</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_SHIFT          16</span></div>
<div class="line"><a name="l19266"></a><span class="lineno">19266</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_TVDPSRC_CON_SHIFT))&amp;USBDCD_TIMER2_TVDPSRC_CON_MASK)</span></div>
<div class="line"><a name="l19267"></a><span class="lineno">19267</span>&#160; <span class="comment">/* end of group USBDCD_Register_Masks */</span></div>
<div class="line"><a name="l19271"></a><span class="lineno">19271</span>&#160;</div>
<div class="line"><a name="l19272"></a><span class="lineno">19272</span>&#160;</div>
<div class="line"><a name="l19273"></a><span class="lineno">19273</span>&#160;<span class="comment">/* USBDCD - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l19275"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral.html#ga6289dc687e9b991508629237aeb61755">19275</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTR                          ((USBDCD_MemMapPtr)0x40035000u)</span></div>
<div class="line"><a name="l19276"></a><span class="lineno">19276</span>&#160;</div>
<div class="line"><a name="l19277"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral.html#ga343ff2427307e24846cef614df7cea8a">19277</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTRS                         { USBDCD_BASE_PTR }</span></div>
<div class="line"><a name="l19278"></a><span class="lineno">19278</span>&#160;</div>
<div class="line"><a name="l19279"></a><span class="lineno">19279</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l19280"></a><span class="lineno">19280</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div>
<div class="line"><a name="l19281"></a><span class="lineno">19281</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l19282"></a><span class="lineno">19282</span>&#160;</div>
<div class="line"><a name="l19289"></a><span class="lineno">19289</span>&#160;<span class="comment">/* USBDCD - Register instance definitions */</span></div>
<div class="line"><a name="l19290"></a><span class="lineno">19290</span>&#160;<span class="comment">/* USBDCD */</span></div>
<div class="line"><a name="l19291"></a><span class="lineno">19291</span>&#160;<span class="preprocessor">#define USBDCD_CONTROL                           USBDCD_CONTROL_REG(USBDCD_BASE_PTR)</span></div>
<div class="line"><a name="l19292"></a><span class="lineno">19292</span>&#160;<span class="preprocessor">#define USBDCD_CLOCK                             USBDCD_CLOCK_REG(USBDCD_BASE_PTR)</span></div>
<div class="line"><a name="l19293"></a><span class="lineno">19293</span>&#160;<span class="preprocessor">#define USBDCD_STATUS                            USBDCD_STATUS_REG(USBDCD_BASE_PTR)</span></div>
<div class="line"><a name="l19294"></a><span class="lineno">19294</span>&#160;<span class="preprocessor">#define USBDCD_TIMER0                            USBDCD_TIMER0_REG(USBDCD_BASE_PTR)</span></div>
<div class="line"><a name="l19295"></a><span class="lineno">19295</span>&#160;<span class="preprocessor">#define USBDCD_TIMER1                            USBDCD_TIMER1_REG(USBDCD_BASE_PTR)</span></div>
<div class="line"><a name="l19296"></a><span class="lineno">19296</span>&#160;<span class="preprocessor">#define USBDCD_TIMER2                            USBDCD_TIMER2_REG(USBDCD_BASE_PTR)</span></div>
<div class="line"><a name="l19297"></a><span class="lineno">19297</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l19301"></a><span class="lineno">19301</span>&#160;</div>
<div class="line"><a name="l19302"></a><span class="lineno">19302</span>&#160; <span class="comment">/* end of group USBDCD_Peripheral */</span></div>
<div class="line"><a name="l19306"></a><span class="lineno">19306</span>&#160;</div>
<div class="line"><a name="l19307"></a><span class="lineno">19307</span>&#160;</div>
<div class="line"><a name="l19308"></a><span class="lineno">19308</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l19309"></a><span class="lineno">19309</span>&#160;<span class="comment">   -- USBHS</span></div>
<div class="line"><a name="l19310"></a><span class="lineno">19310</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l19311"></a><span class="lineno">19311</span>&#160;</div>
<div class="line"><a name="l19318"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html">19318</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_s_b_h_s___mem_map.html">USBHS_MemMap</a> {</div>
<div class="line"><a name="l19319"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a3358adaf9078bf47a19ac176de27fb3d">19319</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a3358adaf9078bf47a19ac176de27fb3d">ID</a>;                                     </div>
<div class="line"><a name="l19320"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#abf62294144221450dac968fe1598f745">19320</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#abf62294144221450dac968fe1598f745">HWGENERAL</a>;                              </div>
<div class="line"><a name="l19321"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a23b580e1655533bb112fd6e4d2a60e71">19321</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a23b580e1655533bb112fd6e4d2a60e71">HWHOST</a>;                                 </div>
<div class="line"><a name="l19322"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a107edcad73cd5c798c766e09940f3d7d">19322</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a107edcad73cd5c798c766e09940f3d7d">HWDEVICE</a>;                               </div>
<div class="line"><a name="l19323"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a2ea6ab8550283d6c27c79416fd767954">19323</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a2ea6ab8550283d6c27c79416fd767954">HWTXBUF</a>;                                </div>
<div class="line"><a name="l19324"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a6d3e0350ab617222d58e51b9748a25df">19324</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a6d3e0350ab617222d58e51b9748a25df">HWRXBUF</a>;                                </div>
<div class="line"><a name="l19325"></a><span class="lineno">19325</span>&#160;  uint8_t RESERVED_0[104];</div>
<div class="line"><a name="l19326"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a163a112733db4f36b2efceb85179a846">19326</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a163a112733db4f36b2efceb85179a846">GPTIMER0LD</a>;                             </div>
<div class="line"><a name="l19327"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a60b5ac2618429761b81716b5839c960a">19327</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a60b5ac2618429761b81716b5839c960a">GPTIMER0CTL</a>;                            </div>
<div class="line"><a name="l19328"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a1243aa3b80b401c703ae05fb205957e2">19328</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a1243aa3b80b401c703ae05fb205957e2">GPTIMER1LD</a>;                             </div>
<div class="line"><a name="l19329"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a53cb9dae742446a00ef3a3024f8274bb">19329</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a53cb9dae742446a00ef3a3024f8274bb">GPTIMER1CTL</a>;                            </div>
<div class="line"><a name="l19330"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a17e03138a07af56c6f742f0140fff491">19330</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a17e03138a07af56c6f742f0140fff491">USB_SBUSCFG</a>;                            </div>
<div class="line"><a name="l19331"></a><span class="lineno">19331</span>&#160;  uint8_t RESERVED_1[108];</div>
<div class="line"><a name="l19332"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a619bd669ea184df3bc0fefa28b266c9f">19332</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a619bd669ea184df3bc0fefa28b266c9f">HCIVERSION</a>;                             </div>
<div class="line"><a name="l19333"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#ad570cfba844f3beb44fb4f16d996b31a">19333</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#ad570cfba844f3beb44fb4f16d996b31a">HCSPARAMS</a>;                              </div>
<div class="line"><a name="l19334"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a2f51d62adad266eff6d3e0fdd7c54d28">19334</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a2f51d62adad266eff6d3e0fdd7c54d28">HCCPARAMS</a>;                              </div>
<div class="line"><a name="l19335"></a><span class="lineno">19335</span>&#160;  uint8_t RESERVED_2[22];</div>
<div class="line"><a name="l19336"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#ac033788854eae485a1d9a238c06abcdc">19336</a></span>&#160;  uint16_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#ac033788854eae485a1d9a238c06abcdc">DCIVERSION</a>;                             </div>
<div class="line"><a name="l19337"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a0cdb6769bd78be6c996576f92d8d008f">19337</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a0cdb6769bd78be6c996576f92d8d008f">DCCPARAMS</a>;                              </div>
<div class="line"><a name="l19338"></a><span class="lineno">19338</span>&#160;  uint8_t RESERVED_3[24];</div>
<div class="line"><a name="l19339"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#acdfe9bbb777051ac2acb45a518f431ca">19339</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#acdfe9bbb777051ac2acb45a518f431ca">USBCMD</a>;                                 </div>
<div class="line"><a name="l19340"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#ab651a6e6b81d8e4f97a9637833cc45b2">19340</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#ab651a6e6b81d8e4f97a9637833cc45b2">USBSTS</a>;                                 </div>
<div class="line"><a name="l19341"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a60f0b13c9094057219dc6cbddd5e9f4a">19341</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a60f0b13c9094057219dc6cbddd5e9f4a">USBINTR</a>;                                </div>
<div class="line"><a name="l19342"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a1da0dd96308b41481bf16c509d8993dc">19342</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a1da0dd96308b41481bf16c509d8993dc">FRINDEX</a>;                                </div>
<div class="line"><a name="l19343"></a><span class="lineno">19343</span>&#160;  uint8_t RESERVED_4[4];</div>
<div class="line"><a name="l19344"></a><span class="lineno">19344</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x154 */</span></div>
<div class="line"><a name="l19345"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a1c6faf55365b2399ddb69d8a7d76d63d">19345</a></span>&#160;    uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a1c6faf55365b2399ddb69d8a7d76d63d">DEVICEADDR</a>;                             </div>
<div class="line"><a name="l19346"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a17104676a5c5f73116d9d0df087f06e4">19346</a></span>&#160;    uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a17104676a5c5f73116d9d0df087f06e4">PERIODICLISTBASE</a>;                       </div>
<div class="line"><a name="l19347"></a><span class="lineno">19347</span>&#160;  };</div>
<div class="line"><a name="l19348"></a><span class="lineno">19348</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x158 */</span></div>
<div class="line"><a name="l19349"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a23476132035d540710e6723105472ad2">19349</a></span>&#160;    uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a23476132035d540710e6723105472ad2">ASYNCLISTADDR</a>;                          </div>
<div class="line"><a name="l19350"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a6dcba06cfa08c72f47f505147544a785">19350</a></span>&#160;    uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a6dcba06cfa08c72f47f505147544a785">EPLISTADDR</a>;                             </div>
<div class="line"><a name="l19351"></a><span class="lineno">19351</span>&#160;  };</div>
<div class="line"><a name="l19352"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#ab6b71bd9352f7fd35f0a435d5a7865f5">19352</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#ab6b71bd9352f7fd35f0a435d5a7865f5">TTCTRL</a>;                                 </div>
<div class="line"><a name="l19353"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a9b684ca58668dd09b45347f5c341378a">19353</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a9b684ca58668dd09b45347f5c341378a">BURSTSIZE</a>;                              </div>
<div class="line"><a name="l19354"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a4ed32f4e5db7b0ebe39bd635b26f0707">19354</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a4ed32f4e5db7b0ebe39bd635b26f0707">TXFILLTUNING</a>;                           </div>
<div class="line"><a name="l19355"></a><span class="lineno">19355</span>&#160;  uint8_t RESERVED_5[8];</div>
<div class="line"><a name="l19356"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#ab75bbe78d1737fdbb0e5aefb2a169acc">19356</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#ab75bbe78d1737fdbb0e5aefb2a169acc">ULPI_VIEWPORT</a>;                          </div>
<div class="line"><a name="l19357"></a><span class="lineno">19357</span>&#160;  uint8_t RESERVED_6[4];</div>
<div class="line"><a name="l19358"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#abc277089be0f8b1082f3d4399500c7f9">19358</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#abc277089be0f8b1082f3d4399500c7f9">ENDPTNAK</a>;                               </div>
<div class="line"><a name="l19359"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#adb6f3f5cdd6d92db2e6342093a6b1217">19359</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#adb6f3f5cdd6d92db2e6342093a6b1217">ENDPTNAKEN</a>;                             </div>
<div class="line"><a name="l19360"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a39c994d2356d99a8308d73cb9d89cb78">19360</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a39c994d2356d99a8308d73cb9d89cb78">CONFIGFLAG</a>;                             </div>
<div class="line"><a name="l19361"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#ab9d19f0a7d75a0719e21dec6c883577e">19361</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#ab9d19f0a7d75a0719e21dec6c883577e">PORTSC1</a>;                                </div>
<div class="line"><a name="l19362"></a><span class="lineno">19362</span>&#160;  uint8_t RESERVED_7[28];</div>
<div class="line"><a name="l19363"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#ae9adf962bc23fed9d7a56e8c05431560">19363</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#ae9adf962bc23fed9d7a56e8c05431560">OTGSC</a>;                                  </div>
<div class="line"><a name="l19364"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#afe4ec3963906653c83890dea008fac84">19364</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#afe4ec3963906653c83890dea008fac84">USBMODE</a>;                                </div>
<div class="line"><a name="l19365"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#aaed4061c317598d41086fceed6b848ad">19365</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#aaed4061c317598d41086fceed6b848ad">EPSETUPSR</a>;                              </div>
<div class="line"><a name="l19366"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a15b207ed583494bf9e0ed363c0b974bf">19366</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a15b207ed583494bf9e0ed363c0b974bf">EPPRIME</a>;                                </div>
<div class="line"><a name="l19367"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a3798ba6cc78e9af879cb2364d3a5b7e3">19367</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a3798ba6cc78e9af879cb2364d3a5b7e3">EPFLUSH</a>;                                </div>
<div class="line"><a name="l19368"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a23262d41b8f4edae108e4c553c81768e">19368</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a23262d41b8f4edae108e4c553c81768e">EPSR</a>;                                   </div>
<div class="line"><a name="l19369"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a6e662d447a64545a849155847fd1850d">19369</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a6e662d447a64545a849155847fd1850d">EPCOMPLETE</a>;                             </div>
<div class="line"><a name="l19370"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a869ec293a891b396768ce4ddab734381">19370</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a869ec293a891b396768ce4ddab734381">EPCR0</a>;                                  </div>
<div class="line"><a name="l19371"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#a529476b6d37196816091e756fb78dc7f">19371</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#a529476b6d37196816091e756fb78dc7f">EPCR</a>[3];                                </div>
<div class="line"><a name="l19372"></a><span class="lineno">19372</span>&#160;  uint8_t RESERVED_8[48];</div>
<div class="line"><a name="l19373"></a><span class="lineno"><a class="line" href="struct_u_s_b_h_s___mem_map.html#ae42001e4a7aa4fcd7721a0ee4c4fe3f5">19373</a></span>&#160;  uint32_t <a class="code" href="struct_u_s_b_h_s___mem_map.html#ae42001e4a7aa4fcd7721a0ee4c4fe3f5">USBGENCTRL</a>;                             </div>
<div class="line"><a name="l19374"></a><span class="lineno">19374</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_s_b_h_s___peripheral.html#gad58a0f182a04a4f695b4e3f7043111a2">USBHS_MemMapPtr</a>;</div>
<div class="line"><a name="l19375"></a><span class="lineno">19375</span>&#160;</div>
<div class="line"><a name="l19376"></a><span class="lineno">19376</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l19377"></a><span class="lineno">19377</span>&#160;<span class="comment">   -- USBHS - Register accessor macros</span></div>
<div class="line"><a name="l19378"></a><span class="lineno">19378</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l19379"></a><span class="lineno">19379</span>&#160;</div>
<div class="line"><a name="l19386"></a><span class="lineno">19386</span>&#160;<span class="comment">/* USBHS - Register accessors */</span></div>
<div class="line"><a name="l19387"></a><span class="lineno">19387</span>&#160;<span class="preprocessor">#define USBHS_ID_REG(base)                       ((base)-&gt;ID)</span></div>
<div class="line"><a name="l19388"></a><span class="lineno">19388</span>&#160;<span class="preprocessor">#define USBHS_HWGENERAL_REG(base)                ((base)-&gt;HWGENERAL)</span></div>
<div class="line"><a name="l19389"></a><span class="lineno">19389</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_REG(base)                   ((base)-&gt;HWHOST)</span></div>
<div class="line"><a name="l19390"></a><span class="lineno">19390</span>&#160;<span class="preprocessor">#define USBHS_HWDEVICE_REG(base)                 ((base)-&gt;HWDEVICE)</span></div>
<div class="line"><a name="l19391"></a><span class="lineno">19391</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_REG(base)                  ((base)-&gt;HWTXBUF)</span></div>
<div class="line"><a name="l19392"></a><span class="lineno">19392</span>&#160;<span class="preprocessor">#define USBHS_HWRXBUF_REG(base)                  ((base)-&gt;HWRXBUF)</span></div>
<div class="line"><a name="l19393"></a><span class="lineno">19393</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0LD_REG(base)               ((base)-&gt;GPTIMER0LD)</span></div>
<div class="line"><a name="l19394"></a><span class="lineno">19394</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_REG(base)              ((base)-&gt;GPTIMER0CTL)</span></div>
<div class="line"><a name="l19395"></a><span class="lineno">19395</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1LD_REG(base)               ((base)-&gt;GPTIMER1LD)</span></div>
<div class="line"><a name="l19396"></a><span class="lineno">19396</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_REG(base)              ((base)-&gt;GPTIMER1CTL)</span></div>
<div class="line"><a name="l19397"></a><span class="lineno">19397</span>&#160;<span class="preprocessor">#define USBHS_USB_SBUSCFG_REG(base)              ((base)-&gt;USB_SBUSCFG)</span></div>
<div class="line"><a name="l19398"></a><span class="lineno">19398</span>&#160;<span class="preprocessor">#define USBHS_HCIVERSION_REG(base)               ((base)-&gt;HCIVERSION)</span></div>
<div class="line"><a name="l19399"></a><span class="lineno">19399</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_REG(base)                ((base)-&gt;HCSPARAMS)</span></div>
<div class="line"><a name="l19400"></a><span class="lineno">19400</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_REG(base)                ((base)-&gt;HCCPARAMS)</span></div>
<div class="line"><a name="l19401"></a><span class="lineno">19401</span>&#160;<span class="preprocessor">#define USBHS_DCIVERSION_REG(base)               ((base)-&gt;DCIVERSION)</span></div>
<div class="line"><a name="l19402"></a><span class="lineno">19402</span>&#160;<span class="preprocessor">#define USBHS_DCCPARAMS_REG(base)                ((base)-&gt;DCCPARAMS)</span></div>
<div class="line"><a name="l19403"></a><span class="lineno">19403</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_REG(base)                   ((base)-&gt;USBCMD)</span></div>
<div class="line"><a name="l19404"></a><span class="lineno">19404</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_REG(base)                   ((base)-&gt;USBSTS)</span></div>
<div class="line"><a name="l19405"></a><span class="lineno">19405</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_REG(base)                  ((base)-&gt;USBINTR)</span></div>
<div class="line"><a name="l19406"></a><span class="lineno">19406</span>&#160;<span class="preprocessor">#define USBHS_FRINDEX_REG(base)                  ((base)-&gt;FRINDEX)</span></div>
<div class="line"><a name="l19407"></a><span class="lineno">19407</span>&#160;<span class="preprocessor">#define USBHS_DEVICEADDR_REG(base)               ((base)-&gt;DEVICEADDR)</span></div>
<div class="line"><a name="l19408"></a><span class="lineno">19408</span>&#160;<span class="preprocessor">#define USBHS_PERIODICLISTBASE_REG(base)         ((base)-&gt;PERIODICLISTBASE)</span></div>
<div class="line"><a name="l19409"></a><span class="lineno">19409</span>&#160;<span class="preprocessor">#define USBHS_ASYNCLISTADDR_REG(base)            ((base)-&gt;ASYNCLISTADDR)</span></div>
<div class="line"><a name="l19410"></a><span class="lineno">19410</span>&#160;<span class="preprocessor">#define USBHS_EPLISTADDR_REG(base)               ((base)-&gt;EPLISTADDR)</span></div>
<div class="line"><a name="l19411"></a><span class="lineno">19411</span>&#160;<span class="preprocessor">#define USBHS_TTCTRL_REG(base)                   ((base)-&gt;TTCTRL)</span></div>
<div class="line"><a name="l19412"></a><span class="lineno">19412</span>&#160;<span class="preprocessor">#define USBHS_BURSTSIZE_REG(base)                ((base)-&gt;BURSTSIZE)</span></div>
<div class="line"><a name="l19413"></a><span class="lineno">19413</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_REG(base)             ((base)-&gt;TXFILLTUNING)</span></div>
<div class="line"><a name="l19414"></a><span class="lineno">19414</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_REG(base)            ((base)-&gt;ULPI_VIEWPORT)</span></div>
<div class="line"><a name="l19415"></a><span class="lineno">19415</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAK_REG(base)                 ((base)-&gt;ENDPTNAK)</span></div>
<div class="line"><a name="l19416"></a><span class="lineno">19416</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAKEN_REG(base)               ((base)-&gt;ENDPTNAKEN)</span></div>
<div class="line"><a name="l19417"></a><span class="lineno">19417</span>&#160;<span class="preprocessor">#define USBHS_CONFIGFLAG_REG(base)               ((base)-&gt;CONFIGFLAG)</span></div>
<div class="line"><a name="l19418"></a><span class="lineno">19418</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_REG(base)                  ((base)-&gt;PORTSC1)</span></div>
<div class="line"><a name="l19419"></a><span class="lineno">19419</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_REG(base)                    ((base)-&gt;OTGSC)</span></div>
<div class="line"><a name="l19420"></a><span class="lineno">19420</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_REG(base)                  ((base)-&gt;USBMODE)</span></div>
<div class="line"><a name="l19421"></a><span class="lineno">19421</span>&#160;<span class="preprocessor">#define USBHS_EPSETUPSR_REG(base)                ((base)-&gt;EPSETUPSR)</span></div>
<div class="line"><a name="l19422"></a><span class="lineno">19422</span>&#160;<span class="preprocessor">#define USBHS_EPPRIME_REG(base)                  ((base)-&gt;EPPRIME)</span></div>
<div class="line"><a name="l19423"></a><span class="lineno">19423</span>&#160;<span class="preprocessor">#define USBHS_EPFLUSH_REG(base)                  ((base)-&gt;EPFLUSH)</span></div>
<div class="line"><a name="l19424"></a><span class="lineno">19424</span>&#160;<span class="preprocessor">#define USBHS_EPSR_REG(base)                     ((base)-&gt;EPSR)</span></div>
<div class="line"><a name="l19425"></a><span class="lineno">19425</span>&#160;<span class="preprocessor">#define USBHS_EPCOMPLETE_REG(base)               ((base)-&gt;EPCOMPLETE)</span></div>
<div class="line"><a name="l19426"></a><span class="lineno">19426</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_REG(base)                    ((base)-&gt;EPCR0)</span></div>
<div class="line"><a name="l19427"></a><span class="lineno">19427</span>&#160;<span class="preprocessor">#define USBHS_EPCR_REG(base,index)               ((base)-&gt;EPCR[index])</span></div>
<div class="line"><a name="l19428"></a><span class="lineno">19428</span>&#160;<span class="preprocessor">#define USBHS_USBGENCTRL_REG(base)               ((base)-&gt;USBGENCTRL)</span></div>
<div class="line"><a name="l19429"></a><span class="lineno">19429</span>&#160; <span class="comment">/* end of group USBHS_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l19433"></a><span class="lineno">19433</span>&#160;</div>
<div class="line"><a name="l19434"></a><span class="lineno">19434</span>&#160;</div>
<div class="line"><a name="l19435"></a><span class="lineno">19435</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l19436"></a><span class="lineno">19436</span>&#160;<span class="comment">   -- USBHS Register Masks</span></div>
<div class="line"><a name="l19437"></a><span class="lineno">19437</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l19438"></a><span class="lineno">19438</span>&#160;</div>
<div class="line"><a name="l19444"></a><span class="lineno">19444</span>&#160;<span class="comment">/* ID Bit Fields */</span></div>
<div class="line"><a name="l19445"></a><span class="lineno">19445</span>&#160;<span class="preprocessor">#define USBHS_ID_ID_MASK                         0x3Fu</span></div>
<div class="line"><a name="l19446"></a><span class="lineno">19446</span>&#160;<span class="preprocessor">#define USBHS_ID_ID_SHIFT                        0</span></div>
<div class="line"><a name="l19447"></a><span class="lineno">19447</span>&#160;<span class="preprocessor">#define USBHS_ID_ID(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ID_ID_SHIFT))&amp;USBHS_ID_ID_MASK)</span></div>
<div class="line"><a name="l19448"></a><span class="lineno">19448</span>&#160;<span class="preprocessor">#define USBHS_ID_NID_MASK                        0x3F00u</span></div>
<div class="line"><a name="l19449"></a><span class="lineno">19449</span>&#160;<span class="preprocessor">#define USBHS_ID_NID_SHIFT                       8</span></div>
<div class="line"><a name="l19450"></a><span class="lineno">19450</span>&#160;<span class="preprocessor">#define USBHS_ID_NID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ID_NID_SHIFT))&amp;USBHS_ID_NID_MASK)</span></div>
<div class="line"><a name="l19451"></a><span class="lineno">19451</span>&#160;<span class="preprocessor">#define USBHS_ID_TAG_MASK                        0x1F0000u</span></div>
<div class="line"><a name="l19452"></a><span class="lineno">19452</span>&#160;<span class="preprocessor">#define USBHS_ID_TAG_SHIFT                       16</span></div>
<div class="line"><a name="l19453"></a><span class="lineno">19453</span>&#160;<span class="preprocessor">#define USBHS_ID_TAG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ID_TAG_SHIFT))&amp;USBHS_ID_TAG_MASK)</span></div>
<div class="line"><a name="l19454"></a><span class="lineno">19454</span>&#160;<span class="preprocessor">#define USBHS_ID_REVISION_MASK                   0x1E00000u</span></div>
<div class="line"><a name="l19455"></a><span class="lineno">19455</span>&#160;<span class="preprocessor">#define USBHS_ID_REVISION_SHIFT                  21</span></div>
<div class="line"><a name="l19456"></a><span class="lineno">19456</span>&#160;<span class="preprocessor">#define USBHS_ID_REVISION(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ID_REVISION_SHIFT))&amp;USBHS_ID_REVISION_MASK)</span></div>
<div class="line"><a name="l19457"></a><span class="lineno">19457</span>&#160;<span class="preprocessor">#define USBHS_ID_VERSION_MASK                    0x1E000000u</span></div>
<div class="line"><a name="l19458"></a><span class="lineno">19458</span>&#160;<span class="preprocessor">#define USBHS_ID_VERSION_SHIFT                   25</span></div>
<div class="line"><a name="l19459"></a><span class="lineno">19459</span>&#160;<span class="preprocessor">#define USBHS_ID_VERSION(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ID_VERSION_SHIFT))&amp;USBHS_ID_VERSION_MASK)</span></div>
<div class="line"><a name="l19460"></a><span class="lineno">19460</span>&#160;<span class="preprocessor">#define USBHS_ID_VERSIONID_MASK                  0xE0000000u</span></div>
<div class="line"><a name="l19461"></a><span class="lineno">19461</span>&#160;<span class="preprocessor">#define USBHS_ID_VERSIONID_SHIFT                 29</span></div>
<div class="line"><a name="l19462"></a><span class="lineno">19462</span>&#160;<span class="preprocessor">#define USBHS_ID_VERSIONID(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ID_VERSIONID_SHIFT))&amp;USBHS_ID_VERSIONID_MASK)</span></div>
<div class="line"><a name="l19463"></a><span class="lineno">19463</span>&#160;<span class="comment">/* HWGENERAL Bit Fields */</span></div>
<div class="line"><a name="l19464"></a><span class="lineno">19464</span>&#160;<span class="preprocessor">#define USBHS_HWGENERAL_PHYM_MASK                0x1C0u</span></div>
<div class="line"><a name="l19465"></a><span class="lineno">19465</span>&#160;<span class="preprocessor">#define USBHS_HWGENERAL_PHYM_SHIFT               6</span></div>
<div class="line"><a name="l19466"></a><span class="lineno">19466</span>&#160;<span class="preprocessor">#define USBHS_HWGENERAL_PHYM(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWGENERAL_PHYM_SHIFT))&amp;USBHS_HWGENERAL_PHYM_MASK)</span></div>
<div class="line"><a name="l19467"></a><span class="lineno">19467</span>&#160;<span class="preprocessor">#define USBHS_HWGENERAL_SM_MASK                  0x600u</span></div>
<div class="line"><a name="l19468"></a><span class="lineno">19468</span>&#160;<span class="preprocessor">#define USBHS_HWGENERAL_SM_SHIFT                 9</span></div>
<div class="line"><a name="l19469"></a><span class="lineno">19469</span>&#160;<span class="preprocessor">#define USBHS_HWGENERAL_SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWGENERAL_SM_SHIFT))&amp;USBHS_HWGENERAL_SM_MASK)</span></div>
<div class="line"><a name="l19470"></a><span class="lineno">19470</span>&#160;<span class="comment">/* HWHOST Bit Fields */</span></div>
<div class="line"><a name="l19471"></a><span class="lineno">19471</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_HC_MASK                     0x1u</span></div>
<div class="line"><a name="l19472"></a><span class="lineno">19472</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_HC_SHIFT                    0</span></div>
<div class="line"><a name="l19473"></a><span class="lineno">19473</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_NPORT_MASK                  0xEu</span></div>
<div class="line"><a name="l19474"></a><span class="lineno">19474</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_NPORT_SHIFT                 1</span></div>
<div class="line"><a name="l19475"></a><span class="lineno">19475</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_NPORT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWHOST_NPORT_SHIFT))&amp;USBHS_HWHOST_NPORT_MASK)</span></div>
<div class="line"><a name="l19476"></a><span class="lineno">19476</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_TTASY_MASK                  0xFF0000u</span></div>
<div class="line"><a name="l19477"></a><span class="lineno">19477</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_TTASY_SHIFT                 16</span></div>
<div class="line"><a name="l19478"></a><span class="lineno">19478</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_TTASY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWHOST_TTASY_SHIFT))&amp;USBHS_HWHOST_TTASY_MASK)</span></div>
<div class="line"><a name="l19479"></a><span class="lineno">19479</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_TTPER_MASK                  0xFF000000u</span></div>
<div class="line"><a name="l19480"></a><span class="lineno">19480</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_TTPER_SHIFT                 24</span></div>
<div class="line"><a name="l19481"></a><span class="lineno">19481</span>&#160;<span class="preprocessor">#define USBHS_HWHOST_TTPER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWHOST_TTPER_SHIFT))&amp;USBHS_HWHOST_TTPER_MASK)</span></div>
<div class="line"><a name="l19482"></a><span class="lineno">19482</span>&#160;<span class="comment">/* HWDEVICE Bit Fields */</span></div>
<div class="line"><a name="l19483"></a><span class="lineno">19483</span>&#160;<span class="preprocessor">#define USBHS_HWDEVICE_DC_MASK                   0x1u</span></div>
<div class="line"><a name="l19484"></a><span class="lineno">19484</span>&#160;<span class="preprocessor">#define USBHS_HWDEVICE_DC_SHIFT                  0</span></div>
<div class="line"><a name="l19485"></a><span class="lineno">19485</span>&#160;<span class="preprocessor">#define USBHS_HWDEVICE_DEVEP_MASK                0x3Eu</span></div>
<div class="line"><a name="l19486"></a><span class="lineno">19486</span>&#160;<span class="preprocessor">#define USBHS_HWDEVICE_DEVEP_SHIFT               1</span></div>
<div class="line"><a name="l19487"></a><span class="lineno">19487</span>&#160;<span class="preprocessor">#define USBHS_HWDEVICE_DEVEP(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWDEVICE_DEVEP_SHIFT))&amp;USBHS_HWDEVICE_DEVEP_MASK)</span></div>
<div class="line"><a name="l19488"></a><span class="lineno">19488</span>&#160;<span class="comment">/* HWTXBUF Bit Fields */</span></div>
<div class="line"><a name="l19489"></a><span class="lineno">19489</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXBURST_MASK               0xFFu</span></div>
<div class="line"><a name="l19490"></a><span class="lineno">19490</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXBURST_SHIFT              0</span></div>
<div class="line"><a name="l19491"></a><span class="lineno">19491</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXBURST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWTXBUF_TXBURST_SHIFT))&amp;USBHS_HWTXBUF_TXBURST_MASK)</span></div>
<div class="line"><a name="l19492"></a><span class="lineno">19492</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXADD_MASK                 0xFF00u</span></div>
<div class="line"><a name="l19493"></a><span class="lineno">19493</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXADD_SHIFT                8</span></div>
<div class="line"><a name="l19494"></a><span class="lineno">19494</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXADD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWTXBUF_TXADD_SHIFT))&amp;USBHS_HWTXBUF_TXADD_MASK)</span></div>
<div class="line"><a name="l19495"></a><span class="lineno">19495</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXCHANADD_MASK             0xFF0000u</span></div>
<div class="line"><a name="l19496"></a><span class="lineno">19496</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXCHANADD_SHIFT            16</span></div>
<div class="line"><a name="l19497"></a><span class="lineno">19497</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXCHANADD(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWTXBUF_TXCHANADD_SHIFT))&amp;USBHS_HWTXBUF_TXCHANADD_MASK)</span></div>
<div class="line"><a name="l19498"></a><span class="lineno">19498</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXLC_MASK                  0x80000000u</span></div>
<div class="line"><a name="l19499"></a><span class="lineno">19499</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF_TXLC_SHIFT                 31</span></div>
<div class="line"><a name="l19500"></a><span class="lineno">19500</span>&#160;<span class="comment">/* HWRXBUF Bit Fields */</span></div>
<div class="line"><a name="l19501"></a><span class="lineno">19501</span>&#160;<span class="preprocessor">#define USBHS_HWRXBUF_RXBURST_MASK               0xFFu</span></div>
<div class="line"><a name="l19502"></a><span class="lineno">19502</span>&#160;<span class="preprocessor">#define USBHS_HWRXBUF_RXBURST_SHIFT              0</span></div>
<div class="line"><a name="l19503"></a><span class="lineno">19503</span>&#160;<span class="preprocessor">#define USBHS_HWRXBUF_RXBURST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWRXBUF_RXBURST_SHIFT))&amp;USBHS_HWRXBUF_RXBURST_MASK)</span></div>
<div class="line"><a name="l19504"></a><span class="lineno">19504</span>&#160;<span class="preprocessor">#define USBHS_HWRXBUF_RXADD_MASK                 0xFF00u</span></div>
<div class="line"><a name="l19505"></a><span class="lineno">19505</span>&#160;<span class="preprocessor">#define USBHS_HWRXBUF_RXADD_SHIFT                8</span></div>
<div class="line"><a name="l19506"></a><span class="lineno">19506</span>&#160;<span class="preprocessor">#define USBHS_HWRXBUF_RXADD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HWRXBUF_RXADD_SHIFT))&amp;USBHS_HWRXBUF_RXADD_MASK)</span></div>
<div class="line"><a name="l19507"></a><span class="lineno">19507</span>&#160;<span class="comment">/* GPTIMER0LD Bit Fields */</span></div>
<div class="line"><a name="l19508"></a><span class="lineno">19508</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0LD_GPTLD_MASK              0xFFFFFFu</span></div>
<div class="line"><a name="l19509"></a><span class="lineno">19509</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0LD_GPTLD_SHIFT             0</span></div>
<div class="line"><a name="l19510"></a><span class="lineno">19510</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0LD_GPTLD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_GPTIMER0LD_GPTLD_SHIFT))&amp;USBHS_GPTIMER0LD_GPTLD_MASK)</span></div>
<div class="line"><a name="l19511"></a><span class="lineno">19511</span>&#160;<span class="comment">/* GPTIMER0CTL Bit Fields */</span></div>
<div class="line"><a name="l19512"></a><span class="lineno">19512</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_GPTCNT_MASK            0xFFFFFFu</span></div>
<div class="line"><a name="l19513"></a><span class="lineno">19513</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_GPTCNT_SHIFT           0</span></div>
<div class="line"><a name="l19514"></a><span class="lineno">19514</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_GPTCNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_GPTIMER0CTL_GPTCNT_SHIFT))&amp;USBHS_GPTIMER0CTL_GPTCNT_MASK)</span></div>
<div class="line"><a name="l19515"></a><span class="lineno">19515</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_MODE_MASK              0x1000000u</span></div>
<div class="line"><a name="l19516"></a><span class="lineno">19516</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_MODE_SHIFT             24</span></div>
<div class="line"><a name="l19517"></a><span class="lineno">19517</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_RST_MASK               0x40000000u</span></div>
<div class="line"><a name="l19518"></a><span class="lineno">19518</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_RST_SHIFT              30</span></div>
<div class="line"><a name="l19519"></a><span class="lineno">19519</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_RUN_MASK               0x80000000u</span></div>
<div class="line"><a name="l19520"></a><span class="lineno">19520</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL_RUN_SHIFT              31</span></div>
<div class="line"><a name="l19521"></a><span class="lineno">19521</span>&#160;<span class="comment">/* GPTIMER1LD Bit Fields */</span></div>
<div class="line"><a name="l19522"></a><span class="lineno">19522</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1LD_GPTLD_MASK              0xFFFFFFu</span></div>
<div class="line"><a name="l19523"></a><span class="lineno">19523</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1LD_GPTLD_SHIFT             0</span></div>
<div class="line"><a name="l19524"></a><span class="lineno">19524</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1LD_GPTLD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_GPTIMER1LD_GPTLD_SHIFT))&amp;USBHS_GPTIMER1LD_GPTLD_MASK)</span></div>
<div class="line"><a name="l19525"></a><span class="lineno">19525</span>&#160;<span class="comment">/* GPTIMER1CTL Bit Fields */</span></div>
<div class="line"><a name="l19526"></a><span class="lineno">19526</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_GPTCNT_MASK            0xFFFFFFu</span></div>
<div class="line"><a name="l19527"></a><span class="lineno">19527</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_GPTCNT_SHIFT           0</span></div>
<div class="line"><a name="l19528"></a><span class="lineno">19528</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_GPTCNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_GPTIMER1CTL_GPTCNT_SHIFT))&amp;USBHS_GPTIMER1CTL_GPTCNT_MASK)</span></div>
<div class="line"><a name="l19529"></a><span class="lineno">19529</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_MODE_MASK              0x1000000u</span></div>
<div class="line"><a name="l19530"></a><span class="lineno">19530</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_MODE_SHIFT             24</span></div>
<div class="line"><a name="l19531"></a><span class="lineno">19531</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_RST_MASK               0x40000000u</span></div>
<div class="line"><a name="l19532"></a><span class="lineno">19532</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_RST_SHIFT              30</span></div>
<div class="line"><a name="l19533"></a><span class="lineno">19533</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_RUN_MASK               0x80000000u</span></div>
<div class="line"><a name="l19534"></a><span class="lineno">19534</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL_RUN_SHIFT              31</span></div>
<div class="line"><a name="l19535"></a><span class="lineno">19535</span>&#160;<span class="comment">/* USB_SBUSCFG Bit Fields */</span></div>
<div class="line"><a name="l19536"></a><span class="lineno">19536</span>&#160;<span class="preprocessor">#define USBHS_USB_SBUSCFG_BURSTMODE_MASK         0x7u</span></div>
<div class="line"><a name="l19537"></a><span class="lineno">19537</span>&#160;<span class="preprocessor">#define USBHS_USB_SBUSCFG_BURSTMODE_SHIFT        0</span></div>
<div class="line"><a name="l19538"></a><span class="lineno">19538</span>&#160;<span class="preprocessor">#define USBHS_USB_SBUSCFG_BURSTMODE(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_USB_SBUSCFG_BURSTMODE_SHIFT))&amp;USBHS_USB_SBUSCFG_BURSTMODE_MASK)</span></div>
<div class="line"><a name="l19539"></a><span class="lineno">19539</span>&#160;<span class="comment">/* HCIVERSION Bit Fields */</span></div>
<div class="line"><a name="l19540"></a><span class="lineno">19540</span>&#160;<span class="preprocessor">#define USBHS_HCIVERSION_CAPLENGTH_MASK          0xFFu</span></div>
<div class="line"><a name="l19541"></a><span class="lineno">19541</span>&#160;<span class="preprocessor">#define USBHS_HCIVERSION_CAPLENGTH_SHIFT         0</span></div>
<div class="line"><a name="l19542"></a><span class="lineno">19542</span>&#160;<span class="preprocessor">#define USBHS_HCIVERSION_CAPLENGTH(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HCIVERSION_CAPLENGTH_SHIFT))&amp;USBHS_HCIVERSION_CAPLENGTH_MASK)</span></div>
<div class="line"><a name="l19543"></a><span class="lineno">19543</span>&#160;<span class="preprocessor">#define USBHS_HCIVERSION_HCIVERSION_MASK         0xFFFF0000u</span></div>
<div class="line"><a name="l19544"></a><span class="lineno">19544</span>&#160;<span class="preprocessor">#define USBHS_HCIVERSION_HCIVERSION_SHIFT        16</span></div>
<div class="line"><a name="l19545"></a><span class="lineno">19545</span>&#160;<span class="preprocessor">#define USBHS_HCIVERSION_HCIVERSION(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HCIVERSION_HCIVERSION_SHIFT))&amp;USBHS_HCIVERSION_HCIVERSION_MASK)</span></div>
<div class="line"><a name="l19546"></a><span class="lineno">19546</span>&#160;<span class="comment">/* HCSPARAMS Bit Fields */</span></div>
<div class="line"><a name="l19547"></a><span class="lineno">19547</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_PORTS_MASK             0xFu</span></div>
<div class="line"><a name="l19548"></a><span class="lineno">19548</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_PORTS_SHIFT            0</span></div>
<div class="line"><a name="l19549"></a><span class="lineno">19549</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_PORTS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HCSPARAMS_N_PORTS_SHIFT))&amp;USBHS_HCSPARAMS_N_PORTS_MASK)</span></div>
<div class="line"><a name="l19550"></a><span class="lineno">19550</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_PPC_MASK                 0x10u</span></div>
<div class="line"><a name="l19551"></a><span class="lineno">19551</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_PPC_SHIFT                4</span></div>
<div class="line"><a name="l19552"></a><span class="lineno">19552</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_PCC_MASK               0xF00u</span></div>
<div class="line"><a name="l19553"></a><span class="lineno">19553</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_PCC_SHIFT              8</span></div>
<div class="line"><a name="l19554"></a><span class="lineno">19554</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_PCC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HCSPARAMS_N_PCC_SHIFT))&amp;USBHS_HCSPARAMS_N_PCC_MASK)</span></div>
<div class="line"><a name="l19555"></a><span class="lineno">19555</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_CC_MASK                0xF000u</span></div>
<div class="line"><a name="l19556"></a><span class="lineno">19556</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_CC_SHIFT               12</span></div>
<div class="line"><a name="l19557"></a><span class="lineno">19557</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_CC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HCSPARAMS_N_CC_SHIFT))&amp;USBHS_HCSPARAMS_N_CC_MASK)</span></div>
<div class="line"><a name="l19558"></a><span class="lineno">19558</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_PI_MASK                  0x10000u</span></div>
<div class="line"><a name="l19559"></a><span class="lineno">19559</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_PI_SHIFT                 16</span></div>
<div class="line"><a name="l19560"></a><span class="lineno">19560</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_PTT_MASK               0xF00000u</span></div>
<div class="line"><a name="l19561"></a><span class="lineno">19561</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_PTT_SHIFT              20</span></div>
<div class="line"><a name="l19562"></a><span class="lineno">19562</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_PTT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HCSPARAMS_N_PTT_SHIFT))&amp;USBHS_HCSPARAMS_N_PTT_MASK)</span></div>
<div class="line"><a name="l19563"></a><span class="lineno">19563</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_TT_MASK                0xF000000u</span></div>
<div class="line"><a name="l19564"></a><span class="lineno">19564</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_TT_SHIFT               24</span></div>
<div class="line"><a name="l19565"></a><span class="lineno">19565</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS_N_TT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HCSPARAMS_N_TT_SHIFT))&amp;USBHS_HCSPARAMS_N_TT_MASK)</span></div>
<div class="line"><a name="l19566"></a><span class="lineno">19566</span>&#160;<span class="comment">/* HCCPARAMS Bit Fields */</span></div>
<div class="line"><a name="l19567"></a><span class="lineno">19567</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_ADC_MASK                 0x1u</span></div>
<div class="line"><a name="l19568"></a><span class="lineno">19568</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_ADC_SHIFT                0</span></div>
<div class="line"><a name="l19569"></a><span class="lineno">19569</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_PFL_MASK                 0x2u</span></div>
<div class="line"><a name="l19570"></a><span class="lineno">19570</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_PFL_SHIFT                1</span></div>
<div class="line"><a name="l19571"></a><span class="lineno">19571</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_ASP_MASK                 0x4u</span></div>
<div class="line"><a name="l19572"></a><span class="lineno">19572</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_ASP_SHIFT                2</span></div>
<div class="line"><a name="l19573"></a><span class="lineno">19573</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_IST_MASK                 0xF0u</span></div>
<div class="line"><a name="l19574"></a><span class="lineno">19574</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_IST_SHIFT                4</span></div>
<div class="line"><a name="l19575"></a><span class="lineno">19575</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_IST(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HCCPARAMS_IST_SHIFT))&amp;USBHS_HCCPARAMS_IST_MASK)</span></div>
<div class="line"><a name="l19576"></a><span class="lineno">19576</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_EECP_MASK                0xFF00u</span></div>
<div class="line"><a name="l19577"></a><span class="lineno">19577</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_EECP_SHIFT               8</span></div>
<div class="line"><a name="l19578"></a><span class="lineno">19578</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS_EECP(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_HCCPARAMS_EECP_SHIFT))&amp;USBHS_HCCPARAMS_EECP_MASK)</span></div>
<div class="line"><a name="l19579"></a><span class="lineno">19579</span>&#160;<span class="comment">/* DCIVERSION Bit Fields */</span></div>
<div class="line"><a name="l19580"></a><span class="lineno">19580</span>&#160;<span class="preprocessor">#define USBHS_DCIVERSION_DCIVERSION_MASK         0xFFFFu</span></div>
<div class="line"><a name="l19581"></a><span class="lineno">19581</span>&#160;<span class="preprocessor">#define USBHS_DCIVERSION_DCIVERSION_SHIFT        0</span></div>
<div class="line"><a name="l19582"></a><span class="lineno">19582</span>&#160;<span class="preprocessor">#define USBHS_DCIVERSION_DCIVERSION(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;USBHS_DCIVERSION_DCIVERSION_SHIFT))&amp;USBHS_DCIVERSION_DCIVERSION_MASK)</span></div>
<div class="line"><a name="l19583"></a><span class="lineno">19583</span>&#160;<span class="comment">/* DCCPARAMS Bit Fields */</span></div>
<div class="line"><a name="l19584"></a><span class="lineno">19584</span>&#160;<span class="preprocessor">#define USBHS_DCCPARAMS_DEN_MASK                 0x1Fu</span></div>
<div class="line"><a name="l19585"></a><span class="lineno">19585</span>&#160;<span class="preprocessor">#define USBHS_DCCPARAMS_DEN_SHIFT                0</span></div>
<div class="line"><a name="l19586"></a><span class="lineno">19586</span>&#160;<span class="preprocessor">#define USBHS_DCCPARAMS_DEN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_DCCPARAMS_DEN_SHIFT))&amp;USBHS_DCCPARAMS_DEN_MASK)</span></div>
<div class="line"><a name="l19587"></a><span class="lineno">19587</span>&#160;<span class="preprocessor">#define USBHS_DCCPARAMS_DC_MASK                  0x80u</span></div>
<div class="line"><a name="l19588"></a><span class="lineno">19588</span>&#160;<span class="preprocessor">#define USBHS_DCCPARAMS_DC_SHIFT                 7</span></div>
<div class="line"><a name="l19589"></a><span class="lineno">19589</span>&#160;<span class="preprocessor">#define USBHS_DCCPARAMS_HC_MASK                  0x100u</span></div>
<div class="line"><a name="l19590"></a><span class="lineno">19590</span>&#160;<span class="preprocessor">#define USBHS_DCCPARAMS_HC_SHIFT                 8</span></div>
<div class="line"><a name="l19591"></a><span class="lineno">19591</span>&#160;<span class="comment">/* USBCMD Bit Fields */</span></div>
<div class="line"><a name="l19592"></a><span class="lineno">19592</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_RS_MASK                     0x1u</span></div>
<div class="line"><a name="l19593"></a><span class="lineno">19593</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_RS_SHIFT                    0</span></div>
<div class="line"><a name="l19594"></a><span class="lineno">19594</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_RST_MASK                    0x2u</span></div>
<div class="line"><a name="l19595"></a><span class="lineno">19595</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_RST_SHIFT                   1</span></div>
<div class="line"><a name="l19596"></a><span class="lineno">19596</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_FS_MASK                     0xCu</span></div>
<div class="line"><a name="l19597"></a><span class="lineno">19597</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_FS_SHIFT                    2</span></div>
<div class="line"><a name="l19598"></a><span class="lineno">19598</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_FS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_USBCMD_FS_SHIFT))&amp;USBHS_USBCMD_FS_MASK)</span></div>
<div class="line"><a name="l19599"></a><span class="lineno">19599</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_PSE_MASK                    0x10u</span></div>
<div class="line"><a name="l19600"></a><span class="lineno">19600</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_PSE_SHIFT                   4</span></div>
<div class="line"><a name="l19601"></a><span class="lineno">19601</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ASE_MASK                    0x20u</span></div>
<div class="line"><a name="l19602"></a><span class="lineno">19602</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ASE_SHIFT                   5</span></div>
<div class="line"><a name="l19603"></a><span class="lineno">19603</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_IAA_MASK                    0x40u</span></div>
<div class="line"><a name="l19604"></a><span class="lineno">19604</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_IAA_SHIFT                   6</span></div>
<div class="line"><a name="l19605"></a><span class="lineno">19605</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ASP_MASK                    0x300u</span></div>
<div class="line"><a name="l19606"></a><span class="lineno">19606</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ASP_SHIFT                   8</span></div>
<div class="line"><a name="l19607"></a><span class="lineno">19607</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ASP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_USBCMD_ASP_SHIFT))&amp;USBHS_USBCMD_ASP_MASK)</span></div>
<div class="line"><a name="l19608"></a><span class="lineno">19608</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ASPE_MASK                   0x800u</span></div>
<div class="line"><a name="l19609"></a><span class="lineno">19609</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ASPE_SHIFT                  11</span></div>
<div class="line"><a name="l19610"></a><span class="lineno">19610</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_SUTW_MASK                   0x2000u</span></div>
<div class="line"><a name="l19611"></a><span class="lineno">19611</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_SUTW_SHIFT                  13</span></div>
<div class="line"><a name="l19612"></a><span class="lineno">19612</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ATDTW_MASK                  0x4000u</span></div>
<div class="line"><a name="l19613"></a><span class="lineno">19613</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ATDTW_SHIFT                 14</span></div>
<div class="line"><a name="l19614"></a><span class="lineno">19614</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_FS2_MASK                    0x8000u</span></div>
<div class="line"><a name="l19615"></a><span class="lineno">19615</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_FS2_SHIFT                   15</span></div>
<div class="line"><a name="l19616"></a><span class="lineno">19616</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ITC_MASK                    0xFF0000u</span></div>
<div class="line"><a name="l19617"></a><span class="lineno">19617</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ITC_SHIFT                   16</span></div>
<div class="line"><a name="l19618"></a><span class="lineno">19618</span>&#160;<span class="preprocessor">#define USBHS_USBCMD_ITC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_USBCMD_ITC_SHIFT))&amp;USBHS_USBCMD_ITC_MASK)</span></div>
<div class="line"><a name="l19619"></a><span class="lineno">19619</span>&#160;<span class="comment">/* USBSTS Bit Fields */</span></div>
<div class="line"><a name="l19620"></a><span class="lineno">19620</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_UI_MASK                     0x1u</span></div>
<div class="line"><a name="l19621"></a><span class="lineno">19621</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_UI_SHIFT                    0</span></div>
<div class="line"><a name="l19622"></a><span class="lineno">19622</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_UEI_MASK                    0x2u</span></div>
<div class="line"><a name="l19623"></a><span class="lineno">19623</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_UEI_SHIFT                   1</span></div>
<div class="line"><a name="l19624"></a><span class="lineno">19624</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_PCI_MASK                    0x4u</span></div>
<div class="line"><a name="l19625"></a><span class="lineno">19625</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_PCI_SHIFT                   2</span></div>
<div class="line"><a name="l19626"></a><span class="lineno">19626</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_FRI_MASK                    0x8u</span></div>
<div class="line"><a name="l19627"></a><span class="lineno">19627</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_FRI_SHIFT                   3</span></div>
<div class="line"><a name="l19628"></a><span class="lineno">19628</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_SEI_MASK                    0x10u</span></div>
<div class="line"><a name="l19629"></a><span class="lineno">19629</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_SEI_SHIFT                   4</span></div>
<div class="line"><a name="l19630"></a><span class="lineno">19630</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_AAI_MASK                    0x20u</span></div>
<div class="line"><a name="l19631"></a><span class="lineno">19631</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_AAI_SHIFT                   5</span></div>
<div class="line"><a name="l19632"></a><span class="lineno">19632</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_URI_MASK                    0x40u</span></div>
<div class="line"><a name="l19633"></a><span class="lineno">19633</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_URI_SHIFT                   6</span></div>
<div class="line"><a name="l19634"></a><span class="lineno">19634</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_SRI_MASK                    0x80u</span></div>
<div class="line"><a name="l19635"></a><span class="lineno">19635</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_SRI_SHIFT                   7</span></div>
<div class="line"><a name="l19636"></a><span class="lineno">19636</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_SLI_MASK                    0x100u</span></div>
<div class="line"><a name="l19637"></a><span class="lineno">19637</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_SLI_SHIFT                   8</span></div>
<div class="line"><a name="l19638"></a><span class="lineno">19638</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_ULPII_MASK                  0x400u</span></div>
<div class="line"><a name="l19639"></a><span class="lineno">19639</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_ULPII_SHIFT                 10</span></div>
<div class="line"><a name="l19640"></a><span class="lineno">19640</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_HCH_MASK                    0x1000u</span></div>
<div class="line"><a name="l19641"></a><span class="lineno">19641</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_HCH_SHIFT                   12</span></div>
<div class="line"><a name="l19642"></a><span class="lineno">19642</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_RCL_MASK                    0x2000u</span></div>
<div class="line"><a name="l19643"></a><span class="lineno">19643</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_RCL_SHIFT                   13</span></div>
<div class="line"><a name="l19644"></a><span class="lineno">19644</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_PS_MASK                     0x4000u</span></div>
<div class="line"><a name="l19645"></a><span class="lineno">19645</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_PS_SHIFT                    14</span></div>
<div class="line"><a name="l19646"></a><span class="lineno">19646</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_AS_MASK                     0x8000u</span></div>
<div class="line"><a name="l19647"></a><span class="lineno">19647</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_AS_SHIFT                    15</span></div>
<div class="line"><a name="l19648"></a><span class="lineno">19648</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_NAKI_MASK                   0x10000u</span></div>
<div class="line"><a name="l19649"></a><span class="lineno">19649</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_NAKI_SHIFT                  16</span></div>
<div class="line"><a name="l19650"></a><span class="lineno">19650</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_UAI_MASK                    0x40000u</span></div>
<div class="line"><a name="l19651"></a><span class="lineno">19651</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_UAI_SHIFT                   18</span></div>
<div class="line"><a name="l19652"></a><span class="lineno">19652</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_UPI_MASK                    0x80000u</span></div>
<div class="line"><a name="l19653"></a><span class="lineno">19653</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_UPI_SHIFT                   19</span></div>
<div class="line"><a name="l19654"></a><span class="lineno">19654</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_TI0_MASK                    0x1000000u</span></div>
<div class="line"><a name="l19655"></a><span class="lineno">19655</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_TI0_SHIFT                   24</span></div>
<div class="line"><a name="l19656"></a><span class="lineno">19656</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_TI1_MASK                    0x2000000u</span></div>
<div class="line"><a name="l19657"></a><span class="lineno">19657</span>&#160;<span class="preprocessor">#define USBHS_USBSTS_TI1_SHIFT                   25</span></div>
<div class="line"><a name="l19658"></a><span class="lineno">19658</span>&#160;<span class="comment">/* USBINTR Bit Fields */</span></div>
<div class="line"><a name="l19659"></a><span class="lineno">19659</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_UE_MASK                    0x1u</span></div>
<div class="line"><a name="l19660"></a><span class="lineno">19660</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_UE_SHIFT                   0</span></div>
<div class="line"><a name="l19661"></a><span class="lineno">19661</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_UEE_MASK                   0x2u</span></div>
<div class="line"><a name="l19662"></a><span class="lineno">19662</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_UEE_SHIFT                  1</span></div>
<div class="line"><a name="l19663"></a><span class="lineno">19663</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_PCE_MASK                   0x4u</span></div>
<div class="line"><a name="l19664"></a><span class="lineno">19664</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_PCE_SHIFT                  2</span></div>
<div class="line"><a name="l19665"></a><span class="lineno">19665</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_FRE_MASK                   0x8u</span></div>
<div class="line"><a name="l19666"></a><span class="lineno">19666</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_FRE_SHIFT                  3</span></div>
<div class="line"><a name="l19667"></a><span class="lineno">19667</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_SEE_MASK                   0x10u</span></div>
<div class="line"><a name="l19668"></a><span class="lineno">19668</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_SEE_SHIFT                  4</span></div>
<div class="line"><a name="l19669"></a><span class="lineno">19669</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_AAE_MASK                   0x20u</span></div>
<div class="line"><a name="l19670"></a><span class="lineno">19670</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_AAE_SHIFT                  5</span></div>
<div class="line"><a name="l19671"></a><span class="lineno">19671</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_URE_MASK                   0x40u</span></div>
<div class="line"><a name="l19672"></a><span class="lineno">19672</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_URE_SHIFT                  6</span></div>
<div class="line"><a name="l19673"></a><span class="lineno">19673</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_SRE_MASK                   0x80u</span></div>
<div class="line"><a name="l19674"></a><span class="lineno">19674</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_SRE_SHIFT                  7</span></div>
<div class="line"><a name="l19675"></a><span class="lineno">19675</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_SLE_MASK                   0x100u</span></div>
<div class="line"><a name="l19676"></a><span class="lineno">19676</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_SLE_SHIFT                  8</span></div>
<div class="line"><a name="l19677"></a><span class="lineno">19677</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_ULPIE_MASK                 0x400u</span></div>
<div class="line"><a name="l19678"></a><span class="lineno">19678</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_ULPIE_SHIFT                10</span></div>
<div class="line"><a name="l19679"></a><span class="lineno">19679</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_NAKE_MASK                  0x10000u</span></div>
<div class="line"><a name="l19680"></a><span class="lineno">19680</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_NAKE_SHIFT                 16</span></div>
<div class="line"><a name="l19681"></a><span class="lineno">19681</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_UAIE_MASK                  0x40000u</span></div>
<div class="line"><a name="l19682"></a><span class="lineno">19682</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_UAIE_SHIFT                 18</span></div>
<div class="line"><a name="l19683"></a><span class="lineno">19683</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_UPIE_MASK                  0x80000u</span></div>
<div class="line"><a name="l19684"></a><span class="lineno">19684</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_UPIE_SHIFT                 19</span></div>
<div class="line"><a name="l19685"></a><span class="lineno">19685</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_TIE0_MASK                  0x1000000u</span></div>
<div class="line"><a name="l19686"></a><span class="lineno">19686</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_TIE0_SHIFT                 24</span></div>
<div class="line"><a name="l19687"></a><span class="lineno">19687</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_TIE1_MASK                  0x2000000u</span></div>
<div class="line"><a name="l19688"></a><span class="lineno">19688</span>&#160;<span class="preprocessor">#define USBHS_USBINTR_TIE1_SHIFT                 25</span></div>
<div class="line"><a name="l19689"></a><span class="lineno">19689</span>&#160;<span class="comment">/* FRINDEX Bit Fields */</span></div>
<div class="line"><a name="l19690"></a><span class="lineno">19690</span>&#160;<span class="preprocessor">#define USBHS_FRINDEX_FRINDEX_MASK               0x3FFFu</span></div>
<div class="line"><a name="l19691"></a><span class="lineno">19691</span>&#160;<span class="preprocessor">#define USBHS_FRINDEX_FRINDEX_SHIFT              0</span></div>
<div class="line"><a name="l19692"></a><span class="lineno">19692</span>&#160;<span class="preprocessor">#define USBHS_FRINDEX_FRINDEX(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_FRINDEX_FRINDEX_SHIFT))&amp;USBHS_FRINDEX_FRINDEX_MASK)</span></div>
<div class="line"><a name="l19693"></a><span class="lineno">19693</span>&#160;<span class="preprocessor">#define USBHS_FRINDEX_Reerved_MASK               0xFFFFC000u</span></div>
<div class="line"><a name="l19694"></a><span class="lineno">19694</span>&#160;<span class="preprocessor">#define USBHS_FRINDEX_Reerved_SHIFT              14</span></div>
<div class="line"><a name="l19695"></a><span class="lineno">19695</span>&#160;<span class="preprocessor">#define USBHS_FRINDEX_Reerved(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_FRINDEX_Reerved_SHIFT))&amp;USBHS_FRINDEX_Reerved_MASK)</span></div>
<div class="line"><a name="l19696"></a><span class="lineno">19696</span>&#160;<span class="comment">/* DEVICEADDR Bit Fields */</span></div>
<div class="line"><a name="l19697"></a><span class="lineno">19697</span>&#160;<span class="preprocessor">#define USBHS_DEVICEADDR_USBADRA_MASK            0x1000000u</span></div>
<div class="line"><a name="l19698"></a><span class="lineno">19698</span>&#160;<span class="preprocessor">#define USBHS_DEVICEADDR_USBADRA_SHIFT           24</span></div>
<div class="line"><a name="l19699"></a><span class="lineno">19699</span>&#160;<span class="preprocessor">#define USBHS_DEVICEADDR_USBADR_MASK             0xFE000000u</span></div>
<div class="line"><a name="l19700"></a><span class="lineno">19700</span>&#160;<span class="preprocessor">#define USBHS_DEVICEADDR_USBADR_SHIFT            25</span></div>
<div class="line"><a name="l19701"></a><span class="lineno">19701</span>&#160;<span class="preprocessor">#define USBHS_DEVICEADDR_USBADR(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_DEVICEADDR_USBADR_SHIFT))&amp;USBHS_DEVICEADDR_USBADR_MASK)</span></div>
<div class="line"><a name="l19702"></a><span class="lineno">19702</span>&#160;<span class="comment">/* PERIODICLISTBASE Bit Fields */</span></div>
<div class="line"><a name="l19703"></a><span class="lineno">19703</span>&#160;<span class="preprocessor">#define USBHS_PERIODICLISTBASE_PERBASE_MASK      0xFFFFF000u</span></div>
<div class="line"><a name="l19704"></a><span class="lineno">19704</span>&#160;<span class="preprocessor">#define USBHS_PERIODICLISTBASE_PERBASE_SHIFT     12</span></div>
<div class="line"><a name="l19705"></a><span class="lineno">19705</span>&#160;<span class="preprocessor">#define USBHS_PERIODICLISTBASE_PERBASE(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_PERIODICLISTBASE_PERBASE_SHIFT))&amp;USBHS_PERIODICLISTBASE_PERBASE_MASK)</span></div>
<div class="line"><a name="l19706"></a><span class="lineno">19706</span>&#160;<span class="comment">/* ASYNCLISTADDR Bit Fields */</span></div>
<div class="line"><a name="l19707"></a><span class="lineno">19707</span>&#160;<span class="preprocessor">#define USBHS_ASYNCLISTADDR_ASYBASE_MASK         0xFFFFFFE0u</span></div>
<div class="line"><a name="l19708"></a><span class="lineno">19708</span>&#160;<span class="preprocessor">#define USBHS_ASYNCLISTADDR_ASYBASE_SHIFT        5</span></div>
<div class="line"><a name="l19709"></a><span class="lineno">19709</span>&#160;<span class="preprocessor">#define USBHS_ASYNCLISTADDR_ASYBASE(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ASYNCLISTADDR_ASYBASE_SHIFT))&amp;USBHS_ASYNCLISTADDR_ASYBASE_MASK)</span></div>
<div class="line"><a name="l19710"></a><span class="lineno">19710</span>&#160;<span class="comment">/* EPLISTADDR Bit Fields */</span></div>
<div class="line"><a name="l19711"></a><span class="lineno">19711</span>&#160;<span class="preprocessor">#define USBHS_EPLISTADDR_EPBASE_MASK             0xFFFFF800u</span></div>
<div class="line"><a name="l19712"></a><span class="lineno">19712</span>&#160;<span class="preprocessor">#define USBHS_EPLISTADDR_EPBASE_SHIFT            11</span></div>
<div class="line"><a name="l19713"></a><span class="lineno">19713</span>&#160;<span class="preprocessor">#define USBHS_EPLISTADDR_EPBASE(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPLISTADDR_EPBASE_SHIFT))&amp;USBHS_EPLISTADDR_EPBASE_MASK)</span></div>
<div class="line"><a name="l19714"></a><span class="lineno">19714</span>&#160;<span class="comment">/* TTCTRL Bit Fields */</span></div>
<div class="line"><a name="l19715"></a><span class="lineno">19715</span>&#160;<span class="preprocessor">#define USBHS_TTCTRL_TTHA_MASK                   0x7F000000u</span></div>
<div class="line"><a name="l19716"></a><span class="lineno">19716</span>&#160;<span class="preprocessor">#define USBHS_TTCTRL_TTHA_SHIFT                  24</span></div>
<div class="line"><a name="l19717"></a><span class="lineno">19717</span>&#160;<span class="preprocessor">#define USBHS_TTCTRL_TTHA(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_TTCTRL_TTHA_SHIFT))&amp;USBHS_TTCTRL_TTHA_MASK)</span></div>
<div class="line"><a name="l19718"></a><span class="lineno">19718</span>&#160;<span class="preprocessor">#define USBHS_TTCTRL_Reerved_MASK                0x80000000u</span></div>
<div class="line"><a name="l19719"></a><span class="lineno">19719</span>&#160;<span class="preprocessor">#define USBHS_TTCTRL_Reerved_SHIFT               31</span></div>
<div class="line"><a name="l19720"></a><span class="lineno">19720</span>&#160;<span class="comment">/* BURSTSIZE Bit Fields */</span></div>
<div class="line"><a name="l19721"></a><span class="lineno">19721</span>&#160;<span class="preprocessor">#define USBHS_BURSTSIZE_RXPBURST_MASK            0xFFu</span></div>
<div class="line"><a name="l19722"></a><span class="lineno">19722</span>&#160;<span class="preprocessor">#define USBHS_BURSTSIZE_RXPBURST_SHIFT           0</span></div>
<div class="line"><a name="l19723"></a><span class="lineno">19723</span>&#160;<span class="preprocessor">#define USBHS_BURSTSIZE_RXPBURST(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_BURSTSIZE_RXPBURST_SHIFT))&amp;USBHS_BURSTSIZE_RXPBURST_MASK)</span></div>
<div class="line"><a name="l19724"></a><span class="lineno">19724</span>&#160;<span class="preprocessor">#define USBHS_BURSTSIZE_TXPBURST_MASK            0xFF00u</span></div>
<div class="line"><a name="l19725"></a><span class="lineno">19725</span>&#160;<span class="preprocessor">#define USBHS_BURSTSIZE_TXPBURST_SHIFT           8</span></div>
<div class="line"><a name="l19726"></a><span class="lineno">19726</span>&#160;<span class="preprocessor">#define USBHS_BURSTSIZE_TXPBURST(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_BURSTSIZE_TXPBURST_SHIFT))&amp;USBHS_BURSTSIZE_TXPBURST_MASK)</span></div>
<div class="line"><a name="l19727"></a><span class="lineno">19727</span>&#160;<span class="comment">/* TXFILLTUNING Bit Fields */</span></div>
<div class="line"><a name="l19728"></a><span class="lineno">19728</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_TXSCHOH_MASK          0x7Fu</span></div>
<div class="line"><a name="l19729"></a><span class="lineno">19729</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_TXSCHOH_SHIFT         0</span></div>
<div class="line"><a name="l19730"></a><span class="lineno">19730</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_TXSCHOH(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_TXFILLTUNING_TXSCHOH_SHIFT))&amp;USBHS_TXFILLTUNING_TXSCHOH_MASK)</span></div>
<div class="line"><a name="l19731"></a><span class="lineno">19731</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_TXSCHHEALTH_MASK      0x1F00u</span></div>
<div class="line"><a name="l19732"></a><span class="lineno">19732</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT     8</span></div>
<div class="line"><a name="l19733"></a><span class="lineno">19733</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_TXSCHHEALTH(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT))&amp;USBHS_TXFILLTUNING_TXSCHHEALTH_MASK)</span></div>
<div class="line"><a name="l19734"></a><span class="lineno">19734</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_TXFIFOTHRES_MASK      0x3F0000u</span></div>
<div class="line"><a name="l19735"></a><span class="lineno">19735</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT     16</span></div>
<div class="line"><a name="l19736"></a><span class="lineno">19736</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING_TXFIFOTHRES(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT))&amp;USBHS_TXFILLTUNING_TXFIFOTHRES_MASK)</span></div>
<div class="line"><a name="l19737"></a><span class="lineno">19737</span>&#160;<span class="comment">/* ULPI_VIEWPORT Bit Fields */</span></div>
<div class="line"><a name="l19738"></a><span class="lineno">19738</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_DATWR_MASK      0xFFu</span></div>
<div class="line"><a name="l19739"></a><span class="lineno">19739</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_DATWR_SHIFT     0</span></div>
<div class="line"><a name="l19740"></a><span class="lineno">19740</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_DATWR(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ULPI_VIEWPORT_ULPI_DATWR_SHIFT))&amp;USBHS_ULPI_VIEWPORT_ULPI_DATWR_MASK)</span></div>
<div class="line"><a name="l19741"></a><span class="lineno">19741</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_DATRD_MASK      0xFF00u</span></div>
<div class="line"><a name="l19742"></a><span class="lineno">19742</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_DATRD_SHIFT     8</span></div>
<div class="line"><a name="l19743"></a><span class="lineno">19743</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_DATRD(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ULPI_VIEWPORT_ULPI_DATRD_SHIFT))&amp;USBHS_ULPI_VIEWPORT_ULPI_DATRD_MASK)</span></div>
<div class="line"><a name="l19744"></a><span class="lineno">19744</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_ADDR_MASK       0xFF0000u</span></div>
<div class="line"><a name="l19745"></a><span class="lineno">19745</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_ADDR_SHIFT      16</span></div>
<div class="line"><a name="l19746"></a><span class="lineno">19746</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_ADDR(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ULPI_VIEWPORT_ULPI_ADDR_SHIFT))&amp;USBHS_ULPI_VIEWPORT_ULPI_ADDR_MASK)</span></div>
<div class="line"><a name="l19747"></a><span class="lineno">19747</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_PORT_MASK       0x7000000u</span></div>
<div class="line"><a name="l19748"></a><span class="lineno">19748</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_PORT_SHIFT      24</span></div>
<div class="line"><a name="l19749"></a><span class="lineno">19749</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_PORT(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ULPI_VIEWPORT_ULPI_PORT_SHIFT))&amp;USBHS_ULPI_VIEWPORT_ULPI_PORT_MASK)</span></div>
<div class="line"><a name="l19750"></a><span class="lineno">19750</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_SS_MASK         0x8000000u</span></div>
<div class="line"><a name="l19751"></a><span class="lineno">19751</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_SS_SHIFT        27</span></div>
<div class="line"><a name="l19752"></a><span class="lineno">19752</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_RW_MASK         0x20000000u</span></div>
<div class="line"><a name="l19753"></a><span class="lineno">19753</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_RW_SHIFT        29</span></div>
<div class="line"><a name="l19754"></a><span class="lineno">19754</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_RUN_MASK        0x40000000u</span></div>
<div class="line"><a name="l19755"></a><span class="lineno">19755</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_RUN_SHIFT       30</span></div>
<div class="line"><a name="l19756"></a><span class="lineno">19756</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_WU_MASK         0x80000000u</span></div>
<div class="line"><a name="l19757"></a><span class="lineno">19757</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT_ULPI_WU_SHIFT        31</span></div>
<div class="line"><a name="l19758"></a><span class="lineno">19758</span>&#160;<span class="comment">/* ENDPTNAK Bit Fields */</span></div>
<div class="line"><a name="l19759"></a><span class="lineno">19759</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAK_EPRN_MASK                 0xFu</span></div>
<div class="line"><a name="l19760"></a><span class="lineno">19760</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAK_EPRN_SHIFT                0</span></div>
<div class="line"><a name="l19761"></a><span class="lineno">19761</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAK_EPRN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ENDPTNAK_EPRN_SHIFT))&amp;USBHS_ENDPTNAK_EPRN_MASK)</span></div>
<div class="line"><a name="l19762"></a><span class="lineno">19762</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAK_EPTN_MASK                 0xF0000u</span></div>
<div class="line"><a name="l19763"></a><span class="lineno">19763</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAK_EPTN_SHIFT                16</span></div>
<div class="line"><a name="l19764"></a><span class="lineno">19764</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAK_EPTN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ENDPTNAK_EPTN_SHIFT))&amp;USBHS_ENDPTNAK_EPTN_MASK)</span></div>
<div class="line"><a name="l19765"></a><span class="lineno">19765</span>&#160;<span class="comment">/* ENDPTNAKEN Bit Fields */</span></div>
<div class="line"><a name="l19766"></a><span class="lineno">19766</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAKEN_EPRNE_MASK              0xFu</span></div>
<div class="line"><a name="l19767"></a><span class="lineno">19767</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAKEN_EPRNE_SHIFT             0</span></div>
<div class="line"><a name="l19768"></a><span class="lineno">19768</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAKEN_EPRNE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ENDPTNAKEN_EPRNE_SHIFT))&amp;USBHS_ENDPTNAKEN_EPRNE_MASK)</span></div>
<div class="line"><a name="l19769"></a><span class="lineno">19769</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAKEN_EPTNE_MASK              0xF0000u</span></div>
<div class="line"><a name="l19770"></a><span class="lineno">19770</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAKEN_EPTNE_SHIFT             16</span></div>
<div class="line"><a name="l19771"></a><span class="lineno">19771</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAKEN_EPTNE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_ENDPTNAKEN_EPTNE_SHIFT))&amp;USBHS_ENDPTNAKEN_EPTNE_MASK)</span></div>
<div class="line"><a name="l19772"></a><span class="lineno">19772</span>&#160;<span class="comment">/* PORTSC1 Bit Fields */</span></div>
<div class="line"><a name="l19773"></a><span class="lineno">19773</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_CCS_MASK                   0x1u</span></div>
<div class="line"><a name="l19774"></a><span class="lineno">19774</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_CCS_SHIFT                  0</span></div>
<div class="line"><a name="l19775"></a><span class="lineno">19775</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_CSC_MASK                   0x2u</span></div>
<div class="line"><a name="l19776"></a><span class="lineno">19776</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_CSC_SHIFT                  1</span></div>
<div class="line"><a name="l19777"></a><span class="lineno">19777</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PE_MASK                    0x4u</span></div>
<div class="line"><a name="l19778"></a><span class="lineno">19778</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PE_SHIFT                   2</span></div>
<div class="line"><a name="l19779"></a><span class="lineno">19779</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PEC_MASK                   0x8u</span></div>
<div class="line"><a name="l19780"></a><span class="lineno">19780</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PEC_SHIFT                  3</span></div>
<div class="line"><a name="l19781"></a><span class="lineno">19781</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_OCA_MASK                   0x10u</span></div>
<div class="line"><a name="l19782"></a><span class="lineno">19782</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_OCA_SHIFT                  4</span></div>
<div class="line"><a name="l19783"></a><span class="lineno">19783</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_OCC_MASK                   0x20u</span></div>
<div class="line"><a name="l19784"></a><span class="lineno">19784</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_OCC_SHIFT                  5</span></div>
<div class="line"><a name="l19785"></a><span class="lineno">19785</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_FPR_MASK                   0x40u</span></div>
<div class="line"><a name="l19786"></a><span class="lineno">19786</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_FPR_SHIFT                  6</span></div>
<div class="line"><a name="l19787"></a><span class="lineno">19787</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_SUSP_MASK                  0x80u</span></div>
<div class="line"><a name="l19788"></a><span class="lineno">19788</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_SUSP_SHIFT                 7</span></div>
<div class="line"><a name="l19789"></a><span class="lineno">19789</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PR_MASK                    0x100u</span></div>
<div class="line"><a name="l19790"></a><span class="lineno">19790</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PR_SHIFT                   8</span></div>
<div class="line"><a name="l19791"></a><span class="lineno">19791</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_HSP_MASK                   0x200u</span></div>
<div class="line"><a name="l19792"></a><span class="lineno">19792</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_HSP_SHIFT                  9</span></div>
<div class="line"><a name="l19793"></a><span class="lineno">19793</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_LS_MASK                    0xC00u</span></div>
<div class="line"><a name="l19794"></a><span class="lineno">19794</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_LS_SHIFT                   10</span></div>
<div class="line"><a name="l19795"></a><span class="lineno">19795</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_LS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_PORTSC1_LS_SHIFT))&amp;USBHS_PORTSC1_LS_MASK)</span></div>
<div class="line"><a name="l19796"></a><span class="lineno">19796</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PP_MASK                    0x1000u</span></div>
<div class="line"><a name="l19797"></a><span class="lineno">19797</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PP_SHIFT                   12</span></div>
<div class="line"><a name="l19798"></a><span class="lineno">19798</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PO_MASK                    0x2000u</span></div>
<div class="line"><a name="l19799"></a><span class="lineno">19799</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PO_SHIFT                   13</span></div>
<div class="line"><a name="l19800"></a><span class="lineno">19800</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PIC_MASK                   0xC000u</span></div>
<div class="line"><a name="l19801"></a><span class="lineno">19801</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PIC_SHIFT                  14</span></div>
<div class="line"><a name="l19802"></a><span class="lineno">19802</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PIC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_PORTSC1_PIC_SHIFT))&amp;USBHS_PORTSC1_PIC_MASK)</span></div>
<div class="line"><a name="l19803"></a><span class="lineno">19803</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PTC_MASK                   0xF0000u</span></div>
<div class="line"><a name="l19804"></a><span class="lineno">19804</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PTC_SHIFT                  16</span></div>
<div class="line"><a name="l19805"></a><span class="lineno">19805</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PTC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_PORTSC1_PTC_SHIFT))&amp;USBHS_PORTSC1_PTC_MASK)</span></div>
<div class="line"><a name="l19806"></a><span class="lineno">19806</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_WKCN_MASK                  0x100000u</span></div>
<div class="line"><a name="l19807"></a><span class="lineno">19807</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_WKCN_SHIFT                 20</span></div>
<div class="line"><a name="l19808"></a><span class="lineno">19808</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_WKDS_MASK                  0x200000u</span></div>
<div class="line"><a name="l19809"></a><span class="lineno">19809</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_WKDS_SHIFT                 21</span></div>
<div class="line"><a name="l19810"></a><span class="lineno">19810</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_WKOC_MASK                  0x400000u</span></div>
<div class="line"><a name="l19811"></a><span class="lineno">19811</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_WKOC_SHIFT                 22</span></div>
<div class="line"><a name="l19812"></a><span class="lineno">19812</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PHCD_MASK                  0x800000u</span></div>
<div class="line"><a name="l19813"></a><span class="lineno">19813</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PHCD_SHIFT                 23</span></div>
<div class="line"><a name="l19814"></a><span class="lineno">19814</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PFSC_MASK                  0x1000000u</span></div>
<div class="line"><a name="l19815"></a><span class="lineno">19815</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PFSC_SHIFT                 24</span></div>
<div class="line"><a name="l19816"></a><span class="lineno">19816</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PSPD_MASK                  0xC000000u</span></div>
<div class="line"><a name="l19817"></a><span class="lineno">19817</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PSPD_SHIFT                 26</span></div>
<div class="line"><a name="l19818"></a><span class="lineno">19818</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PSPD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_PORTSC1_PSPD_SHIFT))&amp;USBHS_PORTSC1_PSPD_MASK)</span></div>
<div class="line"><a name="l19819"></a><span class="lineno">19819</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PTS_MASK                   0xC0000000u</span></div>
<div class="line"><a name="l19820"></a><span class="lineno">19820</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PTS_SHIFT                  30</span></div>
<div class="line"><a name="l19821"></a><span class="lineno">19821</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1_PTS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_PORTSC1_PTS_SHIFT))&amp;USBHS_PORTSC1_PTS_MASK)</span></div>
<div class="line"><a name="l19822"></a><span class="lineno">19822</span>&#160;<span class="comment">/* OTGSC Bit Fields */</span></div>
<div class="line"><a name="l19823"></a><span class="lineno">19823</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_VD_MASK                      0x1u</span></div>
<div class="line"><a name="l19824"></a><span class="lineno">19824</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_VD_SHIFT                     0</span></div>
<div class="line"><a name="l19825"></a><span class="lineno">19825</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_VC_MASK                      0x2u</span></div>
<div class="line"><a name="l19826"></a><span class="lineno">19826</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_VC_SHIFT                     1</span></div>
<div class="line"><a name="l19827"></a><span class="lineno">19827</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_HAAR_MASK                    0x4u</span></div>
<div class="line"><a name="l19828"></a><span class="lineno">19828</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_HAAR_SHIFT                   2</span></div>
<div class="line"><a name="l19829"></a><span class="lineno">19829</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_OT_MASK                      0x8u</span></div>
<div class="line"><a name="l19830"></a><span class="lineno">19830</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_OT_SHIFT                     3</span></div>
<div class="line"><a name="l19831"></a><span class="lineno">19831</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_DP_MASK                      0x10u</span></div>
<div class="line"><a name="l19832"></a><span class="lineno">19832</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_DP_SHIFT                     4</span></div>
<div class="line"><a name="l19833"></a><span class="lineno">19833</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_IDPU_MASK                    0x20u</span></div>
<div class="line"><a name="l19834"></a><span class="lineno">19834</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_IDPU_SHIFT                   5</span></div>
<div class="line"><a name="l19835"></a><span class="lineno">19835</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_HABA_MASK                    0x80u</span></div>
<div class="line"><a name="l19836"></a><span class="lineno">19836</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_HABA_SHIFT                   7</span></div>
<div class="line"><a name="l19837"></a><span class="lineno">19837</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_ID_MASK                      0x100u</span></div>
<div class="line"><a name="l19838"></a><span class="lineno">19838</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_ID_SHIFT                     8</span></div>
<div class="line"><a name="l19839"></a><span class="lineno">19839</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_AVV_MASK                     0x200u</span></div>
<div class="line"><a name="l19840"></a><span class="lineno">19840</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_AVV_SHIFT                    9</span></div>
<div class="line"><a name="l19841"></a><span class="lineno">19841</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_ASV_MASK                     0x400u</span></div>
<div class="line"><a name="l19842"></a><span class="lineno">19842</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_ASV_SHIFT                    10</span></div>
<div class="line"><a name="l19843"></a><span class="lineno">19843</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSV_MASK                     0x800u</span></div>
<div class="line"><a name="l19844"></a><span class="lineno">19844</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSV_SHIFT                    11</span></div>
<div class="line"><a name="l19845"></a><span class="lineno">19845</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSE_MASK                     0x1000u</span></div>
<div class="line"><a name="l19846"></a><span class="lineno">19846</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSE_SHIFT                    12</span></div>
<div class="line"><a name="l19847"></a><span class="lineno">19847</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_MST_MASK                     0x2000u</span></div>
<div class="line"><a name="l19848"></a><span class="lineno">19848</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_MST_SHIFT                    13</span></div>
<div class="line"><a name="l19849"></a><span class="lineno">19849</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_DPS_MASK                     0x4000u</span></div>
<div class="line"><a name="l19850"></a><span class="lineno">19850</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_DPS_SHIFT                    14</span></div>
<div class="line"><a name="l19851"></a><span class="lineno">19851</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_IDIS_MASK                    0x10000u</span></div>
<div class="line"><a name="l19852"></a><span class="lineno">19852</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_IDIS_SHIFT                   16</span></div>
<div class="line"><a name="l19853"></a><span class="lineno">19853</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_AVVIS_MASK                   0x20000u</span></div>
<div class="line"><a name="l19854"></a><span class="lineno">19854</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_AVVIS_SHIFT                  17</span></div>
<div class="line"><a name="l19855"></a><span class="lineno">19855</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_ASVIS_MASK                   0x40000u</span></div>
<div class="line"><a name="l19856"></a><span class="lineno">19856</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_ASVIS_SHIFT                  18</span></div>
<div class="line"><a name="l19857"></a><span class="lineno">19857</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSVIS_MASK                   0x80000u</span></div>
<div class="line"><a name="l19858"></a><span class="lineno">19858</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSVIS_SHIFT                  19</span></div>
<div class="line"><a name="l19859"></a><span class="lineno">19859</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSEIS_MASK                   0x100000u</span></div>
<div class="line"><a name="l19860"></a><span class="lineno">19860</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSEIS_SHIFT                  20</span></div>
<div class="line"><a name="l19861"></a><span class="lineno">19861</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_MSS_MASK                     0x200000u</span></div>
<div class="line"><a name="l19862"></a><span class="lineno">19862</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_MSS_SHIFT                    21</span></div>
<div class="line"><a name="l19863"></a><span class="lineno">19863</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_DPIS_MASK                    0x400000u</span></div>
<div class="line"><a name="l19864"></a><span class="lineno">19864</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_DPIS_SHIFT                   22</span></div>
<div class="line"><a name="l19865"></a><span class="lineno">19865</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_IDIE_MASK                    0x1000000u</span></div>
<div class="line"><a name="l19866"></a><span class="lineno">19866</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_IDIE_SHIFT                   24</span></div>
<div class="line"><a name="l19867"></a><span class="lineno">19867</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_AVVIE_MASK                   0x2000000u</span></div>
<div class="line"><a name="l19868"></a><span class="lineno">19868</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_AVVIE_SHIFT                  25</span></div>
<div class="line"><a name="l19869"></a><span class="lineno">19869</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_ASVIE_MASK                   0x4000000u</span></div>
<div class="line"><a name="l19870"></a><span class="lineno">19870</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_ASVIE_SHIFT                  26</span></div>
<div class="line"><a name="l19871"></a><span class="lineno">19871</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSVIE_MASK                   0x8000000u</span></div>
<div class="line"><a name="l19872"></a><span class="lineno">19872</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSVIE_SHIFT                  27</span></div>
<div class="line"><a name="l19873"></a><span class="lineno">19873</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSEIE_MASK                   0x10000000u</span></div>
<div class="line"><a name="l19874"></a><span class="lineno">19874</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_BSEIE_SHIFT                  28</span></div>
<div class="line"><a name="l19875"></a><span class="lineno">19875</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_MSE_MASK                     0x20000000u</span></div>
<div class="line"><a name="l19876"></a><span class="lineno">19876</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_MSE_SHIFT                    29</span></div>
<div class="line"><a name="l19877"></a><span class="lineno">19877</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_DPIE_MASK                    0x40000000u</span></div>
<div class="line"><a name="l19878"></a><span class="lineno">19878</span>&#160;<span class="preprocessor">#define USBHS_OTGSC_DPIE_SHIFT                   30</span></div>
<div class="line"><a name="l19879"></a><span class="lineno">19879</span>&#160;<span class="comment">/* USBMODE Bit Fields */</span></div>
<div class="line"><a name="l19880"></a><span class="lineno">19880</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_CM_MASK                    0x3u</span></div>
<div class="line"><a name="l19881"></a><span class="lineno">19881</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_CM_SHIFT                   0</span></div>
<div class="line"><a name="l19882"></a><span class="lineno">19882</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_CM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_USBMODE_CM_SHIFT))&amp;USBHS_USBMODE_CM_MASK)</span></div>
<div class="line"><a name="l19883"></a><span class="lineno">19883</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_ES_MASK                    0x4u</span></div>
<div class="line"><a name="l19884"></a><span class="lineno">19884</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_ES_SHIFT                   2</span></div>
<div class="line"><a name="l19885"></a><span class="lineno">19885</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_SLOM_MASK                  0x8u</span></div>
<div class="line"><a name="l19886"></a><span class="lineno">19886</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_SLOM_SHIFT                 3</span></div>
<div class="line"><a name="l19887"></a><span class="lineno">19887</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_SDIS_MASK                  0x10u</span></div>
<div class="line"><a name="l19888"></a><span class="lineno">19888</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_SDIS_SHIFT                 4</span></div>
<div class="line"><a name="l19889"></a><span class="lineno">19889</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_TXHSD_MASK                 0x7000u</span></div>
<div class="line"><a name="l19890"></a><span class="lineno">19890</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_TXHSD_SHIFT                12</span></div>
<div class="line"><a name="l19891"></a><span class="lineno">19891</span>&#160;<span class="preprocessor">#define USBHS_USBMODE_TXHSD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_USBMODE_TXHSD_SHIFT))&amp;USBHS_USBMODE_TXHSD_MASK)</span></div>
<div class="line"><a name="l19892"></a><span class="lineno">19892</span>&#160;<span class="comment">/* EPSETUPSR Bit Fields */</span></div>
<div class="line"><a name="l19893"></a><span class="lineno">19893</span>&#160;<span class="preprocessor">#define USBHS_EPSETUPSR_EPSETUPSTAT_MASK         0xFu</span></div>
<div class="line"><a name="l19894"></a><span class="lineno">19894</span>&#160;<span class="preprocessor">#define USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT        0</span></div>
<div class="line"><a name="l19895"></a><span class="lineno">19895</span>&#160;<span class="preprocessor">#define USBHS_EPSETUPSR_EPSETUPSTAT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT))&amp;USBHS_EPSETUPSR_EPSETUPSTAT_MASK)</span></div>
<div class="line"><a name="l19896"></a><span class="lineno">19896</span>&#160;<span class="comment">/* EPPRIME Bit Fields */</span></div>
<div class="line"><a name="l19897"></a><span class="lineno">19897</span>&#160;<span class="preprocessor">#define USBHS_EPPRIME_PERB_MASK                  0xFu</span></div>
<div class="line"><a name="l19898"></a><span class="lineno">19898</span>&#160;<span class="preprocessor">#define USBHS_EPPRIME_PERB_SHIFT                 0</span></div>
<div class="line"><a name="l19899"></a><span class="lineno">19899</span>&#160;<span class="preprocessor">#define USBHS_EPPRIME_PERB(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPPRIME_PERB_SHIFT))&amp;USBHS_EPPRIME_PERB_MASK)</span></div>
<div class="line"><a name="l19900"></a><span class="lineno">19900</span>&#160;<span class="preprocessor">#define USBHS_EPPRIME_PETB_MASK                  0xF0000u</span></div>
<div class="line"><a name="l19901"></a><span class="lineno">19901</span>&#160;<span class="preprocessor">#define USBHS_EPPRIME_PETB_SHIFT                 16</span></div>
<div class="line"><a name="l19902"></a><span class="lineno">19902</span>&#160;<span class="preprocessor">#define USBHS_EPPRIME_PETB(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPPRIME_PETB_SHIFT))&amp;USBHS_EPPRIME_PETB_MASK)</span></div>
<div class="line"><a name="l19903"></a><span class="lineno">19903</span>&#160;<span class="comment">/* EPFLUSH Bit Fields */</span></div>
<div class="line"><a name="l19904"></a><span class="lineno">19904</span>&#160;<span class="preprocessor">#define USBHS_EPFLUSH_FERB_MASK                  0xFu</span></div>
<div class="line"><a name="l19905"></a><span class="lineno">19905</span>&#160;<span class="preprocessor">#define USBHS_EPFLUSH_FERB_SHIFT                 0</span></div>
<div class="line"><a name="l19906"></a><span class="lineno">19906</span>&#160;<span class="preprocessor">#define USBHS_EPFLUSH_FERB(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPFLUSH_FERB_SHIFT))&amp;USBHS_EPFLUSH_FERB_MASK)</span></div>
<div class="line"><a name="l19907"></a><span class="lineno">19907</span>&#160;<span class="preprocessor">#define USBHS_EPFLUSH_FETB_MASK                  0xF0000u</span></div>
<div class="line"><a name="l19908"></a><span class="lineno">19908</span>&#160;<span class="preprocessor">#define USBHS_EPFLUSH_FETB_SHIFT                 16</span></div>
<div class="line"><a name="l19909"></a><span class="lineno">19909</span>&#160;<span class="preprocessor">#define USBHS_EPFLUSH_FETB(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPFLUSH_FETB_SHIFT))&amp;USBHS_EPFLUSH_FETB_MASK)</span></div>
<div class="line"><a name="l19910"></a><span class="lineno">19910</span>&#160;<span class="comment">/* EPSR Bit Fields */</span></div>
<div class="line"><a name="l19911"></a><span class="lineno">19911</span>&#160;<span class="preprocessor">#define USBHS_EPSR_ERBR_MASK                     0xFu</span></div>
<div class="line"><a name="l19912"></a><span class="lineno">19912</span>&#160;<span class="preprocessor">#define USBHS_EPSR_ERBR_SHIFT                    0</span></div>
<div class="line"><a name="l19913"></a><span class="lineno">19913</span>&#160;<span class="preprocessor">#define USBHS_EPSR_ERBR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPSR_ERBR_SHIFT))&amp;USBHS_EPSR_ERBR_MASK)</span></div>
<div class="line"><a name="l19914"></a><span class="lineno">19914</span>&#160;<span class="preprocessor">#define USBHS_EPSR_ETBR_MASK                     0xF0000u</span></div>
<div class="line"><a name="l19915"></a><span class="lineno">19915</span>&#160;<span class="preprocessor">#define USBHS_EPSR_ETBR_SHIFT                    16</span></div>
<div class="line"><a name="l19916"></a><span class="lineno">19916</span>&#160;<span class="preprocessor">#define USBHS_EPSR_ETBR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPSR_ETBR_SHIFT))&amp;USBHS_EPSR_ETBR_MASK)</span></div>
<div class="line"><a name="l19917"></a><span class="lineno">19917</span>&#160;<span class="comment">/* EPCOMPLETE Bit Fields */</span></div>
<div class="line"><a name="l19918"></a><span class="lineno">19918</span>&#160;<span class="preprocessor">#define USBHS_EPCOMPLETE_ERCE_MASK               0xFu</span></div>
<div class="line"><a name="l19919"></a><span class="lineno">19919</span>&#160;<span class="preprocessor">#define USBHS_EPCOMPLETE_ERCE_SHIFT              0</span></div>
<div class="line"><a name="l19920"></a><span class="lineno">19920</span>&#160;<span class="preprocessor">#define USBHS_EPCOMPLETE_ERCE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPCOMPLETE_ERCE_SHIFT))&amp;USBHS_EPCOMPLETE_ERCE_MASK)</span></div>
<div class="line"><a name="l19921"></a><span class="lineno">19921</span>&#160;<span class="preprocessor">#define USBHS_EPCOMPLETE_ETCE_MASK               0xF0000u</span></div>
<div class="line"><a name="l19922"></a><span class="lineno">19922</span>&#160;<span class="preprocessor">#define USBHS_EPCOMPLETE_ETCE_SHIFT              16</span></div>
<div class="line"><a name="l19923"></a><span class="lineno">19923</span>&#160;<span class="preprocessor">#define USBHS_EPCOMPLETE_ETCE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPCOMPLETE_ETCE_SHIFT))&amp;USBHS_EPCOMPLETE_ETCE_MASK)</span></div>
<div class="line"><a name="l19924"></a><span class="lineno">19924</span>&#160;<span class="comment">/* EPCR0 Bit Fields */</span></div>
<div class="line"><a name="l19925"></a><span class="lineno">19925</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_RXS_MASK                     0x1u</span></div>
<div class="line"><a name="l19926"></a><span class="lineno">19926</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_RXS_SHIFT                    0</span></div>
<div class="line"><a name="l19927"></a><span class="lineno">19927</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_RXT_MASK                     0xCu</span></div>
<div class="line"><a name="l19928"></a><span class="lineno">19928</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_RXT_SHIFT                    2</span></div>
<div class="line"><a name="l19929"></a><span class="lineno">19929</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_RXT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPCR0_RXT_SHIFT))&amp;USBHS_EPCR0_RXT_MASK)</span></div>
<div class="line"><a name="l19930"></a><span class="lineno">19930</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_RXE_MASK                     0x80u</span></div>
<div class="line"><a name="l19931"></a><span class="lineno">19931</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_RXE_SHIFT                    7</span></div>
<div class="line"><a name="l19932"></a><span class="lineno">19932</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_TXS_MASK                     0x10000u</span></div>
<div class="line"><a name="l19933"></a><span class="lineno">19933</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_TXS_SHIFT                    16</span></div>
<div class="line"><a name="l19934"></a><span class="lineno">19934</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_TXT_MASK                     0xC0000u</span></div>
<div class="line"><a name="l19935"></a><span class="lineno">19935</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_TXT_SHIFT                    18</span></div>
<div class="line"><a name="l19936"></a><span class="lineno">19936</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_TXT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPCR0_TXT_SHIFT))&amp;USBHS_EPCR0_TXT_MASK)</span></div>
<div class="line"><a name="l19937"></a><span class="lineno">19937</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_TXE_MASK                     0x800000u</span></div>
<div class="line"><a name="l19938"></a><span class="lineno">19938</span>&#160;<span class="preprocessor">#define USBHS_EPCR0_TXE_SHIFT                    23</span></div>
<div class="line"><a name="l19939"></a><span class="lineno">19939</span>&#160;<span class="comment">/* EPCR Bit Fields */</span></div>
<div class="line"><a name="l19940"></a><span class="lineno">19940</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXS_MASK                      0x1u</span></div>
<div class="line"><a name="l19941"></a><span class="lineno">19941</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXS_SHIFT                     0</span></div>
<div class="line"><a name="l19942"></a><span class="lineno">19942</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXD_MASK                      0x2u</span></div>
<div class="line"><a name="l19943"></a><span class="lineno">19943</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXD_SHIFT                     1</span></div>
<div class="line"><a name="l19944"></a><span class="lineno">19944</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXT_MASK                      0xCu</span></div>
<div class="line"><a name="l19945"></a><span class="lineno">19945</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXT_SHIFT                     2</span></div>
<div class="line"><a name="l19946"></a><span class="lineno">19946</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPCR_RXT_SHIFT))&amp;USBHS_EPCR_RXT_MASK)</span></div>
<div class="line"><a name="l19947"></a><span class="lineno">19947</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXI_MASK                      0x20u</span></div>
<div class="line"><a name="l19948"></a><span class="lineno">19948</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXI_SHIFT                     5</span></div>
<div class="line"><a name="l19949"></a><span class="lineno">19949</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXR_MASK                      0x40u</span></div>
<div class="line"><a name="l19950"></a><span class="lineno">19950</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXR_SHIFT                     6</span></div>
<div class="line"><a name="l19951"></a><span class="lineno">19951</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXE_MASK                      0x80u</span></div>
<div class="line"><a name="l19952"></a><span class="lineno">19952</span>&#160;<span class="preprocessor">#define USBHS_EPCR_RXE_SHIFT                     7</span></div>
<div class="line"><a name="l19953"></a><span class="lineno">19953</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXS_MASK                      0x10000u</span></div>
<div class="line"><a name="l19954"></a><span class="lineno">19954</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXS_SHIFT                     16</span></div>
<div class="line"><a name="l19955"></a><span class="lineno">19955</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXD_MASK                      0x20000u</span></div>
<div class="line"><a name="l19956"></a><span class="lineno">19956</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXD_SHIFT                     17</span></div>
<div class="line"><a name="l19957"></a><span class="lineno">19957</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXT_MASK                      0xC0000u</span></div>
<div class="line"><a name="l19958"></a><span class="lineno">19958</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXT_SHIFT                     18</span></div>
<div class="line"><a name="l19959"></a><span class="lineno">19959</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;USBHS_EPCR_TXT_SHIFT))&amp;USBHS_EPCR_TXT_MASK)</span></div>
<div class="line"><a name="l19960"></a><span class="lineno">19960</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXI_MASK                      0x200000u</span></div>
<div class="line"><a name="l19961"></a><span class="lineno">19961</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXI_SHIFT                     21</span></div>
<div class="line"><a name="l19962"></a><span class="lineno">19962</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXR_MASK                      0x400000u</span></div>
<div class="line"><a name="l19963"></a><span class="lineno">19963</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXR_SHIFT                     22</span></div>
<div class="line"><a name="l19964"></a><span class="lineno">19964</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXE_MASK                      0x800000u</span></div>
<div class="line"><a name="l19965"></a><span class="lineno">19965</span>&#160;<span class="preprocessor">#define USBHS_EPCR_TXE_SHIFT                     23</span></div>
<div class="line"><a name="l19966"></a><span class="lineno">19966</span>&#160;<span class="comment">/* USBGENCTRL Bit Fields */</span></div>
<div class="line"><a name="l19967"></a><span class="lineno">19967</span>&#160;<span class="preprocessor">#define USBHS_USBGENCTRL_WU_IE_MASK              0x1u</span></div>
<div class="line"><a name="l19968"></a><span class="lineno">19968</span>&#160;<span class="preprocessor">#define USBHS_USBGENCTRL_WU_IE_SHIFT             0</span></div>
<div class="line"><a name="l19969"></a><span class="lineno">19969</span>&#160;<span class="preprocessor">#define USBHS_USBGENCTRL_WU_ULPI_EN_MASK         0x2u</span></div>
<div class="line"><a name="l19970"></a><span class="lineno">19970</span>&#160;<span class="preprocessor">#define USBHS_USBGENCTRL_WU_ULPI_EN_SHIFT        1</span></div>
<div class="line"><a name="l19971"></a><span class="lineno">19971</span>&#160;<span class="preprocessor">#define USBHS_USBGENCTRL_WU_INT_CLR_MASK         0x20u</span></div>
<div class="line"><a name="l19972"></a><span class="lineno">19972</span>&#160;<span class="preprocessor">#define USBHS_USBGENCTRL_WU_INT_CLR_SHIFT        5</span></div>
<div class="line"><a name="l19973"></a><span class="lineno">19973</span>&#160; <span class="comment">/* end of group USBHS_Register_Masks */</span></div>
<div class="line"><a name="l19977"></a><span class="lineno">19977</span>&#160;</div>
<div class="line"><a name="l19978"></a><span class="lineno">19978</span>&#160;</div>
<div class="line"><a name="l19979"></a><span class="lineno">19979</span>&#160;<span class="comment">/* USBHS - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l19981"></a><span class="lineno"><a class="line" href="group___u_s_b_h_s___peripheral.html#gaa2bc10b8cd66f96acd39e15b3a581306">19981</a></span>&#160;<span class="preprocessor">#define USBHS_BASE_PTR                           ((USBHS_MemMapPtr)0x40034000u)</span></div>
<div class="line"><a name="l19982"></a><span class="lineno">19982</span>&#160;</div>
<div class="line"><a name="l19983"></a><span class="lineno"><a class="line" href="group___u_s_b_h_s___peripheral.html#ga294121020be1028778e1508a789d7105">19983</a></span>&#160;<span class="preprocessor">#define USBHS_BASE_PTRS                          { USBHS_BASE_PTR }</span></div>
<div class="line"><a name="l19984"></a><span class="lineno">19984</span>&#160;</div>
<div class="line"><a name="l19985"></a><span class="lineno">19985</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l19986"></a><span class="lineno">19986</span>&#160;<span class="comment">   -- USBHS - Register accessor macros</span></div>
<div class="line"><a name="l19987"></a><span class="lineno">19987</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l19988"></a><span class="lineno">19988</span>&#160;</div>
<div class="line"><a name="l19995"></a><span class="lineno">19995</span>&#160;<span class="comment">/* USBHS - Register instance definitions */</span></div>
<div class="line"><a name="l19996"></a><span class="lineno">19996</span>&#160;<span class="comment">/* USBHS */</span></div>
<div class="line"><a name="l19997"></a><span class="lineno">19997</span>&#160;<span class="preprocessor">#define USBHS_ID                                 USBHS_ID_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l19998"></a><span class="lineno">19998</span>&#160;<span class="preprocessor">#define USBHS_HWGENERAL                          USBHS_HWGENERAL_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l19999"></a><span class="lineno">19999</span>&#160;<span class="preprocessor">#define USBHS_HWHOST                             USBHS_HWHOST_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20000"></a><span class="lineno">20000</span>&#160;<span class="preprocessor">#define USBHS_HWDEVICE                           USBHS_HWDEVICE_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20001"></a><span class="lineno">20001</span>&#160;<span class="preprocessor">#define USBHS_HWTXBUF                            USBHS_HWTXBUF_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20002"></a><span class="lineno">20002</span>&#160;<span class="preprocessor">#define USBHS_HWRXBUF                            USBHS_HWRXBUF_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20003"></a><span class="lineno">20003</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0LD                         USBHS_GPTIMER0LD_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20004"></a><span class="lineno">20004</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER0CTL                        USBHS_GPTIMER0CTL_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20005"></a><span class="lineno">20005</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1LD                         USBHS_GPTIMER1LD_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20006"></a><span class="lineno">20006</span>&#160;<span class="preprocessor">#define USBHS_GPTIMER1CTL                        USBHS_GPTIMER1CTL_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20007"></a><span class="lineno">20007</span>&#160;<span class="preprocessor">#define USBHS_USB_SBUSCFG                        USBHS_USB_SBUSCFG_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20008"></a><span class="lineno">20008</span>&#160;<span class="preprocessor">#define USBHS_HCIVERSION                         USBHS_HCIVERSION_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20009"></a><span class="lineno">20009</span>&#160;<span class="preprocessor">#define USBHS_HCSPARAMS                          USBHS_HCSPARAMS_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20010"></a><span class="lineno">20010</span>&#160;<span class="preprocessor">#define USBHS_HCCPARAMS                          USBHS_HCCPARAMS_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20011"></a><span class="lineno">20011</span>&#160;<span class="preprocessor">#define USBHS_DCIVERSION                         USBHS_DCIVERSION_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20012"></a><span class="lineno">20012</span>&#160;<span class="preprocessor">#define USBHS_DCCPARAMS                          USBHS_DCCPARAMS_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20013"></a><span class="lineno">20013</span>&#160;<span class="preprocessor">#define USBHS_USBCMD                             USBHS_USBCMD_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20014"></a><span class="lineno">20014</span>&#160;<span class="preprocessor">#define USBHS_USBSTS                             USBHS_USBSTS_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20015"></a><span class="lineno">20015</span>&#160;<span class="preprocessor">#define USBHS_USBINTR                            USBHS_USBINTR_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20016"></a><span class="lineno">20016</span>&#160;<span class="preprocessor">#define USBHS_FRINDEX                            USBHS_FRINDEX_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20017"></a><span class="lineno">20017</span>&#160;<span class="preprocessor">#define USBHS_DEVICEADDR                         USBHS_DEVICEADDR_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20018"></a><span class="lineno">20018</span>&#160;<span class="preprocessor">#define USBHS_PERIODICLISTBASE                   USBHS_PERIODICLISTBASE_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20019"></a><span class="lineno">20019</span>&#160;<span class="preprocessor">#define USBHS_ASYNCLISTADDR                      USBHS_ASYNCLISTADDR_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20020"></a><span class="lineno">20020</span>&#160;<span class="preprocessor">#define USBHS_EPLISTADDR                         USBHS_EPLISTADDR_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20021"></a><span class="lineno">20021</span>&#160;<span class="preprocessor">#define USBHS_TTCTRL                             USBHS_TTCTRL_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20022"></a><span class="lineno">20022</span>&#160;<span class="preprocessor">#define USBHS_BURSTSIZE                          USBHS_BURSTSIZE_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20023"></a><span class="lineno">20023</span>&#160;<span class="preprocessor">#define USBHS_TXFILLTUNING                       USBHS_TXFILLTUNING_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20024"></a><span class="lineno">20024</span>&#160;<span class="preprocessor">#define USBHS_ULPI_VIEWPORT                      USBHS_ULPI_VIEWPORT_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20025"></a><span class="lineno">20025</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAK                           USBHS_ENDPTNAK_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20026"></a><span class="lineno">20026</span>&#160;<span class="preprocessor">#define USBHS_ENDPTNAKEN                         USBHS_ENDPTNAKEN_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20027"></a><span class="lineno">20027</span>&#160;<span class="preprocessor">#define USBHS_CONFIGFLAG                         USBHS_CONFIGFLAG_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20028"></a><span class="lineno">20028</span>&#160;<span class="preprocessor">#define USBHS_PORTSC1                            USBHS_PORTSC1_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20029"></a><span class="lineno">20029</span>&#160;<span class="preprocessor">#define USBHS_OTGSC                              USBHS_OTGSC_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20030"></a><span class="lineno">20030</span>&#160;<span class="preprocessor">#define USBHS_USBMODE                            USBHS_USBMODE_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20031"></a><span class="lineno">20031</span>&#160;<span class="preprocessor">#define USBHS_EPSETUPSR                          USBHS_EPSETUPSR_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20032"></a><span class="lineno">20032</span>&#160;<span class="preprocessor">#define USBHS_EPPRIME                            USBHS_EPPRIME_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20033"></a><span class="lineno">20033</span>&#160;<span class="preprocessor">#define USBHS_EPFLUSH                            USBHS_EPFLUSH_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20034"></a><span class="lineno">20034</span>&#160;<span class="preprocessor">#define USBHS_EPSR                               USBHS_EPSR_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20035"></a><span class="lineno">20035</span>&#160;<span class="preprocessor">#define USBHS_EPCOMPLETE                         USBHS_EPCOMPLETE_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20036"></a><span class="lineno">20036</span>&#160;<span class="preprocessor">#define USBHS_EPCR0                              USBHS_EPCR0_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20037"></a><span class="lineno">20037</span>&#160;<span class="preprocessor">#define USBHS_EPCR1                              USBHS_EPCR_REG(USBHS_BASE_PTR,0)</span></div>
<div class="line"><a name="l20038"></a><span class="lineno">20038</span>&#160;<span class="preprocessor">#define USBHS_EPCR2                              USBHS_EPCR_REG(USBHS_BASE_PTR,1)</span></div>
<div class="line"><a name="l20039"></a><span class="lineno">20039</span>&#160;<span class="preprocessor">#define USBHS_EPCR3                              USBHS_EPCR_REG(USBHS_BASE_PTR,2)</span></div>
<div class="line"><a name="l20040"></a><span class="lineno">20040</span>&#160;<span class="preprocessor">#define USBHS_USBGENCTRL                         USBHS_USBGENCTRL_REG(USBHS_BASE_PTR)</span></div>
<div class="line"><a name="l20041"></a><span class="lineno">20041</span>&#160;</div>
<div class="line"><a name="l20042"></a><span class="lineno">20042</span>&#160;<span class="comment">/* USBHS - Register array accessors */</span></div>
<div class="line"><a name="l20043"></a><span class="lineno">20043</span>&#160;<span class="preprocessor">#define USBHS_EPCR(index)                        USBHS_EPCR_REG(USBHS_BASE_PTR,index)</span></div>
<div class="line"><a name="l20044"></a><span class="lineno">20044</span>&#160; <span class="comment">/* end of group USBHS_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l20048"></a><span class="lineno">20048</span>&#160;</div>
<div class="line"><a name="l20049"></a><span class="lineno">20049</span>&#160; <span class="comment">/* end of group USBHS_Peripheral */</span></div>
<div class="line"><a name="l20053"></a><span class="lineno">20053</span>&#160;</div>
<div class="line"><a name="l20054"></a><span class="lineno">20054</span>&#160;</div>
<div class="line"><a name="l20055"></a><span class="lineno">20055</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l20056"></a><span class="lineno">20056</span>&#160;<span class="comment">   -- VREF</span></div>
<div class="line"><a name="l20057"></a><span class="lineno">20057</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l20058"></a><span class="lineno">20058</span>&#160;</div>
<div class="line"><a name="l20065"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___mem_map.html">20065</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_v_r_e_f___mem_map.html">VREF_MemMap</a> {</div>
<div class="line"><a name="l20066"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___mem_map.html#a987ecd280eb0b25ff58841b304de2e1f">20066</a></span>&#160;  uint8_t <a class="code" href="struct_v_r_e_f___mem_map.html#a987ecd280eb0b25ff58841b304de2e1f">TRM</a>;                                     </div>
<div class="line"><a name="l20067"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___mem_map.html#a5d8e7e9026a69a14ff0d0b3caee5cf24">20067</a></span>&#160;  uint8_t <a class="code" href="struct_v_r_e_f___mem_map.html#a5d8e7e9026a69a14ff0d0b3caee5cf24">SC</a>;                                      </div>
<div class="line"><a name="l20068"></a><span class="lineno">20068</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___v_r_e_f___peripheral.html#ga0730b01086e1d40975ad4e6c1d101b7c">VREF_MemMapPtr</a>;</div>
<div class="line"><a name="l20069"></a><span class="lineno">20069</span>&#160;</div>
<div class="line"><a name="l20070"></a><span class="lineno">20070</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l20071"></a><span class="lineno">20071</span>&#160;<span class="comment">   -- VREF - Register accessor macros</span></div>
<div class="line"><a name="l20072"></a><span class="lineno">20072</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l20073"></a><span class="lineno">20073</span>&#160;</div>
<div class="line"><a name="l20080"></a><span class="lineno">20080</span>&#160;<span class="comment">/* VREF - Register accessors */</span></div>
<div class="line"><a name="l20081"></a><span class="lineno">20081</span>&#160;<span class="preprocessor">#define VREF_TRM_REG(base)                       ((base)-&gt;TRM)</span></div>
<div class="line"><a name="l20082"></a><span class="lineno">20082</span>&#160;<span class="preprocessor">#define VREF_SC_REG(base)                        ((base)-&gt;SC)</span></div>
<div class="line"><a name="l20083"></a><span class="lineno">20083</span>&#160; <span class="comment">/* end of group VREF_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l20087"></a><span class="lineno">20087</span>&#160;</div>
<div class="line"><a name="l20088"></a><span class="lineno">20088</span>&#160;</div>
<div class="line"><a name="l20089"></a><span class="lineno">20089</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l20090"></a><span class="lineno">20090</span>&#160;<span class="comment">   -- VREF Register Masks</span></div>
<div class="line"><a name="l20091"></a><span class="lineno">20091</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l20092"></a><span class="lineno">20092</span>&#160;</div>
<div class="line"><a name="l20098"></a><span class="lineno">20098</span>&#160;<span class="comment">/* TRM Bit Fields */</span></div>
<div class="line"><a name="l20099"></a><span class="lineno">20099</span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_MASK                       0x3Fu</span></div>
<div class="line"><a name="l20100"></a><span class="lineno">20100</span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      0</span></div>
<div class="line"><a name="l20101"></a><span class="lineno">20101</span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_TRM_TRIM_SHIFT))&amp;VREF_TRM_TRIM_MASK)</span></div>
<div class="line"><a name="l20102"></a><span class="lineno">20102</span>&#160;<span class="comment">/* SC Bit Fields */</span></div>
<div class="line"><a name="l20103"></a><span class="lineno">20103</span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     0x3u</span></div>
<div class="line"><a name="l20104"></a><span class="lineno">20104</span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    0</span></div>
<div class="line"><a name="l20105"></a><span class="lineno">20105</span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_MODE_LV_SHIFT))&amp;VREF_SC_MODE_LV_MASK)</span></div>
<div class="line"><a name="l20106"></a><span class="lineno">20106</span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_MASK                      0x4u</span></div>
<div class="line"><a name="l20107"></a><span class="lineno">20107</span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     2</span></div>
<div class="line"><a name="l20108"></a><span class="lineno">20108</span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_MASK                       0x40u</span></div>
<div class="line"><a name="l20109"></a><span class="lineno">20109</span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      6</span></div>
<div class="line"><a name="l20110"></a><span class="lineno">20110</span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_MASK                      0x80u</span></div>
<div class="line"><a name="l20111"></a><span class="lineno">20111</span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     7</span></div>
<div class="line"><a name="l20112"></a><span class="lineno">20112</span>&#160; <span class="comment">/* end of group VREF_Register_Masks */</span></div>
<div class="line"><a name="l20116"></a><span class="lineno">20116</span>&#160;</div>
<div class="line"><a name="l20117"></a><span class="lineno">20117</span>&#160;</div>
<div class="line"><a name="l20118"></a><span class="lineno">20118</span>&#160;<span class="comment">/* VREF - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l20120"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral.html#ga53dba79dbefcdd6f788740a6d0caa57d">20120</a></span>&#160;<span class="preprocessor">#define VREF_BASE_PTR                            ((VREF_MemMapPtr)0x40074000u)</span></div>
<div class="line"><a name="l20121"></a><span class="lineno">20121</span>&#160;</div>
<div class="line"><a name="l20122"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral.html#ga3eb17aee5de4a519ee18fe763e43865b">20122</a></span>&#160;<span class="preprocessor">#define VREF_BASE_PTRS                           { VREF_BASE_PTR }</span></div>
<div class="line"><a name="l20123"></a><span class="lineno">20123</span>&#160;</div>
<div class="line"><a name="l20124"></a><span class="lineno">20124</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l20125"></a><span class="lineno">20125</span>&#160;<span class="comment">   -- VREF - Register accessor macros</span></div>
<div class="line"><a name="l20126"></a><span class="lineno">20126</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l20127"></a><span class="lineno">20127</span>&#160;</div>
<div class="line"><a name="l20134"></a><span class="lineno">20134</span>&#160;<span class="comment">/* VREF - Register instance definitions */</span></div>
<div class="line"><a name="l20135"></a><span class="lineno">20135</span>&#160;<span class="comment">/* VREF */</span></div>
<div class="line"><a name="l20136"></a><span class="lineno">20136</span>&#160;<span class="preprocessor">#define VREF_TRM                                 VREF_TRM_REG(VREF_BASE_PTR)</span></div>
<div class="line"><a name="l20137"></a><span class="lineno">20137</span>&#160;<span class="preprocessor">#define VREF_SC                                  VREF_SC_REG(VREF_BASE_PTR)</span></div>
<div class="line"><a name="l20138"></a><span class="lineno">20138</span>&#160; <span class="comment">/* end of group VREF_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l20142"></a><span class="lineno">20142</span>&#160;</div>
<div class="line"><a name="l20143"></a><span class="lineno">20143</span>&#160; <span class="comment">/* end of group VREF_Peripheral */</span></div>
<div class="line"><a name="l20147"></a><span class="lineno">20147</span>&#160;</div>
<div class="line"><a name="l20148"></a><span class="lineno">20148</span>&#160;</div>
<div class="line"><a name="l20149"></a><span class="lineno">20149</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l20150"></a><span class="lineno">20150</span>&#160;<span class="comment">   -- WDOG</span></div>
<div class="line"><a name="l20151"></a><span class="lineno">20151</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l20152"></a><span class="lineno">20152</span>&#160;</div>
<div class="line"><a name="l20159"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html">20159</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_w_d_o_g___mem_map.html">WDOG_MemMap</a> {</div>
<div class="line"><a name="l20160"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#ae48286fe7c8ceabfd9aa616e40b52a35">20160</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#ae48286fe7c8ceabfd9aa616e40b52a35">STCTRLH</a>;                                </div>
<div class="line"><a name="l20161"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#a0eb14eade4d91bd2f2f82910d633e0aa">20161</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#a0eb14eade4d91bd2f2f82910d633e0aa">STCTRLL</a>;                                </div>
<div class="line"><a name="l20162"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#ae5ac6a42d85914d2f739b5377734f87a">20162</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#ae5ac6a42d85914d2f739b5377734f87a">TOVALH</a>;                                 </div>
<div class="line"><a name="l20163"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#a2ce5a77ef35f55b7f60a11757dbd758f">20163</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#a2ce5a77ef35f55b7f60a11757dbd758f">TOVALL</a>;                                 </div>
<div class="line"><a name="l20164"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#a86589dc11cb4b7d3a00be9234372591f">20164</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#a86589dc11cb4b7d3a00be9234372591f">WINH</a>;                                   </div>
<div class="line"><a name="l20165"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#af238938251c1f5904a215c8a4ed1b74d">20165</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#af238938251c1f5904a215c8a4ed1b74d">WINL</a>;                                   </div>
<div class="line"><a name="l20166"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#a5dbb3963b38571b0de1d2db7bd89d46a">20166</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#a5dbb3963b38571b0de1d2db7bd89d46a">REFRESH</a>;                                </div>
<div class="line"><a name="l20167"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#a78988c0aeb0693a231757a4cc164e1bf">20167</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#a78988c0aeb0693a231757a4cc164e1bf">UNLOCK</a>;                                 </div>
<div class="line"><a name="l20168"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#a47bce5f5c4ea1609ec9d0055e05e9b73">20168</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#a47bce5f5c4ea1609ec9d0055e05e9b73">TMROUTH</a>;                                </div>
<div class="line"><a name="l20169"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#a873a6456ac56cb42a5a2ff66ddfefa3c">20169</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#a873a6456ac56cb42a5a2ff66ddfefa3c">TMROUTL</a>;                                </div>
<div class="line"><a name="l20170"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#aad95a949933f4c578786a38a2ffeec4a">20170</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#aad95a949933f4c578786a38a2ffeec4a">RSTCNT</a>;                                 </div>
<div class="line"><a name="l20171"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___mem_map.html#a8d00541f19094160ea06d8c7ded60298">20171</a></span>&#160;  uint16_t <a class="code" href="struct_w_d_o_g___mem_map.html#a8d00541f19094160ea06d8c7ded60298">PRESC</a>;                                  </div>
<div class="line"><a name="l20172"></a><span class="lineno">20172</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___w_d_o_g___peripheral.html#gaed99974fa14a19f21a8770728ff09af3">WDOG_MemMapPtr</a>;</div>
<div class="line"><a name="l20173"></a><span class="lineno">20173</span>&#160;</div>
<div class="line"><a name="l20174"></a><span class="lineno">20174</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l20175"></a><span class="lineno">20175</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div>
<div class="line"><a name="l20176"></a><span class="lineno">20176</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l20177"></a><span class="lineno">20177</span>&#160;</div>
<div class="line"><a name="l20184"></a><span class="lineno">20184</span>&#160;<span class="comment">/* WDOG - Register accessors */</span></div>
<div class="line"><a name="l20185"></a><span class="lineno">20185</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_REG(base)                   ((base)-&gt;STCTRLH)</span></div>
<div class="line"><a name="l20186"></a><span class="lineno">20186</span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_REG(base)                   ((base)-&gt;STCTRLL)</span></div>
<div class="line"><a name="l20187"></a><span class="lineno">20187</span>&#160;<span class="preprocessor">#define WDOG_TOVALH_REG(base)                    ((base)-&gt;TOVALH)</span></div>
<div class="line"><a name="l20188"></a><span class="lineno">20188</span>&#160;<span class="preprocessor">#define WDOG_TOVALL_REG(base)                    ((base)-&gt;TOVALL)</span></div>
<div class="line"><a name="l20189"></a><span class="lineno">20189</span>&#160;<span class="preprocessor">#define WDOG_WINH_REG(base)                      ((base)-&gt;WINH)</span></div>
<div class="line"><a name="l20190"></a><span class="lineno">20190</span>&#160;<span class="preprocessor">#define WDOG_WINL_REG(base)                      ((base)-&gt;WINL)</span></div>
<div class="line"><a name="l20191"></a><span class="lineno">20191</span>&#160;<span class="preprocessor">#define WDOG_REFRESH_REG(base)                   ((base)-&gt;REFRESH)</span></div>
<div class="line"><a name="l20192"></a><span class="lineno">20192</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_REG(base)                    ((base)-&gt;UNLOCK)</span></div>
<div class="line"><a name="l20193"></a><span class="lineno">20193</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_REG(base)                   ((base)-&gt;TMROUTH)</span></div>
<div class="line"><a name="l20194"></a><span class="lineno">20194</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_REG(base)                   ((base)-&gt;TMROUTL)</span></div>
<div class="line"><a name="l20195"></a><span class="lineno">20195</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_REG(base)                    ((base)-&gt;RSTCNT)</span></div>
<div class="line"><a name="l20196"></a><span class="lineno">20196</span>&#160;<span class="preprocessor">#define WDOG_PRESC_REG(base)                     ((base)-&gt;PRESC)</span></div>
<div class="line"><a name="l20197"></a><span class="lineno">20197</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l20201"></a><span class="lineno">20201</span>&#160;</div>
<div class="line"><a name="l20202"></a><span class="lineno">20202</span>&#160;</div>
<div class="line"><a name="l20203"></a><span class="lineno">20203</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l20204"></a><span class="lineno">20204</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div>
<div class="line"><a name="l20205"></a><span class="lineno">20205</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l20206"></a><span class="lineno">20206</span>&#160;</div>
<div class="line"><a name="l20212"></a><span class="lineno">20212</span>&#160;<span class="comment">/* STCTRLH Bit Fields */</span></div>
<div class="line"><a name="l20213"></a><span class="lineno">20213</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_MASK                 0x1u</span></div>
<div class="line"><a name="l20214"></a><span class="lineno">20214</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_SHIFT                0</span></div>
<div class="line"><a name="l20215"></a><span class="lineno">20215</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_MASK                 0x2u</span></div>
<div class="line"><a name="l20216"></a><span class="lineno">20216</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_SHIFT                1</span></div>
<div class="line"><a name="l20217"></a><span class="lineno">20217</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_MASK               0x4u</span></div>
<div class="line"><a name="l20218"></a><span class="lineno">20218</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_SHIFT              2</span></div>
<div class="line"><a name="l20219"></a><span class="lineno">20219</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_MASK                  0x8u</span></div>
<div class="line"><a name="l20220"></a><span class="lineno">20220</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_SHIFT                 3</span></div>
<div class="line"><a name="l20221"></a><span class="lineno">20221</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_MASK            0x10u</span></div>
<div class="line"><a name="l20222"></a><span class="lineno">20222</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT           4</span></div>
<div class="line"><a name="l20223"></a><span class="lineno">20223</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_MASK                  0x20u</span></div>
<div class="line"><a name="l20224"></a><span class="lineno">20224</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_SHIFT                 5</span></div>
<div class="line"><a name="l20225"></a><span class="lineno">20225</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_MASK                 0x40u</span></div>
<div class="line"><a name="l20226"></a><span class="lineno">20226</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_SHIFT                6</span></div>
<div class="line"><a name="l20227"></a><span class="lineno">20227</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_MASK                 0x80u</span></div>
<div class="line"><a name="l20228"></a><span class="lineno">20228</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_SHIFT                7</span></div>
<div class="line"><a name="l20229"></a><span class="lineno">20229</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_MASK               0x400u</span></div>
<div class="line"><a name="l20230"></a><span class="lineno">20230</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_SHIFT              10</span></div>
<div class="line"><a name="l20231"></a><span class="lineno">20231</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_MASK                0x800u</span></div>
<div class="line"><a name="l20232"></a><span class="lineno">20232</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_SHIFT               11</span></div>
<div class="line"><a name="l20233"></a><span class="lineno">20233</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_MASK                0x3000u</span></div>
<div class="line"><a name="l20234"></a><span class="lineno">20234</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_SHIFT               12</span></div>
<div class="line"><a name="l20235"></a><span class="lineno">20235</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_BYTESEL_SHIFT))&amp;WDOG_STCTRLH_BYTESEL_MASK)</span></div>
<div class="line"><a name="l20236"></a><span class="lineno">20236</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_MASK            0x4000u</span></div>
<div class="line"><a name="l20237"></a><span class="lineno">20237</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_SHIFT           14</span></div>
<div class="line"><a name="l20238"></a><span class="lineno">20238</span>&#160;<span class="comment">/* STCTRLL Bit Fields */</span></div>
<div class="line"><a name="l20239"></a><span class="lineno">20239</span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_MASK                 0x8000u</span></div>
<div class="line"><a name="l20240"></a><span class="lineno">20240</span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_SHIFT                15</span></div>
<div class="line"><a name="l20241"></a><span class="lineno">20241</span>&#160;<span class="comment">/* TOVALH Bit Fields */</span></div>
<div class="line"><a name="l20242"></a><span class="lineno">20242</span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_MASK               0xFFFFu</span></div>
<div class="line"><a name="l20243"></a><span class="lineno">20243</span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_SHIFT              0</span></div>
<div class="line"><a name="l20244"></a><span class="lineno">20244</span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALH_TOVALHIGH_SHIFT))&amp;WDOG_TOVALH_TOVALHIGH_MASK)</span></div>
<div class="line"><a name="l20245"></a><span class="lineno">20245</span>&#160;<span class="comment">/* TOVALL Bit Fields */</span></div>
<div class="line"><a name="l20246"></a><span class="lineno">20246</span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_MASK                0xFFFFu</span></div>
<div class="line"><a name="l20247"></a><span class="lineno">20247</span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_SHIFT               0</span></div>
<div class="line"><a name="l20248"></a><span class="lineno">20248</span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALL_TOVALLOW_SHIFT))&amp;WDOG_TOVALL_TOVALLOW_MASK)</span></div>
<div class="line"><a name="l20249"></a><span class="lineno">20249</span>&#160;<span class="comment">/* WINH Bit Fields */</span></div>
<div class="line"><a name="l20250"></a><span class="lineno">20250</span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_MASK                   0xFFFFu</span></div>
<div class="line"><a name="l20251"></a><span class="lineno">20251</span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_SHIFT                  0</span></div>
<div class="line"><a name="l20252"></a><span class="lineno">20252</span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINH_WINHIGH_SHIFT))&amp;WDOG_WINH_WINHIGH_MASK)</span></div>
<div class="line"><a name="l20253"></a><span class="lineno">20253</span>&#160;<span class="comment">/* WINL Bit Fields */</span></div>
<div class="line"><a name="l20254"></a><span class="lineno">20254</span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_MASK                    0xFFFFu</span></div>
<div class="line"><a name="l20255"></a><span class="lineno">20255</span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_SHIFT                   0</span></div>
<div class="line"><a name="l20256"></a><span class="lineno">20256</span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINL_WINLOW_SHIFT))&amp;WDOG_WINL_WINLOW_MASK)</span></div>
<div class="line"><a name="l20257"></a><span class="lineno">20257</span>&#160;<span class="comment">/* REFRESH Bit Fields */</span></div>
<div class="line"><a name="l20258"></a><span class="lineno">20258</span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_MASK            0xFFFFu</span></div>
<div class="line"><a name="l20259"></a><span class="lineno">20259</span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_SHIFT           0</span></div>
<div class="line"><a name="l20260"></a><span class="lineno">20260</span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_REFRESH_WDOGREFRESH_SHIFT))&amp;WDOG_REFRESH_WDOGREFRESH_MASK)</span></div>
<div class="line"><a name="l20261"></a><span class="lineno">20261</span>&#160;<span class="comment">/* UNLOCK Bit Fields */</span></div>
<div class="line"><a name="l20262"></a><span class="lineno">20262</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_MASK              0xFFFFu</span></div>
<div class="line"><a name="l20263"></a><span class="lineno">20263</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT             0</span></div>
<div class="line"><a name="l20264"></a><span class="lineno">20264</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&amp;WDOG_UNLOCK_WDOGUNLOCK_MASK)</span></div>
<div class="line"><a name="l20265"></a><span class="lineno">20265</span>&#160;<span class="comment">/* TMROUTH Bit Fields */</span></div>
<div class="line"><a name="l20266"></a><span class="lineno">20266</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_MASK           0xFFFFu</span></div>
<div class="line"><a name="l20267"></a><span class="lineno">20267</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT          0</span></div>
<div class="line"><a name="l20268"></a><span class="lineno">20268</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&amp;WDOG_TMROUTH_TIMEROUTHIGH_MASK)</span></div>
<div class="line"><a name="l20269"></a><span class="lineno">20269</span>&#160;<span class="comment">/* TMROUTL Bit Fields */</span></div>
<div class="line"><a name="l20270"></a><span class="lineno">20270</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_MASK            0xFFFFu</span></div>
<div class="line"><a name="l20271"></a><span class="lineno">20271</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT           0</span></div>
<div class="line"><a name="l20272"></a><span class="lineno">20272</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&amp;WDOG_TMROUTL_TIMEROUTLOW_MASK)</span></div>
<div class="line"><a name="l20273"></a><span class="lineno">20273</span>&#160;<span class="comment">/* RSTCNT Bit Fields */</span></div>
<div class="line"><a name="l20274"></a><span class="lineno">20274</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_MASK                  0xFFFFu</span></div>
<div class="line"><a name="l20275"></a><span class="lineno">20275</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_SHIFT                 0</span></div>
<div class="line"><a name="l20276"></a><span class="lineno">20276</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_RSTCNT_RSTCNT_SHIFT))&amp;WDOG_RSTCNT_RSTCNT_MASK)</span></div>
<div class="line"><a name="l20277"></a><span class="lineno">20277</span>&#160;<span class="comment">/* PRESC Bit Fields */</span></div>
<div class="line"><a name="l20278"></a><span class="lineno">20278</span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_MASK                 0x700u</span></div>
<div class="line"><a name="l20279"></a><span class="lineno">20279</span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_SHIFT                8</span></div>
<div class="line"><a name="l20280"></a><span class="lineno">20280</span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_PRESC_PRESCVAL_SHIFT))&amp;WDOG_PRESC_PRESCVAL_MASK)</span></div>
<div class="line"><a name="l20281"></a><span class="lineno">20281</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div>
<div class="line"><a name="l20285"></a><span class="lineno">20285</span>&#160;</div>
<div class="line"><a name="l20286"></a><span class="lineno">20286</span>&#160;</div>
<div class="line"><a name="l20287"></a><span class="lineno">20287</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div>
<div class="line"><a name="l20289"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral.html#ga72fb27c7bc1ae124f180d8f2c7b9fa79">20289</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTR                            ((WDOG_MemMapPtr)0x40052000u)</span></div>
<div class="line"><a name="l20290"></a><span class="lineno">20290</span>&#160;</div>
<div class="line"><a name="l20291"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral.html#ga8d50dba3756857eed1783b3d726d40d8">20291</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTRS                           { WDOG_BASE_PTR }</span></div>
<div class="line"><a name="l20292"></a><span class="lineno">20292</span>&#160;</div>
<div class="line"><a name="l20293"></a><span class="lineno">20293</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l20294"></a><span class="lineno">20294</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div>
<div class="line"><a name="l20295"></a><span class="lineno">20295</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l20296"></a><span class="lineno">20296</span>&#160;</div>
<div class="line"><a name="l20303"></a><span class="lineno">20303</span>&#160;<span class="comment">/* WDOG - Register instance definitions */</span></div>
<div class="line"><a name="l20304"></a><span class="lineno">20304</span>&#160;<span class="comment">/* WDOG */</span></div>
<div class="line"><a name="l20305"></a><span class="lineno">20305</span>&#160;<span class="preprocessor">#define WDOG_STCTRLH                             WDOG_STCTRLH_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20306"></a><span class="lineno">20306</span>&#160;<span class="preprocessor">#define WDOG_STCTRLL                             WDOG_STCTRLL_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20307"></a><span class="lineno">20307</span>&#160;<span class="preprocessor">#define WDOG_TOVALH                              WDOG_TOVALH_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20308"></a><span class="lineno">20308</span>&#160;<span class="preprocessor">#define WDOG_TOVALL                              WDOG_TOVALL_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20309"></a><span class="lineno">20309</span>&#160;<span class="preprocessor">#define WDOG_WINH                                WDOG_WINH_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20310"></a><span class="lineno">20310</span>&#160;<span class="preprocessor">#define WDOG_WINL                                WDOG_WINL_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20311"></a><span class="lineno">20311</span>&#160;<span class="preprocessor">#define WDOG_REFRESH                             WDOG_REFRESH_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20312"></a><span class="lineno">20312</span>&#160;<span class="preprocessor">#define WDOG_UNLOCK                              WDOG_UNLOCK_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20313"></a><span class="lineno">20313</span>&#160;<span class="preprocessor">#define WDOG_TMROUTH                             WDOG_TMROUTH_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20314"></a><span class="lineno">20314</span>&#160;<span class="preprocessor">#define WDOG_TMROUTL                             WDOG_TMROUTL_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20315"></a><span class="lineno">20315</span>&#160;<span class="preprocessor">#define WDOG_RSTCNT                              WDOG_RSTCNT_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20316"></a><span class="lineno">20316</span>&#160;<span class="preprocessor">#define WDOG_PRESC                               WDOG_PRESC_REG(WDOG_BASE_PTR)</span></div>
<div class="line"><a name="l20317"></a><span class="lineno">20317</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div>
<div class="line"><a name="l20321"></a><span class="lineno">20321</span>&#160;</div>
<div class="line"><a name="l20322"></a><span class="lineno">20322</span>&#160; <span class="comment">/* end of group WDOG_Peripheral */</span></div>
<div class="line"><a name="l20326"></a><span class="lineno">20326</span>&#160;</div>
<div class="line"><a name="l20327"></a><span class="lineno">20327</span>&#160;</div>
<div class="line"><a name="l20328"></a><span class="lineno">20328</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l20329"></a><span class="lineno">20329</span>&#160;<span class="comment">** End of section using anonymous unions</span></div>
<div class="line"><a name="l20330"></a><span class="lineno">20330</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l20331"></a><span class="lineno">20331</span>&#160;</div>
<div class="line"><a name="l20332"></a><span class="lineno">20332</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div>
<div class="line"><a name="l20333"></a><span class="lineno">20333</span>&#160;<span class="preprocessor">  #pragma pop</span></div>
<div class="line"><a name="l20334"></a><span class="lineno">20334</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div>
<div class="line"><a name="l20335"></a><span class="lineno">20335</span>&#160;<span class="preprocessor">  #pragma pop</span></div>
<div class="line"><a name="l20336"></a><span class="lineno">20336</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div>
<div class="line"><a name="l20337"></a><span class="lineno">20337</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div>
<div class="line"><a name="l20338"></a><span class="lineno">20338</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div>
<div class="line"><a name="l20339"></a><span class="lineno">20339</span>&#160;<span class="preprocessor">  #pragma language=default</span></div>
<div class="line"><a name="l20340"></a><span class="lineno">20340</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l20341"></a><span class="lineno">20341</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div>
<div class="line"><a name="l20342"></a><span class="lineno">20342</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l20343"></a><span class="lineno">20343</span>&#160; <span class="comment">/* end of group Peripheral_defines */</span></div>
<div class="line"><a name="l20347"></a><span class="lineno">20347</span>&#160;</div>
<div class="line"><a name="l20348"></a><span class="lineno">20348</span>&#160;</div>
<div class="line"><a name="l20349"></a><span class="lineno">20349</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l20350"></a><span class="lineno">20350</span>&#160;<span class="comment">   -- Backward Compatibility</span></div>
<div class="line"><a name="l20351"></a><span class="lineno">20351</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l20352"></a><span class="lineno">20352</span>&#160;</div>
<div class="line"><a name="l20358"></a><span class="lineno">20358</span>&#160;<span class="preprocessor">#define PDB0_PO0EN                               PDB0_POEN</span></div>
<div class="line"><a name="l20359"></a><span class="lineno">20359</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div>
<div class="line"><a name="l20360"></a><span class="lineno">20360</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div>
<div class="line"><a name="l20361"></a><span class="lineno">20361</span>&#160;<span class="preprocessor">#define SIM_SCGC4_IIC2_MASK                      SIM_SCGC4_IIC0_MASK</span></div>
<div class="line"><a name="l20362"></a><span class="lineno">20362</span>&#160;<span class="preprocessor">#define SIM_SCGC4_IIC2_SHIFT                     SIM_SCGC4_IIC0_SHIFT</span></div>
<div class="line"><a name="l20363"></a><span class="lineno">20363</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFE_MASK                      0x1u</span></div>
<div class="line"><a name="l20364"></a><span class="lineno">20364</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFE_SHIFT                     0</span></div>
<div class="line"><a name="l20365"></a><span class="lineno">20365</span>&#160;<span class="preprocessor">#define SIM_SCGC7_PFLEXNVM_MASK                  0x4u</span></div>
<div class="line"><a name="l20366"></a><span class="lineno">20366</span>&#160;<span class="preprocessor">#define SIM_SCGC7_PFLEXNVM_SHIFT                 2</span></div>
<div class="line"><a name="l20367"></a><span class="lineno">20367</span>&#160;<span class="preprocessor">#define LCDC_LSR_GWLPM_MASK                      0x10000000u</span></div>
<div class="line"><a name="l20368"></a><span class="lineno">20368</span>&#160;<span class="preprocessor">#define LCDC_LSR_GWLPM_SHIFT                     28</span></div>
<div class="line"><a name="l20369"></a><span class="lineno">20369</span>&#160;<span class="preprocessor">#define LCDC_LIER_ERR_RES_EN_MASK                0x4u</span></div>
<div class="line"><a name="l20370"></a><span class="lineno">20370</span>&#160;<span class="preprocessor">#define LCDC_LIER_ERR_RES_EN_SHIFT               2</span></div>
<div class="line"><a name="l20371"></a><span class="lineno">20371</span>&#160;<span class="preprocessor">#define LCDC_LIER_GW_ERR_RES_EN_MASK             0x40u</span></div>
<div class="line"><a name="l20372"></a><span class="lineno">20372</span>&#160;<span class="preprocessor">#define LCDC_LIER_GW_ERR_RES_EN_SHIFT            6</span></div>
<div class="line"><a name="l20373"></a><span class="lineno">20373</span>&#160;<span class="preprocessor">#define LCDC_LISR_ERR_RES_MASK                   0x4u</span></div>
<div class="line"><a name="l20374"></a><span class="lineno">20374</span>&#160;<span class="preprocessor">#define LCDC_LISR_ERR_RES_SHIFT                  2</span></div>
<div class="line"><a name="l20375"></a><span class="lineno">20375</span>&#160;<span class="preprocessor">#define LCDC_LISR_GW_ERR_RES_MASK                0x40u</span></div>
<div class="line"><a name="l20376"></a><span class="lineno">20376</span>&#160;<span class="preprocessor">#define LCDC_LISR_GW_ERR_RES_SHIFT               6</span></div>
<div class="line"><a name="l20377"></a><span class="lineno">20377</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div>
<div class="line"><a name="l20381"></a><span class="lineno">20381</span>&#160;</div>
<div class="line"><a name="l20382"></a><span class="lineno">20382</span>&#160;</div>
<div class="line"><a name="l20383"></a><span class="lineno">20383</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(MCU_MK70F12) &amp;&amp; !defined(MCU_MK70F15) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l20384"></a><span class="lineno">20384</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div>
<div class="line"><a name="l20385"></a><span class="lineno">20385</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0100u)</span></div>
<div class="line"><a name="l20386"></a><span class="lineno">20386</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div>
<div class="line"><a name="l20387"></a><span class="lineno">20387</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div>
<div class="line"><a name="l20388"></a><span class="lineno">20388</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l20389"></a><span class="lineno">20389</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0100u) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l20390"></a><span class="lineno">20390</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MCU_MK70F12) &amp;&amp; !defined(MCU_MK70F15) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l20391"></a><span class="lineno">20391</span>&#160;</div>
<div class="line"><a name="l20392"></a><span class="lineno">20392</span>&#160;<span class="comment">/* MK70F12.h, eof. */</span></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_abf2a729b70202f56ef30cdfd6488e6c0"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#abf2a729b70202f56ef30cdfd6488e6c0">ENET_MemMap::IEEE_T_DROP</a></div><div class="ttdeci">uint32_t IEEE_T_DROP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6861</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_ae48286fe7c8ceabfd9aa616e40b52a35"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#ae48286fe7c8ceabfd9aa616e40b52a35">WDOG_MemMap::STCTRLH</a></div><div class="ttdeci">uint16_t STCTRLH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20160</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_af719ff30fb65a86a545f97f5b556e0b9"><div class="ttname"><a href="struct_d_w_t___mem_map.html#af719ff30fb65a86a545f97f5b556e0b9">DWT_MemMap::CID3</a></div><div class="ttdeci">uint32_t CID3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6662</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_ade8f75b925a50f74a9fb2456bc35823d"><div class="ttname"><a href="struct_s_p_i___mem_map.html#ade8f75b925a50f74a9fb2456bc35823d">SPI_MemMap::RSER</a></div><div class="ttdeci">uint32_t RSER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17095</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a584ac31c6dcec464f98ceece5b76d1f6"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a584ac31c6dcec464f98ceece5b76d1f6">ETM_MemMap::IDR2</a></div><div class="ttdeci">uint32_t IDR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8106</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_ad9454220446b5a706a53b100d31c223a"><div class="ttname"><a href="struct_c_a_n___mem_map.html#ad9454220446b5a706a53b100d31c223a">CAN_MemMap::RX14MASK</a></div><div class="ttdeci">uint32_t RX14MASK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1913</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da22f2401f53b72d84195a137e2823b2f7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da22f2401f53b72d84195a137e2823b2f7">INT_FTFE</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:179</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a04fc03ca20b588fb20be9eee512fbfeb"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a04fc03ca20b588fb20be9eee512fbfeb">TSI_MemMap::CNTR1</a></div><div class="ttdeci">uint32_t CNTR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17747</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_aa5fdf34d92821f87bbcde2dbb43a6d3c"><div class="ttname"><a href="struct_e_t_m___mem_map.html#aa5fdf34d92821f87bbcde2dbb43a6d3c">ETM_MemMap::ITATBCTR0</a></div><div class="ttdeci">uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8116</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_af0158099ec07706eef6138a50643e1c8"><div class="ttname"><a href="struct_d_w_t___mem_map.html#af0158099ec07706eef6138a50643e1c8">DWT_MemMap::PID7</a></div><div class="ttdeci">uint32_t PID7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6654</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a500ab794376810b97e2b2e01658f330c"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a500ab794376810b97e2b2e01658f330c">RTC_MemMap::TAR</a></div><div class="ttdeci">uint32_t TAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15307</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a95c7e36f114e8ac7f235ad8ef335f1cf"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a95c7e36f114e8ac7f235ad8ef335f1cf">LLWU_MemMap::RST</a></div><div class="ttdeci">uint8_t RST</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11337</div></div>
<div class="ttc" id="struct_o_s_c___mem_map_html_adb3c443099915a22c9951ff23c8eaa16"><div class="ttname"><a href="struct_o_s_c___mem_map.html#adb3c443099915a22c9951ff23c8eaa16">OSC_MemMap::CR</a></div><div class="ttdeci">uint8_t CR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13901</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a3b613f265bf4b8c679e4da5f002eb4cd"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a3b613f265bf4b8c679e4da5f002eb4cd">TPIU_MemMap::CID2</a></div><div class="ttdeci">uint32_t CID2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17610</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_aec2f8c0be0d4ad9d0a2f66c552f7c0b9"><div class="ttname"><a href="struct_d_d_r___mem_map.html#aec2f8c0be0d4ad9d0a2f66c552f7c0b9">DDR_MemMap::CR35</a></div><div class="ttdeci">uint32_t CR35</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4037</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a2e65235ded22e36d3dae2b17f172a32b"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a2e65235ded22e36d3dae2b17f172a32b">SPI_MemMap::TXFR2</a></div><div class="ttdeci">uint32_t TXFR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17103</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a75787ffd284dd47814093fbe8d28232d"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a75787ffd284dd47814093fbe8d28232d">AIPS_MemMap::PACRI</a></div><div class="ttdeci">uint32_t PACRI</div><div class="ttdef"><b>Definition:</b> MK70F12.h:735</div></div>
<div class="ttc" id="group___c_m_t___peripheral_html_ga9764155d28e775ee5d3200941c07f812"><div class="ttname"><a href="group___c_m_t___peripheral.html#ga9764155d28e775ee5d3200941c07f812">CMT_MemMapPtr</a></div><div class="ttdeci">struct CMT_MemMap * CMT_MemMapPtr</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_ab5d680cdaa89677231777f60835b9b1b"><div class="ttname"><a href="struct_i_t_m___mem_map.html#ab5d680cdaa89677231777f60835b9b1b">ITM_MemMap::PID7</a></div><div class="ttdeci">uint32_t PID7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10744</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html"><div class="ttname"><a href="struct_m_c_g___mem_map.html">MCG_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:11996</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a9f07a2e505dda38873798958a6c9f432"><div class="ttname"><a href="struct_i2_c___mem_map.html#a9f07a2e505dda38873798958a6c9f432">I2C_MemMap::F</a></div><div class="ttdeci">uint8_t F</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10093</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_ab75bbe78d1737fdbb0e5aefb2a169acc"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#ab75bbe78d1737fdbb0e5aefb2a169acc">USBHS_MemMap::ULPI_VIEWPORT</a></div><div class="ttdeci">uint32_t ULPI_VIEWPORT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19356</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_af9ca1409d5ed35a1c48d9a254762b438"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#af9ca1409d5ed35a1c48d9a254762b438">ENET_MemMap::RMON_R_MC_PKT</a></div><div class="ttdeci">uint32_t RMON_R_MC_PKT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6876</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___mem_map_html_a86ba3b0e7a077a4b9afbe207f335216c"><div class="ttname"><a href="struct_u_s_b_d_c_d___mem_map.html#a86ba3b0e7a077a4b9afbe207f335216c">USBDCD_MemMap::CLOCK</a></div><div class="ttdeci">uint32_t CLOCK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19176</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da740734ae0bf157c59a19d3ea05947833"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da740734ae0bf157c59a19d3ea05947833">INT_DAC1</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:243</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a593a3dc10eb92a0dab6f62dbda5f0209"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a593a3dc10eb92a0dab6f62dbda5f0209">USB_MemMap::USBCTRL</a></div><div class="ttdeci">uint8_t USBCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18783</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_afa92c6c4b400339e646d717e30b505b7"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#afa92c6c4b400339e646d717e30b505b7">TPIU_MemMap::CID1</a></div><div class="ttdeci">uint32_t CID1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17609</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_aa6897cc68c3e0e6bff51c421049ba3f4"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#aa6897cc68c3e0e6bff51c421049ba3f4">AIPS_MemMap::PACRB</a></div><div class="ttdeci">uint32_t PACRB</div><div class="ttdef"><b>Definition:</b> MK70F12.h:727</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_ac3b02492f50adbb1ec4c964536f627b6"><div class="ttname"><a href="struct_n_f_c___mem_map.html#ac3b02492f50adbb1ec4c964536f627b6">NFC_MemMap::SR2</a></div><div class="ttdeci">uint32_t SR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12841</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ab41bdc9f4302f141db34641e6cf21e85"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ab41bdc9f4302f141db34641e6cf21e85">DMA_MemMap::CDNE</a></div><div class="ttdeci">uint8_t CDNE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4859</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a51a11fd9f2d1c734621098efd2b71493"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a51a11fd9f2d1c734621098efd2b71493">ETM_MemMap::AUTHSTATUS</a></div><div class="ttdeci">uint32_t AUTHSTATUS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8125</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a96a722e1ae66ee87b88407ef622cf243"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a96a722e1ae66ee87b88407ef622cf243">LLWU_MemMap::PE3</a></div><div class="ttdeci">uint8_t PE3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11329</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a0519d6cb1049fe7cb867b1ede8957240"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a0519d6cb1049fe7cb867b1ede8957240">ENET_MemMap::RMON_R_OVERSIZE</a></div><div class="ttdeci">uint32_t RMON_R_OVERSIZE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6879</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a98bd3ff2455e9fccb9cd7d06cc090370"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a98bd3ff2455e9fccb9cd7d06cc090370">AIPS_MemMap::PACRD</a></div><div class="ttdeci">uint32_t PACRD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:729</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html_aec23689880afd46876916055403e867a"><div class="ttname"><a href="struct_sys_tick___mem_map.html#aec23689880afd46876916055403e867a">SysTick_MemMap::CSR</a></div><div class="ttdeci">uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17465</div></div>
<div class="ttc" id="group___r_f_v_b_a_t___peripheral_html_gaf818ad4cab94790b0374758504777f4f"><div class="ttname"><a href="group___r_f_v_b_a_t___peripheral.html#gaf818ad4cab94790b0374758504777f4f">RFVBAT_MemMapPtr</a></div><div class="ttdeci">struct RFVBAT_MemMap * RFVBAT_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daf1de1ddb42686ad1323fafe96c1af965"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf1de1ddb42686ad1323fafe96c1af965">INT_Read_Collision</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:180</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_ae36ce42bd55889c91be08af94a07203e"><div class="ttname"><a href="struct_t_s_i___mem_map.html#ae36ce42bd55889c91be08af94a07203e">TSI_MemMap::WUCNTR</a></div><div class="ttdeci">uint32_t WUCNTR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17745</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a023bb3d410c13c5bd75ed9aedb0aed98"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a023bb3d410c13c5bd75ed9aedb0aed98">DWT_MemMap::CID1</a></div><div class="ttdeci">uint32_t CID1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6660</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_a40660a71cbcc2c0a2b0690bf2f8017d3"><div class="ttname"><a href="struct_c_m_t___mem_map.html#a40660a71cbcc2c0a2b0690bf2f8017d3">CMT_MemMap::CMD2</a></div><div class="ttdeci">uint8_t CMD2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3294</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daefd5b3ac22c9d27bf0a12236715ef236"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daefd5b3ac22c9d27bf0a12236715ef236">INT_Reserved116</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:261</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_aa19462850c5085330e53ed19397f6e1e"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa19462850c5085330e53ed19397f6e1e">USB_MemMap::INTEN</a></div><div class="ttdeci">uint8_t INTEN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18753</div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___mem_map_html_a7ba04adde18230ace5b01e6b01725638"><div class="ttname"><a href="struct_d_m_a_m_u_x___mem_map.html#a7ba04adde18230ace5b01e6b01725638">DMAMUX_MemMap::CHCFG</a></div><div class="ttdeci">uint8_t CHCFG[16]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6513</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a9da4a06848bfc47161b31c234eaaeb81"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a9da4a06848bfc47161b31c234eaaeb81">ETB_MemMap::ITATBCTR0</a></div><div class="ttdeci">uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7753</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ac846186ffd0e53fbac32cd57c6f9acc4"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ac846186ffd0e53fbac32cd57c6f9acc4">UART_MemMap::BDL</a></div><div class="ttdeci">uint8_t BDL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18012</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_ad980a8cdef83fed7e103f88ad051e155"><div class="ttname"><a href="struct_c_r_c___mem_map.html#ad980a8cdef83fed7e103f88ad051e155">CRC_MemMap::CTRL</a></div><div class="ttdeci">uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3486</div></div>
<div class="ttc" id="group___e_t_m___peripheral_html_ga88a18470aafe4a4922485f18a93c172d"><div class="ttname"><a href="group___e_t_m___peripheral.html#ga88a18470aafe4a4922485f18a93c172d">ETM_MemMapPtr</a></div><div class="ttdeci">struct ETM_MemMap * ETM_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dac2f7e4bcb4948a01053f38228206a525"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac2f7e4bcb4948a01053f38228206a525">INT_DMA10_DMA26</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:171</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa718be6f01474617d86d5e1a2899ef16"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa718be6f01474617d86d5e1a2899ef16">INT_CAN0_Tx_Warning</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:193</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a474a33074611146734690e48ed41282e"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a474a33074611146734690e48ed41282e">SCB_MemMap::ACTLR</a></div><div class="ttdeci">uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15573</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_a7f3d427467fd70574b129f2ecd5a84ed"><div class="ttname"><a href="struct_p_d_b___mem_map.html#a7f3d427467fd70574b129f2ecd5a84ed">PDB_MemMap::C1</a></div><div class="ttdeci">uint32_t C1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14000</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a4b8d9d2bc1b3f7805c06e0f0b88df9d7"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a4b8d9d2bc1b3f7805c06e0f0b88df9d7">DDR_MemMap::CR43</a></div><div class="ttdeci">uint32_t CR43</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4045</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a241fa51692e64ff3b02e6e953676fd95"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a241fa51692e64ff3b02e6e953676fd95">ENET_MemMap::TCCR</a></div><div class="ttdeci">uint32_t TCCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6910</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_a30abe06fea900d839a8558bd48e0a3a0"><div class="ttname"><a href="struct_c_r_c___mem_map.html#a30abe06fea900d839a8558bd48e0a3a0">CRC_MemMap::CTRLHU</a></div><div class="ttdeci">uint8_t CTRLHU</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3489</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ace3766dcf2abe24be7b96e83348bb07f"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ace3766dcf2abe24be7b96e83348bb07f">UART_MemMap::SDTH</a></div><div class="ttdeci">uint8_t SDTH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18051</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a5a09a06fd8ca598627150607ae8c3679"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a5a09a06fd8ca598627150607ae8c3679">DMA_MemMap::DCHPRI29</a></div><div class="ttdeci">uint8_t DCHPRI29</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4900</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a07c24a4727fa6aef7cb9a3119c5bf39a"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a07c24a4727fa6aef7cb9a3119c5bf39a">FTFE_MemMap::FCCOB5</a></div><div class="ttdeci">uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9003</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_a4bf70415762da6b4a4ef334878593d2f"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#a4bf70415762da6b4a4ef334878593d2f">AXBS_MemMap::MGPCR2</a></div><div class="ttdeci">uint32_t MGPCR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1714</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a50469498a2399ab61bfa9c1826a1932a"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a50469498a2399ab61bfa9c1826a1932a">FPB_MemMap::PID3</a></div><div class="ttdeci">uint32_t PID3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8874</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da6ff0bf31507bc68a2d763b1a3e5d2c38"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6ff0bf31507bc68a2d763b1a3e5d2c38">INT_RNG</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:184</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_aa4c8bc4c6c43cb03d266084ead4948f6"><div class="ttname"><a href="struct_s_p_i___mem_map.html#aa4c8bc4c6c43cb03d266084ead4948f6">SPI_MemMap::TXFR1</a></div><div class="ttdeci">uint32_t TXFR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17102</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ae429b2d6bbe8b448eefc4e9a19ef6435"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ae429b2d6bbe8b448eefc4e9a19ef6435">ETM_MemMap::CCR</a></div><div class="ttdeci">uint32_t CCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8084</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabb6716ba295bc1a0f3c4c8c0e6c91080"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb6716ba295bc1a0f3c4c8c0e6c91080">INT_DMA14_DMA30</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:175</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a1486bb59addc84a71638decf52c7d7b6"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a1486bb59addc84a71638decf52c7d7b6">RTC_MemMap::MER</a></div><div class="ttdeci">uint32_t MER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15314</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a5597e40ecdc9aaf07f342eea55467ff1"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a5597e40ecdc9aaf07f342eea55467ff1">CAU_MemMap::XOR_CAA</a></div><div class="ttdeci">uint32_t XOR_CAA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2517</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_acad1a20eb41fab37316b6b7b98c00053"><div class="ttname"><a href="struct_u_s_b___mem_map.html#acad1a20eb41fab37316b6b7b98c00053">USB_MemMap::STAT</a></div><div class="ttdeci">uint8_t STAT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18759</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_afe52c1ebf9e5971e43fdfea50cf16a48"><div class="ttname"><a href="struct_s_p_i___mem_map.html#afe52c1ebf9e5971e43fdfea50cf16a48">SPI_MemMap::CTAR</a></div><div class="ttdeci">uint32_t CTAR[2]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17090</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a68295218c104f78bc2b11f04c06ce55e"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a68295218c104f78bc2b11f04c06ce55e">ADC_MemMap::SC3</a></div><div class="ttdeci">uint32_t SC3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:320</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a3086e55b624e5192d20cec4736ee974c"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a3086e55b624e5192d20cec4736ee974c">UART_MemMap::RWFIFO</a></div><div class="ttdeci">uint8_t RWFIFO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18032</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5654ef7f0e64182c645fdd5b7acfaa43"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5654ef7f0e64182c645fdd5b7acfaa43">INT_CAN0_Rx_Warning</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:194</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_ae10b19c1d610d27a71a1dc34a84a0e60"><div class="ttname"><a href="struct_d_w_t___mem_map.html#ae10b19c1d610d27a71a1dc34a84a0e60">DWT_MemMap::COMP</a></div><div class="ttdeci">uint32_t COMP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6645</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_a0445e1306dc6c5367e5fcbe28af5549d"><div class="ttname"><a href="struct_n_f_c___mem_map.html#a0445e1306dc6c5367e5fcbe28af5549d">NFC_MemMap::CMD2</a></div><div class="ttdeci">uint32_t CMD2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12835</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dac0976c0d29e5dbd43b712d7a94312c28"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac0976c0d29e5dbd43b712d7a94312c28">INT_UART0_LON</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:205</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a91788605a9f984b8e1a998b4f9b0b606"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a91788605a9f984b8e1a998b4f9b0b606">ETF_MemMap::CLAIMCLR</a></div><div class="ttdeci">uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7937</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a34292bff9f9d70253953a1814ce46991"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a34292bff9f9d70253953a1814ce46991">ENET_MemMap::ATOFF</a></div><div class="ttdeci">uint32_t ATOFF</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6901</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a31752201ff5297f2a82d228387b252c1"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a31752201ff5297f2a82d228387b252c1">TPIU_MemMap::DEVID</a></div><div class="ttdeci">uint32_t DEVID</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17598</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_a86589dc11cb4b7d3a00be9234372591f"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#a86589dc11cb4b7d3a00be9234372591f">WDOG_MemMap::WINH</a></div><div class="ttdeci">uint16_t WINH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20164</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aa02bdd6294d9240a566fe92085f62ae1"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa02bdd6294d9240a566fe92085f62ae1">SCB_MemMap::AFSR</a></div><div class="ttdeci">uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15590</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da04a2477a8b884912d2a47952581231f7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da04a2477a8b884912d2a47952581231f7">INT_Reserved59</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:204</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da9d8d13f1d1144f9e101db5bb57e2163a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9d8d13f1d1144f9e101db5bb57e2163a">INT_DMA2_DMA18</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:163</div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html_a1cc318bbbdd6c24c5d1ce0df9ebc3c8a"><div class="ttname"><a href="struct_m_p_u___mem_map.html#a1cc318bbbdd6c24c5d1ce0df9ebc3c8a">MPU_MemMap::CESR</a></div><div class="ttdeci">uint32_t CESR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12486</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">INT_PendableSrvReq</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:159</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a7be430dafe8d0fddf4dbb83781946201"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a7be430dafe8d0fddf4dbb83781946201">MCG_MemMap::C7</a></div><div class="ttdeci">uint8_t C7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12009</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_af146cbbe1695e4bdd737944140402505"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#af146cbbe1695e4bdd737944140402505">ENET_MemMap::IEEE_T_EXCOL</a></div><div class="ttdeci">uint32_t IEEE_T_EXCOL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6867</div></div>
<div class="ttc" id="struct_p_m_c___mem_map_html_a934db8b39dae8b99a9a9165df50145f5"><div class="ttname"><a href="struct_p_m_c___mem_map.html#a934db8b39dae8b99a9a9165df50145f5">PMC_MemMap::LVDSC2</a></div><div class="ttdeci">uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14349</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a9a390a748c987c883432ae79087640e2"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a9a390a748c987c883432ae79087640e2">CAU_MemMap::XOR_CASR</a></div><div class="ttdeci">uint32_t XOR_CASR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2516</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_aef9ec16f001c68f0f8584424c78a8a3c"><div class="ttname"><a href="struct_c_a_u___mem_map.html#aef9ec16f001c68f0f8584424c78a8a3c">CAU_MemMap::AESC_CASR</a></div><div class="ttdeci">uint32_t AESC_CASR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2524</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_a7918a8c8dfb707fc6ac973f26495d20d"><div class="ttname"><a href="struct_c_m_t___mem_map.html#a7918a8c8dfb707fc6ac973f26495d20d">CMT_MemMap::CMD3</a></div><div class="ttdeci">uint8_t CMD3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3295</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_ab6b71bd9352f7fd35f0a435d5a7865f5"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#ab6b71bd9352f7fd35f0a435d5a7865f5">USBHS_MemMap::TTCTRL</a></div><div class="ttdeci">uint32_t TTCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19352</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a50d2a3b07b1bc8cffcb140f1f1830aeb"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a50d2a3b07b1bc8cffcb140f1f1830aeb">ENET_MemMap::RMON_T_PACKETS</a></div><div class="ttdeci">uint32_t RMON_T_PACKETS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6844</div></div>
<div class="ttc" id="struct_f_b___mem_map_html_aa59ea1aff2f195dc7d41ef8611884381"><div class="ttname"><a href="struct_f_b___mem_map.html#aa59ea1aff2f195dc7d41ef8611884381">FB_MemMap::CSAR</a></div><div class="ttdeci">uint32_t CSAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8402</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a1152a6ef88c78e762df97badf10b5050"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a1152a6ef88c78e762df97badf10b5050">SIM_MemMap::SOPT1</a></div><div class="ttdeci">uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16432</div></div>
<div class="ttc" id="group___l_p_t_m_r___peripheral_html_ga765226e2eeb35160c12820d4a2541320"><div class="ttname"><a href="group___l_p_t_m_r___peripheral.html#ga765226e2eeb35160c12820d4a2541320">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_MemMap * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a0398fe890efd8110f3d182e7fcb8a0c5"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a0398fe890efd8110f3d182e7fcb8a0c5">USB_MemMap::OTGSTAT</a></div><div class="ttdeci">uint8_t OTGSTAT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18747</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dac6f3c6fd1fbed8abd490e6fe2a70475e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac6f3c6fd1fbed8abd490e6fe2a70475e">INT_UART1_ERR</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:209</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html_ad5b37041739800b7bb7afc59d53c7ded"><div class="ttname"><a href="struct_s_m_c___mem_map.html#ad5b37041739800b7bb7afc59d53c7ded">SMC_MemMap::VLLSCTRL</a></div><div class="ttdeci">uint8_t VLLSCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16976</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a53cb9dae742446a00ef3a3024f8274bb"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a53cb9dae742446a00ef3a3024f8274bb">USBHS_MemMap::GPTIMER1CTL</a></div><div class="ttdeci">uint32_t GPTIMER1CTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19329</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a58649a32f1b6d79962d779a968712d49"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a58649a32f1b6d79962d779a968712d49">ENET_MemMap::RMON_T_P_GTE2048</a></div><div class="ttdeci">uint32_t RMON_T_P_GTE2048</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6859</div></div>
<div class="ttc" id="group___e_t_b___peripheral_html_ga8b44c770780865d622e8799d88981d9e"><div class="ttname"><a href="group___e_t_b___peripheral.html#ga8b44c770780865d622e8799d88981d9e">ETB_MemMapPtr</a></div><div class="ttdeci">struct ETB_MemMap * ETB_MemMapPtr</div></div>
<div class="ttc" id="group___n_v___peripheral_html_ga9aac431b01e6b976f2f4e32409ab725f"><div class="ttname"><a href="group___n_v___peripheral.html#ga9aac431b01e6b976f2f4e32409ab725f">NV_MemMapPtr</a></div><div class="ttdeci">struct NV_MemMap * NV_MemMapPtr</div></div>
<div class="ttc" id="group___c_a_u___peripheral_html_ga207de3afa3c0fec8cef914aa8027fc35"><div class="ttname"><a href="group___c_a_u___peripheral.html#ga207de3afa3c0fec8cef914aa8027fc35">CAU_MemMapPtr</a></div><div class="ttdeci">struct CAU_MemMap * CAU_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_aa83f53db92961a712ee31a8b810f0fad"><div class="ttname"><a href="struct_e_t_m___mem_map.html#aa83f53db92961a712ee31a8b810f0fad">ETM_MemMap::CNTRLDVR1</a></div><div class="ttdeci">uint32_t CNTRLDVR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8094</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a43bc7f48732725721d1af673497aeb3b"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a43bc7f48732725721d1af673497aeb3b">ETM_MemMap::PIDR3</a></div><div class="ttdeci">uint32_t PIDR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8135</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a8c1eb45065f5eb8878fc02701f2a6750"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a8c1eb45065f5eb8878fc02701f2a6750">SDHC_MemMap::WML</a></div><div class="ttdeci">uint32_t WML</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15925</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_ac511ae72304784d21dd721b3da9b0e34"><div class="ttname"><a href="struct_c_a_n___mem_map.html#ac511ae72304784d21dd721b3da9b0e34">CAN_MemMap::CS</a></div><div class="ttdeci">uint32_t CS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1929</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a1cd4975403798b364632d0e9af310962"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a1cd4975403798b364632d0e9af310962">SPI_MemMap::SR</a></div><div class="ttdeci">uint32_t SR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17094</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a2642aa56631c9a8c9b83ca244f8ce0dd"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a2642aa56631c9a8c9b83ca244f8ce0dd">DMA_MemMap::SLAST</a></div><div class="ttdeci">uint32_t SLAST</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4912</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a6d3e0350ab617222d58e51b9748a25df"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a6d3e0350ab617222d58e51b9748a25df">USBHS_MemMap::HWRXBUF</a></div><div class="ttdeci">uint32_t HWRXBUF</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19324</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a615eaa9b0200d66323e8ee2650a49164"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a615eaa9b0200d66323e8ee2650a49164">USB_MemMap::OTGCTL</a></div><div class="ttdeci">uint8_t OTGCTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18749</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af65c1f3dfc3eb294a30201a49c496aa4"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af65c1f3dfc3eb294a30201a49c496aa4">DMA_MemMap::DCHPRI20</a></div><div class="ttdeci">uint8_t DCHPRI20</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4893</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a2255a62e6e3613228e51e17de6fa7857"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a2255a62e6e3613228e51e17de6fa7857">ENET_MemMap::IEEE_R_CRC</a></div><div class="ttdeci">uint32_t IEEE_R_CRC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6893</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa8efc63b005ab6816e2b5457fa42244d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa8efc63b005ab6816e2b5457fa42244d">INT_DMA_Error</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:177</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a71d3b5c9058043fba985cb2d4553af1b"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a71d3b5c9058043fba985cb2d4553af1b">DDR_MemMap::CR34</a></div><div class="ttdeci">uint32_t CR34</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4036</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a32fe60418cc1e6ca03e3fbede8ae3fd0"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a32fe60418cc1e6ca03e3fbede8ae3fd0">ENET_MemMap::IEEE_R_MACERR</a></div><div class="ttdeci">uint32_t IEEE_R_MACERR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6895</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da576ec3e1d33720fab71cd9ea39c02e81"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da576ec3e1d33720fab71cd9ea39c02e81">INT_ENET_Receive</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:238</div></div>
<div class="ttc" id="struct_r_n_g___mem_map_html_a45a3eac94c475645b527fcfbef3449b2"><div class="ttname"><a href="struct_r_n_g___mem_map.html#a45a3eac94c475645b527fcfbef3449b2">RNG_MemMap::CR</a></div><div class="ttdeci">uint32_t CR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15183</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a4b1afda7928f39099d6cc26a0b17da11"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a4b1afda7928f39099d6cc26a0b17da11">AIPS_MemMap::PACRA</a></div><div class="ttdeci">uint32_t PACRA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:726</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a101597fee641d461b61f0c02c90ef703"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a101597fee641d461b61f0c02c90ef703">DAC_MemMap::C0</a></div><div class="ttdeci">uint8_t C0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3788</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da168ff6c40222703b4e7a29244d1f1e08"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da168ff6c40222703b4e7a29244d1f1e08">INT_PORTF</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:253</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a3c2f3ddd1d3725bef9e71fdf30a5ee8a"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a3c2f3ddd1d3725bef9e71fdf30a5ee8a">TSI_MemMap::CNTR7</a></div><div class="ttdeci">uint32_t CNTR7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17750</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_aa2667641c24abf862e7607182a7be1cb"><div class="ttname"><a href="struct_n_f_c___mem_map.html#aa2667641c24abf862e7607182a7be1cb">NFC_MemMap::DMA2</a></div><div class="ttdeci">uint32_t DMA2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12847</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_aa09add648d77175d86d87c2d3533af74"><div class="ttname"><a href="struct_t_s_i___mem_map.html#aa09add648d77175d86d87c2d3533af74">TSI_MemMap::CNTR13</a></div><div class="ttdeci">uint32_t CNTR13</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17753</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da37acd88ee3fd44898768e120faa0099f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da37acd88ee3fd44898768e120faa0099f">INT_DMA7_DMA23</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:168</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_adfc2ce9910687ae02d33cb7a1584a919"><div class="ttname"><a href="struct_m_c_m___mem_map.html#adfc2ce9910687ae02d33cb7a1584a919">MCM_MemMap::ETBCNT</a></div><div class="ttdeci">uint32_t ETBCNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12280</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_ac2813e9c133793584e82f645f7e5c2ad"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#ac2813e9c133793584e82f645f7e5c2ad">NVIC_MemMap::IABR</a></div><div class="ttdeci">uint32_t IABR[4]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13336</div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html_acb79f316e430fb975751858e445bb38d"><div class="ttname"><a href="struct_f_m_c___mem_map.html#acb79f316e430fb975751858e445bb38d">FMC_MemMap::PFB01CR</a></div><div class="ttdeci">uint32_t PFB01CR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8572</div></div>
<div class="ttc" id="group___f_t_f_e___peripheral_html_gad81b9269a2ee19ce1983daae49ba1694"><div class="ttname"><a href="group___f_t_f_e___peripheral.html#gad81b9269a2ee19ce1983daae49ba1694">FTFE_MemMapPtr</a></div><div class="ttdeci">struct FTFE_MemMap * FTFE_MemMapPtr</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_aff62932c622d7a014e1a9be6c1ead135"><div class="ttname"><a href="struct_d_w_t___mem_map.html#aff62932c622d7a014e1a9be6c1ead135">DWT_MemMap::CID0</a></div><div class="ttdeci">uint32_t CID0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6659</div></div>
<div class="ttc" id="group___n_f_c___peripheral_html_gaf3e8f07065c3774f37c511c92cb3a80c"><div class="ttname"><a href="group___n_f_c___peripheral.html#gaf3e8f07065c3774f37c511c92cb3a80c">NFC_MemMapPtr</a></div><div class="ttdeci">struct NFC_MemMap * NFC_MemMapPtr</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a224feb863e1cd18dcb71e8da810f9d61"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a224feb863e1cd18dcb71e8da810f9d61">ITM_MemMap::PID3</a></div><div class="ttdeci">uint32_t PID3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10748</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_ad56a4dbaba4426c89e4d9b256173ab84"><div class="ttname"><a href="struct_c_m_p___mem_map.html#ad56a4dbaba4426c89e4d9b256173ab84">CMP_MemMap::CR0</a></div><div class="ttdeci">uint8_t CR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3114</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ac7590f97646d696dcb5082f4060859f0"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ac7590f97646d696dcb5082f4060859f0">DMA_MemMap::CITER_ELINKYES</a></div><div class="ttdeci">uint16_t CITER_ELINKYES</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4917</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html"><div class="ttname"><a href="struct_m_c_m___mem_map.html">MCM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:12272</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_abc277089be0f8b1082f3d4399500c7f9"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#abc277089be0f8b1082f3d4399500c7f9">USBHS_MemMap::ENDPTNAK</a></div><div class="ttdeci">uint32_t ENDPTNAK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19358</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_ac8d0a0d974bde944d42429065dd2f44a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ac8d0a0d974bde944d42429065dd2f44a">SCB_MemMap::SCR</a></div><div class="ttdeci">uint32_t SCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15579</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_ab881e0b3bb6ef5ea9a34096c0968cedb"><div class="ttname"><a href="struct_n_f_c___mem_map.html#ab881e0b3bb6ef5ea9a34096c0968cedb">NFC_MemMap::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12848</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a7cdd012a6030c4bf528cec65fddb71ca"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a7cdd012a6030c4bf528cec65fddb71ca">CAN_MemMap::TIMER</a></div><div class="ttdeci">uint32_t TIMER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1910</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da54dba6997296e060b2cc000ab8e00a19"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da54dba6997296e060b2cc000ab8e00a19">INT_UART2_ERR</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:211</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a891b26a3c18779f393b9f699f42c9916"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a891b26a3c18779f393b9f699f42c9916">ETB_MemMap::RRP</a></div><div class="ttdeci">uint32_t RRP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7738</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a2f120e220238a9e7ffea616be9277d07"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a2f120e220238a9e7ffea616be9277d07">ENET_MemMap::RMON_R_P256TO511</a></div><div class="ttdeci">uint32_t RMON_R_P256TO511</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6886</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da76b81de9b37ba4741def01fde97047b2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da76b81de9b37ba4741def01fde97047b2">INT_DebugMonitor</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:157</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a364959f468d1568b369d5a398ad30551"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a364959f468d1568b369d5a398ad30551">DMA_MemMap::DCHPRI9</a></div><div class="ttdeci">uint8_t DCHPRI9</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4880</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a4229a0d53dc34b8f964fb5889860293d"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a4229a0d53dc34b8f964fb5889860293d">ENET_MemMap::TAFL</a></div><div class="ttdeci">uint32_t TAFL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6836</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daceea55151db6fbbad6e6fdb80b1f7081"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daceea55151db6fbbad6e6fdb80b1f7081">INT_DDR</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:254</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a5596e21e5998efdcd3e29354487d8f2d"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a5596e21e5998efdcd3e29354487d8f2d">SIM_MemMap::CLKDIV2</a></div><div class="ttdeci">uint32_t CLKDIV2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16451</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">INT_LVD_LVW</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:181</div></div>
<div class="ttc" id="group___f_t_m___peripheral_html_gaafa7875c9deb2b3afe4aa22ce6a99d39"><div class="ttname"><a href="group___f_t_m___peripheral.html#gaafa7875c9deb2b3afe4aa22ce6a99d39">FTM_MemMapPtr</a></div><div class="ttdeci">struct FTM_MemMap * FTM_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a7c8b85bd88e8e639a4a75216ab918c88"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a7c8b85bd88e8e639a4a75216ab918c88">ETB_MemMap::DEVTYPE</a></div><div class="ttdeci">uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7765</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a01935d66d22a870449dfbcae7f735fd8"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a01935d66d22a870449dfbcae7f735fd8">ETM_MemMap::ITCTRL</a></div><div class="ttdeci">uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8118</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daee06714cdfa6d745e98ba550d517e6c9"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daee06714cdfa6d745e98ba550d517e6c9">INT_UART4_RX_TX</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:214</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a682979a59af5457d6c388fb11274fd9a"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a682979a59af5457d6c388fb11274fd9a">FPB_MemMap::CID2</a></div><div class="ttdeci">uint32_t CID2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8877</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a15ffb02eb23af7c4ee5a13922f3f5d37"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a15ffb02eb23af7c4ee5a13922f3f5d37">ETB_MemMap::ITTRFLIN</a></div><div class="ttdeci">uint32_t ITTRFLIN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7749</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_ae9adf962bc23fed9d7a56e8c05431560"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#ae9adf962bc23fed9d7a56e8c05431560">USBHS_MemMap::OTGSC</a></div><div class="ttdeci">uint32_t OTGSC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19363</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_aa23fd050dee7ce901dde46bd0cefa1d6"><div class="ttname"><a href="struct_d_d_r___mem_map.html#aa23fd050dee7ce901dde46bd0cefa1d6">DDR_MemMap::CR42</a></div><div class="ttdeci">uint32_t CR42</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4044</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_adf28cda65cea7072379ec6064d0d93cc"><div class="ttname"><a href="struct_s_i_m___mem_map.html#adf28cda65cea7072379ec6064d0d93cc">SIM_MemMap::SOPT4</a></div><div class="ttdeci">uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16437</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_aea11cf4a0a5b167335d2ce4a23d488c7"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#aea11cf4a0a5b167335d2ce4a23d488c7">UART_MemMap::B1T</a></div><div class="ttdeci">uint8_t B1T</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18050</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a56099c0d6e2b6c8d677a9f2bdd84706f"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a56099c0d6e2b6c8d677a9f2bdd84706f">LCDC_MemMap::LSSAR</a></div><div class="ttdeci">uint32_t LSSAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10931</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_a3b48de300c4b4116ebb942659a2948a2"><div class="ttname"><a href="struct_c_m_p___mem_map.html#a3b48de300c4b4116ebb942659a2948a2">CMP_MemMap::MUXCR</a></div><div class="ttdeci">uint8_t MUXCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3119</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da1cd1278a1228817c6b250550ff762a68"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1cd1278a1228817c6b250550ff762a68">INT_FTM2</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:225</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aef8b194a94a2a24c0f705e65af5bee24"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aef8b194a94a2a24c0f705e65af5bee24">ENET_MemMap::TFWR</a></div><div class="ttdeci">uint32_t TFWR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6824</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a91748ae65113321a609bfe426b10dcaf"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a91748ae65113321a609bfe426b10dcaf">ENET_MemMap::RMON_T_CRC_ALIGN</a></div><div class="ttdeci">uint32_t RMON_T_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6847</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_aa8c89b9e2534cf5bc5dd84a353c63449"><div class="ttname"><a href="struct_d_d_r___mem_map.html#aa8c89b9e2534cf5bc5dd84a353c63449">DDR_MemMap::CR27</a></div><div class="ttdeci">uint32_t CR27</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4029</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a716863c50b790ef08399633c624ad313"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a716863c50b790ef08399633c624ad313">TSI_MemMap::THRESHOLD</a></div><div class="ttdeci">uint32_t THRESHOLD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17755</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a9589578b2f90b8d144b73858bf8acda8"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a9589578b2f90b8d144b73858bf8acda8">DDR_MemMap::CR15</a></div><div class="ttdeci">uint32_t CR15</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4017</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a54db054fbd1e4a7de44253909bbc8944"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a54db054fbd1e4a7de44253909bbc8944">LCDC_MemMap::LCPR</a></div><div class="ttdeci">uint32_t LCPR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10934</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a97f01390522ef9819ad5c2512fc78052"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a97f01390522ef9819ad5c2512fc78052">ENET_MemMap::RMON_T_JAB</a></div><div class="ttdeci">uint32_t RMON_T_JAB</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6851</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a29cf14afb49d11bc1c1ab4df4b9b23f5"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a29cf14afb49d11bc1c1ab4df4b9b23f5">ETB_MemMap::PIDR2</a></div><div class="ttdeci">uint32_t PIDR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7772</div></div>
<div class="ttc" id="group___c_m_p___peripheral_html_ga6f5d370df3839e41b771c2d0b89cbb83"><div class="ttname"><a href="group___c_m_p___peripheral.html#ga6f5d370df3839e41b771c2d0b89cbb83">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_MemMap * CMP_MemMapPtr</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a7323696b9a1cb6631b8c04ffad3947e5"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a7323696b9a1cb6631b8c04ffad3947e5">MCG_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11998</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da89be59adaf7545181aeef5fbcca46f82"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da89be59adaf7545181aeef5fbcca46f82">INT_I2S1_Rx</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:266</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a1eed87dc0da91bf3023c90b7fcd894f4"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a1eed87dc0da91bf3023c90b7fcd894f4">FTFE_MemMap::FCCOBB</a></div><div class="ttdeci">uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9005</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_afe2e7e50c2713a52cce9a89e6dcb0e1c"><div class="ttname"><a href="struct_e_t_b___mem_map.html#afe2e7e50c2713a52cce9a89e6dcb0e1c">ETB_MemMap::PIDR7</a></div><div class="ttdeci">uint32_t PIDR7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7769</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a107edcad73cd5c798c766e09940f3d7d"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a107edcad73cd5c798c766e09940f3d7d">USBHS_MemMap::HWDEVICE</a></div><div class="ttdeci">uint32_t HWDEVICE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19322</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da850301ff44d77bfa063122179da176cd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da850301ff44d77bfa063122179da176cd">INT_Reserved102</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:247</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_adee1e94d48aa891470fcc563ab5c5700"><div class="ttname"><a href="struct_d_d_r___mem_map.html#adee1e94d48aa891470fcc563ab5c5700">DDR_MemMap::CR29</a></div><div class="ttdeci">uint32_t CR29</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4031</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a270d960dd4107f020db1f9bf7ef845df"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a270d960dd4107f020db1f9bf7ef845df">ETB_MemMap::RRD</a></div><div class="ttdeci">uint32_t RRD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7737</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_a8e6ee199b9eb723478215926f9f3b6fe"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#a8e6ee199b9eb723478215926f9f3b6fe">AXBS_MemMap::MGPCR0</a></div><div class="ttdeci">uint32_t MGPCR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1710</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a5a2679c2b98d9bc92c3d51cb2993637e"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a5a2679c2b98d9bc92c3d51cb2993637e">DDR_MemMap::CR16</a></div><div class="ttdeci">uint32_t CR16</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4018</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a9537a55fae48de4811bfe7600d37b230"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a9537a55fae48de4811bfe7600d37b230">FTM_MemMap::SYNC</a></div><div class="ttdeci">uint32_t SYNC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9261</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ab3900b4bfe889cd9d04850d121394741"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ab3900b4bfe889cd9d04850d121394741">ADC_MemMap::SC1</a></div><div class="ttdeci">uint32_t SC1[2]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:313</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aabb287e28a91a136a3ff790db65f9041"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aabb287e28a91a136a3ff790db65f9041">ENET_MemMap::RMON_T_P64</a></div><div class="ttdeci">uint32_t RMON_T_P64</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6853</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_ae4d8c3979038482e324840c3bfa856d7"><div class="ttname"><a href="struct_m_c_m___mem_map.html#ae4d8c3979038482e324840c3bfa856d7">MCM_MemMap::ETBRL</a></div><div class="ttdeci">uint32_t ETBRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12279</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a3806bd6a5c25e5430abb853b48598b4e"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a3806bd6a5c25e5430abb853b48598b4e">ENET_MemMap::GAUR</a></div><div class="ttdeci">uint32_t GAUR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6821</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a8ecbf568728eeaac07edd3774a4dbd9f"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a8ecbf568728eeaac07edd3774a4dbd9f">ITM_MemMap::LSR</a></div><div class="ttdeci">uint32_t LSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10739</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_a0e59339adacb7b8a3b1867bb5bf23d0d"><div class="ttname"><a href="struct_c_m_t___mem_map.html#a0e59339adacb7b8a3b1867bb5bf23d0d">CMT_MemMap::CMD4</a></div><div class="ttdeci">uint8_t CMD4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3296</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral_html_ga0e26bafb7c17808f90278627bcbcaf8c"><div class="ttname"><a href="group___p_o_r_t___peripheral.html#ga0e26bafb7c17808f90278627bcbcaf8c">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_MemMap * PORT_MemMapPtr</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a46f296d6f9aead85a8aa286f9ed21ec6"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a46f296d6f9aead85a8aa286f9ed21ec6">UART_MemMap::TCFIFO</a></div><div class="ttdeci">uint8_t TCFIFO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18031</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a2794a4dac3b6ec18535eeae7c7e2d4e3"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a2794a4dac3b6ec18535eeae7c7e2d4e3">ADC_MemMap::CLM2</a></div><div class="ttdeci">uint32_t CLM2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:336</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a39ba2ce19e224175a9164c1781bf16c3"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a39ba2ce19e224175a9164c1781bf16c3">MCM_MemMap::FDR</a></div><div class="ttdeci">uint32_t FDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12283</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a865c74a990435ca94ba226f23894d8e7"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a865c74a990435ca94ba226f23894d8e7">LCDC_MemMap::LVCR</a></div><div class="ttdeci">uint32_t LVCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10939</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html_a0e7b707ffc94ef2a3c49a5ca51acc6c9"><div class="ttname"><a href="struct_r_c_m___mem_map.html#a0e7b707ffc94ef2a3c49a5ca51acc6c9">RCM_MemMap::MR</a></div><div class="ttdeci">uint8_t MR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14859</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a46f3bdf0cbb782701ad3edd860cfb667"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a46f3bdf0cbb782701ad3edd860cfb667">DDR_MemMap::RCR</a></div><div class="ttdeci">uint32_t RCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4067</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_ab790f5d18ef53ba0c9cfc2b5f3ce6668"><div class="ttname"><a href="struct_c_m_p___mem_map.html#ab790f5d18ef53ba0c9cfc2b5f3ce6668">CMP_MemMap::CR1</a></div><div class="ttdeci">uint8_t CR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3115</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_aab8bdf05ca369ec198ec06cc6c08c54e"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#aab8bdf05ca369ec198ec06cc6c08c54e">FTFE_MemMap::FDPROT</a></div><div class="ttdeci">uint8_t FDPROT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9015</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a3c8bfa47279aca171819027f1da87abb"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a3c8bfa47279aca171819027f1da87abb">DDR_MemMap::CR06</a></div><div class="ttdeci">uint32_t CR06</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4008</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a2d99ca168bd0840c724da29daca2c355"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a2d99ca168bd0840c724da29daca2c355">MCM_MemMap::ETBCC</a></div><div class="ttdeci">uint32_t ETBCC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12278</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html_a8e7926e6f51e64e63e5ed3adb7aee612"><div class="ttname"><a href="struct_r_c_m___mem_map.html#a8e7926e6f51e64e63e5ed3adb7aee612">RCM_MemMap::SRS1</a></div><div class="ttdeci">uint8_t SRS1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14854</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_a5efaf7b63ca9b1c492c633304e306dfa"><div class="ttname"><a href="struct_c_m_t___mem_map.html#a5efaf7b63ca9b1c492c633304e306dfa">CMT_MemMap::CGH1</a></div><div class="ttdeci">uint8_t CGH1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3287</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ae4c4bf827aeca9c2de082cdfafdea3d1"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ae4c4bf827aeca9c2de082cdfafdea3d1">SIM_MemMap::SOPT2</a></div><div class="ttdeci">uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16435</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a52c019cf023a9f688f9fdbaf85800fd3"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a52c019cf023a9f688f9fdbaf85800fd3">DDR_MemMap::CR60</a></div><div class="ttdeci">uint32_t CR60</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4062</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da36315a29a137b8d8aed744f62f3548e3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da36315a29a137b8d8aed744f62f3548e3">INT_PIT1</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:230</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_af81b60a951ac45ddc8376500ed1580ef"><div class="ttname"><a href="struct_s_c_b___mem_map.html#af81b60a951ac45ddc8376500ed1580ef">SCB_MemMap::MMFAR</a></div><div class="ttdeci">uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15588</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a836e107cd6936ce8acd9279af7e9657e"><div class="ttname"><a href="struct_n_v___mem_map.html#a836e107cd6936ce8acd9279af7e9657e">NV_MemMap::BACKKEY3</a></div><div class="ttdeci">uint8_t BACKKEY3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13132</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_add3530fe9767f7ef0f6401c049cd0d6f"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#add3530fe9767f7ef0f6401c049cd0d6f">SDHC_MemMap::ADSADDR</a></div><div class="ttdeci">uint32_t ADSADDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15929</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a031e24300fa13e264decb3e337487428"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a031e24300fa13e264decb3e337487428">DDR_MemMap::CR26</a></div><div class="ttdeci">uint32_t CR26</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4028</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a3bd4b174127a80c7f8bd910b66e6de60"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a3bd4b174127a80c7f8bd910b66e6de60">FTM_MemMap::SYNCONF</a></div><div class="ttdeci">uint32_t SYNCONF</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9274</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a9b6ea6819e80eeaa90754b6e91fcc808"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a9b6ea6819e80eeaa90754b6e91fcc808">SIM_MemMap::SOPT1CFG</a></div><div class="ttdeci">uint32_t SOPT1CFG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16433</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabbf48175ee926eb0c03a51935a5e7c1a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabbf48175ee926eb0c03a51935a5e7c1a">INT_CAN1_Rx_Warning</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:202</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a86a9b1a2c070dbd2726e755884425de5"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a86a9b1a2c070dbd2726e755884425de5">ETM_MemMap::IDR</a></div><div class="ttdeci">uint32_t IDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8097</div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html_af28c58a8a9b1388f572207a9fcb3cad6"><div class="ttname"><a href="struct_m_p_u___mem_map.html#af28c58a8a9b1388f572207a9fcb3cad6">MPU_MemMap::EAR</a></div><div class="ttdeci">uint32_t EAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12489</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a0cdb6769bd78be6c996576f92d8d008f"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a0cdb6769bd78be6c996576f92d8d008f">USBHS_MemMap::DCCPARAMS</a></div><div class="ttdeci">uint32_t DCCPARAMS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19337</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a44fa135beae1216f33813266c1cdd08b"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a44fa135beae1216f33813266c1cdd08b">ETB_MemMap::RWD</a></div><div class="ttdeci">uint32_t RWD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7742</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_a2e90754ac53cdee38eec08416fee494e"><div class="ttname"><a href="struct_p_d_b___mem_map.html#a2e90754ac53cdee38eec08416fee494e">PDB_MemMap::CNT</a></div><div class="ttdeci">uint32_t CNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13997</div></div>
<div class="ttc" id="struct_p_m_c___mem_map_html_aeed619ce4a5bf17bff6201b02deebb54"><div class="ttname"><a href="struct_p_m_c___mem_map.html#aeed619ce4a5bf17bff6201b02deebb54">PMC_MemMap::LVDSC1</a></div><div class="ttdeci">uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14348</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_aa87a73875ff45abb9b84992687f48000"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa87a73875ff45abb9b84992687f48000">USB_MemMap::ADDINFO</a></div><div class="ttdeci">uint8_t ADDINFO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18741</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_abc897f6c82134908fb148e9283399e7c"><div class="ttname"><a href="struct_e_t_m___mem_map.html#abc897f6c82134908fb148e9283399e7c">ETM_MemMap::PIDR5</a></div><div class="ttdeci">uint32_t PIDR5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8129</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_a5bd8cdac1a017e655a8e9dbb382ce981"><div class="ttname"><a href="struct_c_r_c___mem_map.html#a5bd8cdac1a017e655a8e9dbb382ce981">CRC_MemMap::CRCLU</a></div><div class="ttdeci">uint8_t CRCLU</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3467</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_aaed4061c317598d41086fceed6b848ad"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#aaed4061c317598d41086fceed6b848ad">USBHS_MemMap::EPSETUPSR</a></div><div class="ttdeci">uint32_t EPSETUPSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19365</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ac8d2c6366107a9a30857cb24e064b07a"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ac8d2c6366107a9a30857cb24e064b07a">ENET_MemMap::RMON_T_MC_PKT</a></div><div class="ttdeci">uint32_t RMON_T_MC_PKT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6846</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a5766a743e828957c73257ebd66133a92"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a5766a743e828957c73257ebd66133a92">LCDC_MemMap::LCWHB</a></div><div class="ttdeci">uint32_t LCWHB</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10935</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab59ac0bf17dd86ee3fdc155ebe2ca7b4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab59ac0bf17dd86ee3fdc155ebe2ca7b4">INT_ADC3</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:264</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a6a098ed78e71b25e706ddcc64960aae7"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a6a098ed78e71b25e706ddcc64960aae7">SDHC_MemMap::FEVT</a></div><div class="ttdeci">uint32_t FEVT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15927</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_a873a6456ac56cb42a5a2ff66ddfefa3c"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#a873a6456ac56cb42a5a2ff66ddfefa3c">WDOG_MemMap::TMROUTL</a></div><div class="ttdeci">uint16_t TMROUTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20169</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a37c8a06461ca09948d6a65a1289bccd9"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a37c8a06461ca09948d6a65a1289bccd9">TSI_MemMap::PEN</a></div><div class="ttdeci">uint32_t PEN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17744</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_a1c54a8f1741fade8daf28198fee43ddd"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a1c54a8f1741fade8daf28198fee43ddd">PORT_MemMap::PCR</a></div><div class="ttdeci">uint32_t PCR[32]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14460</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a96c123ab70356a131990c9ae3812834e"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a96c123ab70356a131990c9ae3812834e">SIM_MemMap::SCGC4</a></div><div class="ttdeci">uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16446</div></div>
<div class="ttc" id="group___i2_c___peripheral_html_ga9902bc02a12982d0c37ec011b4dd89f0"><div class="ttname"><a href="group___i2_c___peripheral.html#ga9902bc02a12982d0c37ec011b4dd89f0">I2C_MemMapPtr</a></div><div class="ttdeci">struct I2C_MemMap * I2C_MemMapPtr</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_a67b4eb3ac1b5f1129cfbc0ba848db17f"><div class="ttname"><a href="struct_c_r_c___mem_map.html#a67b4eb3ac1b5f1129cfbc0ba848db17f">CRC_MemMap::CRCLL</a></div><div class="ttdeci">uint8_t CRCLL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3466</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html_a28ac745e518d40e34527f5cf70f75d70"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#a28ac745e518d40e34527f5cf70f75d70">LPTMR_MemMap::CMR</a></div><div class="ttdeci">uint32_t CMR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11880</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a216b377b6e1ee9df757fd96723a4ff60"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a216b377b6e1ee9df757fd96723a4ff60">DDR_MemMap::CR61</a></div><div class="ttdeci">uint32_t CR61</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4063</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a59094243dc3c0849c9bc20a2a809086c"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a59094243dc3c0849c9bc20a2a809086c">RTC_MemMap::RAR</a></div><div class="ttdeci">uint32_t RAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15319</div></div>
<div class="ttc" id="struct_r_n_g___mem_map_html_a28a39f4167d28546cea918687d2951f1"><div class="ttname"><a href="struct_r_n_g___mem_map.html#a28a39f4167d28546cea918687d2951f1">RNG_MemMap::OR</a></div><div class="ttdeci">uint32_t OR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15186</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_af8ab91fa9f984a56dfa54a55f0fc90e7"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#af8ab91fa9f984a56dfa54a55f0fc90e7">LCDC_MemMap::LGWPOR</a></div><div class="ttdeci">uint32_t LGWPOR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10952</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a4ca4d2878d99736cbff0e8b107a275f2"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a4ca4d2878d99736cbff0e8b107a275f2">RTC_MemMap::TSR</a></div><div class="ttdeci">uint32_t TSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15305</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a3f93dbcfbf07c35986c4d989c0bde40e"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a3f93dbcfbf07c35986c4d989c0bde40e">DWT_MemMap::PID1</a></div><div class="ttdeci">uint32_t PID1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6656</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a1b821d4f74563499ff569877ae672742"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a1b821d4f74563499ff569877ae672742">TPIU_MemMap::SPPR</a></div><div class="ttdeci">uint32_t SPPR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17581</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a23fd2c8d772061dea7e2c5e3a647b2e4"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a23fd2c8d772061dea7e2c5e3a647b2e4">ENET_MemMap::RMON_T_OCTETS</a></div><div class="ttdeci">uint32_t RMON_T_OCTETS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6860</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_ae61900f68e5537b44f02af4f79a902e4"><div class="ttname"><a href="struct_c_m_t___mem_map.html#ae61900f68e5537b44f02af4f79a902e4">CMT_MemMap::CGH2</a></div><div class="ttdeci">uint8_t CGH2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3289</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">INT_Reserved13</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:158</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_afee0196ea0df5462fc302a66a2978703"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#afee0196ea0df5462fc302a66a2978703">ENET_MemMap::RMON_R_JAB</a></div><div class="ttdeci">uint32_t RMON_R_JAB</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6881</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">INT_RTC</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:227</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_ab9991b5782efe3ff465d49f40ed0bbfa"><div class="ttname"><a href="struct_e_t_f___mem_map.html#ab9991b5782efe3ff465d49f40ed0bbfa">ETF_MemMap::ITATBDATA0</a></div><div class="ttdeci">uint32_t ITATBDATA0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7929</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daf3c6eb39758cc9214d044209ad7c023c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf3c6eb39758cc9214d044209ad7c023c">INT_LLW</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:182</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a8b21a1c5290151d5474deb51c391b85b"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a8b21a1c5290151d5474deb51c391b85b">DWT_MemMap::PID5</a></div><div class="ttdeci">uint32_t PID5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6652</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a88687af53ea301e8e0c793d8539dd4dd"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a88687af53ea301e8e0c793d8539dd4dd">FTM_MemMap::QDCTRL</a></div><div class="ttdeci">uint32_t QDCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9271</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a2e20ccb575f500f10ffa207bf927aeaf"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a2e20ccb575f500f10ffa207bf927aeaf">DMA_MemMap::DCHPRI18</a></div><div class="ttdeci">uint8_t DCHPRI18</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4887</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ad9124bf6041c389a9e13aee5953aa6f6"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ad9124bf6041c389a9e13aee5953aa6f6">UART_MemMap::RPL</a></div><div class="ttdeci">uint8_t RPL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18059</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a7e03dd9e31abcfe824f7b81b3cd4207f"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a7e03dd9e31abcfe824f7b81b3cd4207f">ETM_MemMap::CLAIMCLR</a></div><div class="ttdeci">uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8121</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a810f265a9ad6dc0f51834d0cecf24a79"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a810f265a9ad6dc0f51834d0cecf24a79">USB_MemMap::ERREN</a></div><div class="ttdeci">uint8_t ERREN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18757</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_afd9bb5dd96464953c7be37e55627192e"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#afd9bb5dd96464953c7be37e55627192e">LMEM_MemMap::PCCRMR</a></div><div class="ttdeci">uint32_t PCCRMR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11582</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html">LPTMR_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:11877</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a24197ee74384716a50d20fcff8808e23"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a24197ee74384716a50d20fcff8808e23">MCM_MemMap::FADR</a></div><div class="ttdeci">uint32_t FADR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12281</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_abf62294144221450dac968fe1598f745"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#abf62294144221450dac968fe1598f745">USBHS_MemMap::HWGENERAL</a></div><div class="ttdeci">uint32_t HWGENERAL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19320</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a87bb091918313f2fb45656cefbc89338"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a87bb091918313f2fb45656cefbc89338">CAU_MemMap::AESIC_CASR</a></div><div class="ttdeci">uint32_t AESIC_CASR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2528</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a6bc4c22708e71bde72f0c04236c471c5"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a6bc4c22708e71bde72f0c04236c471c5">ETF_MemMap::DEVTYPE</a></div><div class="ttdeci">uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7944</div></div>
<div class="ttc" id="group___r_t_c___peripheral_html_gac92da66fe1171e5751505df29917b152"><div class="ttname"><a href="group___r_t_c___peripheral.html#gac92da66fe1171e5751505df29917b152">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_MemMap * RTC_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ac439e5c3a7baf9471d1eb0b1722f4000"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ac439e5c3a7baf9471d1eb0b1722f4000">ENET_MemMap::MRBR</a></div><div class="ttdeci">uint32_t MRBR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6828</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a12988dd241cd1b4936f513afcd6fa803"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a12988dd241cd1b4936f513afcd6fa803">ETB_MemMap::CTL</a></div><div class="ttdeci">uint32_t CTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7741</div></div>
<div class="ttc" id="group___v_r_e_f___peripheral_html_ga0730b01086e1d40975ad4e6c1d101b7c"><div class="ttname"><a href="group___v_r_e_f___peripheral.html#ga0730b01086e1d40975ad4e6c1d101b7c">VREF_MemMapPtr</a></div><div class="ttdeci">struct VREF_MemMap * VREF_MemMapPtr</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_ae8eaae113b94ff5987e0e97ebe7c9703"><div class="ttname"><a href="struct_d_d_r___mem_map.html#ae8eaae113b94ff5987e0e97ebe7c9703">DDR_MemMap::CR23</a></div><div class="ttdeci">uint32_t CR23</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4025</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html">AXBS_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:1703</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a410e895c96250842d992c62e914062ab"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a410e895c96250842d992c62e914062ab">ETM_MemMap::CLAIMSET</a></div><div class="ttdeci">uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8120</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a49dfaa95d08fa9178dd7f098c87f562d"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a49dfaa95d08fa9178dd7f098c87f562d">GPIO_MemMap::PDDR</a></div><div class="ttdeci">uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9936</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_abc79da95babee680c540cbbc4cfa35fe"><div class="ttname"><a href="struct_e_t_m___mem_map.html#abc79da95babee680c540cbbc4cfa35fe">ETM_MemMap::CIDR1</a></div><div class="ttdeci">uint32_t CIDR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8137</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_a739d09875cabb44276b89977d36a19ed"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a739d09875cabb44276b89977d36a19ed">PORT_MemMap::DFWR</a></div><div class="ttdeci">uint32_t DFWR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14468</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dac7b4faf5d2abbc4302a5e959bf9684f0"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac7b4faf5d2abbc4302a5e959bf9684f0">INT_I2S0_Rx</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:197</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html"><div class="ttname"><a href="struct_d_d_r___mem_map.html">DDR_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:4001</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a21304c0be7e04790f0c022f40d2ef1aa"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a21304c0be7e04790f0c022f40d2ef1aa">ETM_MemMap::SCR</a></div><div class="ttdeci">uint32_t SCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8088</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_af7c4231d402d34bc78649e996d0595a5"><div class="ttname"><a href="struct_e_t_f___mem_map.html#af7c4231d402d34bc78649e996d0595a5">ETF_MemMap::CIDR1</a></div><div class="ttdeci">uint32_t CIDR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7954</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html"><div class="ttname"><a href="struct_r_t_c___mem_map.html">RTC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:15304</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a4e79ec8ba96bcf899cbb19207a23b160"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a4e79ec8ba96bcf899cbb19207a23b160">CAU_MemMap::AESIC_CA</a></div><div class="ttdeci">uint32_t AESIC_CA[9]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2530</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a588920cf00b8cf33e91b9a1fe5ce04ef"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a588920cf00b8cf33e91b9a1fe5ce04ef">ENET_MemMap::MMFR</a></div><div class="ttdeci">uint32_t MMFR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6806</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a7938c3c5e450351844c5c6630a5191b2"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a7938c3c5e450351844c5c6630a5191b2">DMA_MemMap::DCHPRI15</a></div><div class="ttdeci">uint8_t DCHPRI15</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4882</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_a567cdea5c7d615341f95f1438020a7e1"><div class="ttname"><a href="struct_p_i_t___mem_map.html#a567cdea5c7d615341f95f1438020a7e1">PIT_MemMap::TCTRL</a></div><div class="ttdeci">uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14222</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_aa1bd9997f3c316e126979eb1a249a53b"><div class="ttname"><a href="struct_c_a_u___mem_map.html#aa1bd9997f3c316e126979eb1a249a53b">CAU_MemMap::LDR_CAA</a></div><div class="ttdeci">uint32_t LDR_CAA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2501</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ae3e453e00c8d5a0bb1438633491306b4"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ae3e453e00c8d5a0bb1438633491306b4">ENET_MemMap::RMON_T_FRAG</a></div><div class="ttdeci">uint32_t RMON_T_FRAG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6850</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html"><div class="ttname"><a href="struct_r_c_m___mem_map.html">RCM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:14852</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab7a26d3e62da28ea11b208150859f66c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab7a26d3e62da28ea11b208150859f66c">INT_CMP3</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:259</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_acb7ec83bb70ec1313cd2e0682b1ee75c"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#acb7ec83bb70ec1313cd2e0682b1ee75c">LLWU_MemMap::F1</a></div><div class="ttdeci">uint8_t F1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11332</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da69f4bda0deedc78068b4cddf10f1915f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69f4bda0deedc78068b4cddf10f1915f">INT_CAN1_Error</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:200</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_aad95a949933f4c578786a38a2ffeec4a"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#aad95a949933f4c578786a38a2ffeec4a">WDOG_MemMap::RSTCNT</a></div><div class="ttdeci">uint16_t RSTCNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20170</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da70fcc1af46a5ebf920a8367ed73a114c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da70fcc1af46a5ebf920a8367ed73a114c">INT_CAN1_ORed_Message_buffer</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:198</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a0904d07dd04480437976c762855eea35"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a0904d07dd04480437976c762855eea35">UART_MemMap::PCTH</a></div><div class="ttdeci">uint8_t PCTH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18048</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a03faa882b5f4554ff4c11954c2d8759b"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a03faa882b5f4554ff4c11954c2d8759b">GPIO_MemMap::PTOR</a></div><div class="ttdeci">uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9934</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ad50208a539be49c2689ceae20ad53af4"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ad50208a539be49c2689ceae20ad53af4">ETM_MemMap::PIDR7</a></div><div class="ttdeci">uint32_t PIDR7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8131</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a7a7e6e572834de5c95fc5279659e582c"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a7a7e6e572834de5c95fc5279659e582c">FTM_MemMap::DEADTIME</a></div><div class="ttdeci">uint32_t DEADTIME</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9265</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a21516e4f38134a06a1f1dc718676e72e"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a21516e4f38134a06a1f1dc718676e72e">SDHC_MemMap::IRQSIGEN</a></div><div class="ttdeci">uint32_t IRQSIGEN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15922</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_ae8dea688fae93c1a5f9dd22b70cdc5cf"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#ae8dea688fae93c1a5f9dd22b70cdc5cf">LLWU_MemMap::ME</a></div><div class="ttdeci">uint8_t ME</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11331</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_ab86d1428f3aea3b06a503119a630d2c7"><div class="ttname"><a href="struct_d_d_r___mem_map.html#ab86d1428f3aea3b06a503119a630d2c7">DDR_MemMap::CR38</a></div><div class="ttdeci">uint32_t CR38</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4040</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dacb91d473f29c446dc92b3f6f9a374c92"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dacb91d473f29c446dc92b3f6f9a374c92">INT_ADC1</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:219</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a74fee35955b4ec57aa8058bd57a926a8"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a74fee35955b4ec57aa8058bd57a926a8">MCG_MemMap::ATCVH</a></div><div class="ttdeci">uint8_t ATCVH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12007</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_ab651a6e6b81d8e4f97a9637833cc45b2"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#ab651a6e6b81d8e4f97a9637833cc45b2">USBHS_MemMap::USBSTS</a></div><div class="ttdeci">uint32_t USBSTS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19340</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_acf6745fccc765451358e179f7131e645"><div class="ttname"><a href="struct_a_d_c___mem_map.html#acf6745fccc765451358e179f7131e645">ADC_MemMap::CV2</a></div><div class="ttdeci">uint32_t CV2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:318</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_ae7f9f9ae65de91e230a236ca4629380c"><div class="ttname"><a href="struct_m_c_g___mem_map.html#ae7f9f9ae65de91e230a236ca4629380c">MCG_MemMap::C6</a></div><div class="ttdeci">uint8_t C6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12002</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_af3f0dfff8c586620bdb0026aca56fe05"><div class="ttname"><a href="struct_i_t_m___mem_map.html#af3f0dfff8c586620bdb0026aca56fe05">ITM_MemMap::LAR</a></div><div class="ttdeci">uint32_t LAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10738</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ae2b0e842221342f28893b3399e17cf82"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ae2b0e842221342f28893b3399e17cf82">DMA_MemMap::DADDR</a></div><div class="ttdeci">uint32_t DADDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4913</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_a67d3243d0c24b20b493fd919433dd84c"><div class="ttname"><a href="struct_c_m_t___mem_map.html#a67d3243d0c24b20b493fd919433dd84c">CMT_MemMap::OC</a></div><div class="ttdeci">uint8_t OC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3291</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a0d9b934b80cc5802632699a965acb08c"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a0d9b934b80cc5802632699a965acb08c">FTFE_MemMap::FCCOB3</a></div><div class="ttdeci">uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8997</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">INT_Reserved10</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:155</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_afd1f5b8867e36b32297641c5fe0b283b"><div class="ttname"><a href="struct_u_s_b___mem_map.html#afd1f5b8867e36b32297641c5fe0b283b">USB_MemMap::BDTPAGE3</a></div><div class="ttdeci">uint8_t BDTPAGE3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18777</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a8c98b0dd2335e137c509ba63636f5089"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a8c98b0dd2335e137c509ba63636f5089">UART_MemMap::C7816</a></div><div class="ttdeci">uint8_t C7816</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18035</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a46e84393478a41f6958c4f382cad11b7"><div class="ttname"><a href="struct_n_v___mem_map.html#a46e84393478a41f6958c4f382cad11b7">NV_MemMap::BACKKEY5</a></div><div class="ttdeci">uint8_t BACKKEY5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13138</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a822de5f73ae889eaedbe7ae65428b786"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a822de5f73ae889eaedbe7ae65428b786">DWT_MemMap::PID0</a></div><div class="ttdeci">uint32_t PID0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6655</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930">INT_RTC_Seconds</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:228</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aaaa7843777b1e6655435adc36b7b8f35"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aaaa7843777b1e6655435adc36b7b8f35">ENET_MemMap::RMON_R_P1024TO2047</a></div><div class="ttdeci">uint32_t RMON_R_P1024TO2047</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6888</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_a69081c41b606ea7a699a67e266a785d5"><div class="ttname"><a href="struct_p_d_b___mem_map.html#a69081c41b606ea7a699a67e266a785d5">PDB_MemMap::PODLY</a></div><div class="ttdeci">uint32_t PODLY[4]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14012</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a70bd66aa2144dae3d99cda444fe4110d"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a70bd66aa2144dae3d99cda444fe4110d">TPIU_MemMap::CLAIMSET</a></div><div class="ttdeci">uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17595</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ada2b5719d5ae06d1d27108d7f2482ac5"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ada2b5719d5ae06d1d27108d7f2482ac5">ENET_MemMap::RMON_T_P256TO511</a></div><div class="ttdeci">uint32_t RMON_T_P256TO511</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6856</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ab48cdc7505cabb90165d8e20ff2643e2"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ab48cdc7505cabb90165d8e20ff2643e2">ENET_MemMap::IEEE_T_CSERR</a></div><div class="ttdeci">uint32_t IEEE_T_CSERR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6869</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a3741dc3de5146a9df958acae0b2e0ea0"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a3741dc3de5146a9df958acae0b2e0ea0">ITM_MemMap::PID2</a></div><div class="ttdeci">uint32_t PID2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10747</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a608af25e75d3f8e98b484e53c286aaed"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a608af25e75d3f8e98b484e53c286aaed">ETB_MemMap::PIDR1</a></div><div class="ttdeci">uint32_t PIDR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7771</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a52b35d0e8644631558a65f9b7a9b8b4b"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a52b35d0e8644631558a65f9b7a9b8b4b">USB_MemMap::CTL</a></div><div class="ttdeci">uint8_t CTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18761</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da660325666cf3ee1715e40e6f58043d38"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da660325666cf3ee1715e40e6f58043d38">INT_Bus_Fault</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:150</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_a32bec2bfd84ae10fe9ddaaab24ff5c22"><div class="ttname"><a href="struct_n_f_c___mem_map.html#a32bec2bfd84ae10fe9ddaaab24ff5c22">NFC_MemMap::DMA1</a></div><div class="ttdeci">uint32_t DMA1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12842</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html"><div class="ttname"><a href="struct_d_m_a___mem_map.html">DMA_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:4848</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a6eacb73f23f815f7686f4e7bf7eb2fcc"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a6eacb73f23f815f7686f4e7bf7eb2fcc">USB_MemMap::OTGISTAT</a></div><div class="ttdeci">uint8_t OTGISTAT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18743</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da931869901bde763adf9e822b4c2e01c2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da931869901bde763adf9e822b4c2e01c2">INT_USBDCD</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:235</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_ad9c98f7390e5d3a6b54df56ddea32e8b"><div class="ttname"><a href="struct_core_debug___mem_map.html#ad9c98f7390e5d3a6b54df56ddea32e8b">CoreDebug_MemMap::base_DCRSR</a></div><div class="ttdeci">uint32_t base_DCRSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3696</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ad0cb5c4547908b9fc980737545a49824"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ad0cb5c4547908b9fc980737545a49824">SDHC_MemMap::PRSSTAT</a></div><div class="ttdeci">uint32_t PRSSTAT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15917</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">INT_Initial_Stack_Pointer</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:145</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a1cabc42a484f2abbd67af1345b90fcc4"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a1cabc42a484f2abbd67af1345b90fcc4">FTM_MemMap::MODE</a></div><div class="ttdeci">uint32_t MODE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9260</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a3ee3dde0b1da6205c9cbc4a8aba737ee"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a3ee3dde0b1da6205c9cbc4a8aba737ee">FTFE_MemMap::FCCOB2</a></div><div class="ttdeci">uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8998</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ad30bdaff018bc7d3b586ce0ca41dfd9b"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ad30bdaff018bc7d3b586ce0ca41dfd9b">ETM_MemMap::TSEVR</a></div><div class="ttdeci">uint32_t TSEVR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8102</div></div>
<div class="ttc" id="group___m_p_u___peripheral_html_gac3cd3449552560380e80c90b2207d18b"><div class="ttname"><a href="group___m_p_u___peripheral.html#gac3cd3449552560380e80c90b2207d18b">MPU_MemMapPtr</a></div><div class="ttdeci">struct MPU_MemMap * MPU_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dacd598aa4e3064aff7a1f4cf5024fed7f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dacd598aa4e3064aff7a1f4cf5024fed7f">INT_DMA6_DMA22</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:167</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_ae42001e4a7aa4fcd7721a0ee4c4fe3f5"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#ae42001e4a7aa4fcd7721a0ee4c4fe3f5">USBHS_MemMap::USBGENCTRL</a></div><div class="ttdeci">uint32_t USBGENCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19373</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a5364339b60e833e81fba593e0bf881c2"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a5364339b60e833e81fba593e0bf881c2">DDR_MemMap::CR02</a></div><div class="ttdeci">uint32_t CR02</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4004</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ab0288cb0941aa3a494bc261eef1144f7"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ab0288cb0941aa3a494bc261eef1144f7">ETM_MemMap::ITMISCIN</a></div><div class="ttdeci">uint32_t ITMISCIN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8110</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ad68e1706e76585042d163c6798c0f545"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ad68e1706e76585042d163c6798c0f545">SDHC_MemMap::CMDRSP</a></div><div class="ttdeci">uint32_t CMDRSP[4]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15915</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a6dcba06cfa08c72f47f505147544a785"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a6dcba06cfa08c72f47f505147544a785">USBHS_MemMap::EPLISTADDR</a></div><div class="ttdeci">uint32_t EPLISTADDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19350</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a9d49382f07b934530245cb8f578e117f"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a9d49382f07b934530245cb8f578e117f">FTM_MemMap::STATUS</a></div><div class="ttdeci">uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9259</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a8cf104c851fc40c954ff97ddff1d8d3b"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a8cf104c851fc40c954ff97ddff1d8d3b">TPIU_MemMap::PID0</a></div><div class="ttdeci">uint32_t PID0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17604</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_a18f7154bcaf967d002d2cb1bd480a66a"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a18f7154bcaf967d002d2cb1bd480a66a">NVIC_MemMap::ICPR</a></div><div class="ttdeci">uint32_t ICPR[4]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13334</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a433a36d1aeb9d033b502ee263c1495a1"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a433a36d1aeb9d033b502ee263c1495a1">MCG_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11997</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html"><div class="ttname"><a href="struct_e_t_f___mem_map.html">ETF_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:7925</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_aaaf25927b861a848c8bf345ec33ecd01"><div class="ttname"><a href="struct_d_m_a___mem_map.html#aaaf25927b861a848c8bf345ec33ecd01">DMA_MemMap::DCHPRI2</a></div><div class="ttdeci">uint8_t DCHPRI2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4871</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_ad86f18ee95df11168d4b6cf68578e0fa"><div class="ttname"><a href="struct_u_s_b___mem_map.html#ad86f18ee95df11168d4b6cf68578e0fa">USB_MemMap::ERRSTAT</a></div><div class="ttdeci">uint8_t ERRSTAT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18755</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a04b56f8ca2e50d92647fc7b7e2d98715"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a04b56f8ca2e50d92647fc7b7e2d98715">SPI_MemMap::POPR</a></div><div class="ttdeci">uint32_t POPR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17100</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_ad847310f75c51368595da91e905ad1bf"><div class="ttname"><a href="struct_c_a_n___mem_map.html#ad847310f75c51368595da91e905ad1bf">CAN_MemMap::IMASK1</a></div><div class="ttdeci">uint32_t IMASK1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1918</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html"><div class="ttname"><a href="struct_p_d_b___mem_map.html">PDB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:13994</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_aab85b60e647d6ff26a53d217b2a63d96"><div class="ttname"><a href="struct_d_d_r___mem_map.html#aab85b60e647d6ff26a53d217b2a63d96">DDR_MemMap::CR52</a></div><div class="ttdeci">uint32_t CR52</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4054</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a3c5615d70ed3f2d3664de1a8fdbe9983"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a3c5615d70ed3f2d3664de1a8fdbe9983">MCG_MemMap::C4</a></div><div class="ttdeci">uint8_t C4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12000</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_a686eb1f6250f2141314e79ac63d07b05"><div class="ttname"><a href="struct_c_r_c___mem_map.html#a686eb1f6250f2141314e79ac63d07b05">CRC_MemMap::CRCH</a></div><div class="ttdeci">uint16_t CRCH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3462</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_acbd8ded0e3f30d8502e9b9229e092fe8"><div class="ttname"><a href="struct_a_d_c___mem_map.html#acbd8ded0e3f30d8502e9b9229e092fe8">ADC_MemMap::R</a></div><div class="ttdeci">uint32_t R[2]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:316</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a237b710c96aa2c5455df7ae2fc20f1ec"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a237b710c96aa2c5455df7ae2fc20f1ec">DMA_MemMap::DOFF</a></div><div class="ttdeci">uint16_t DOFF</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4914</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html">SDHC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:15910</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da49cb5701d27710e5d52365b0c8affcc9"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da49cb5701d27710e5d52365b0c8affcc9">INT_DMA5_DMA21</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:166</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a03ac6e803f105df7d966e0e147715072"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a03ac6e803f105df7d966e0e147715072">ENET_MemMap::IEEE_T_1COL</a></div><div class="ttdeci">uint32_t IEEE_T_1COL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6863</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_ab43748ac2b6d99cef1a62072d17a707b"><div class="ttname"><a href="struct_n_v___mem_map.html#ab43748ac2b6d99cef1a62072d17a707b">NV_MemMap::BACKKEY1</a></div><div class="ttdeci">uint8_t BACKKEY1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13134</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_add88e740d4ec7a83e66cf9ad79cd027a"><div class="ttname"><a href="struct_p_i_t___mem_map.html#add88e740d4ec7a83e66cf9ad79cd027a">PIT_MemMap::TFLG</a></div><div class="ttdeci">uint32_t TFLG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14223</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a09cb7f6616d521163b4cc6cf0dbd86b3"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a09cb7f6616d521163b4cc6cf0dbd86b3">FPB_MemMap::COMP</a></div><div class="ttdeci">uint32_t COMP[8]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8865</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_abbbb3ec6364c286b7db38b8eefb64250"><div class="ttname"><a href="struct_d_m_a___mem_map.html#abbbb3ec6364c286b7db38b8eefb64250">DMA_MemMap::SOFF</a></div><div class="ttdeci">uint16_t SOFF</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4905</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a564d95efed1747932b25675342cac085"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a564d95efed1747932b25675342cac085">AIPS_MemMap::PACRL</a></div><div class="ttdeci">uint32_t PACRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:738</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a29dd1d24e46fdd89739d26211861e1e6"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a29dd1d24e46fdd89739d26211861e1e6">DDR_MemMap::CR45</a></div><div class="ttdeci">uint32_t CR45</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4047</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da86be76d03acb45ff969236b042796eae"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86be76d03acb45ff969236b042796eae">INT_PDB0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:233</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a21800e14bea8977a1406c1afcaf0e4a5"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a21800e14bea8977a1406c1afcaf0e4a5">DDR_MemMap::CR13</a></div><div class="ttdeci">uint32_t CR13</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4015</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a1c10bbda4ba1bbe562b76e90bcb1bc61"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a1c10bbda4ba1bbe562b76e90bcb1bc61">ETB_MemMap::RDP</a></div><div class="ttdeci">uint32_t RDP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7734</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___peripheral_html_ga736ab5b1ed284b3b4fdb63010a576777"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral.html#ga736ab5b1ed284b3b4fdb63010a576777">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_MemMap * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="struct_r_f_s_y_s___mem_map_html"><div class="ttname"><a href="struct_r_f_s_y_s___mem_map.html">RFSYS_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:14982</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html">AIPS_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:723</div></div>
<div class="ttc" id="struct_o_s_c___mem_map_html"><div class="ttname"><a href="struct_o_s_c___mem_map.html">OSC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:13900</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ad7caff2bf5e2dfb2159d174af24dc693"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ad7caff2bf5e2dfb2159d174af24dc693">ADC_MemMap::SC2</a></div><div class="ttdeci">uint32_t SC2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:319</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html_a0fddef87e229c4cf1b3be0d29589e964"><div class="ttname"><a href="struct_s_m_c___mem_map.html#a0fddef87e229c4cf1b3be0d29589e964">SMC_MemMap::PMSTAT</a></div><div class="ttdeci">uint8_t PMSTAT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16977</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a4e60a1ec55f8fc14e4cdcd00e922d76d"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a4e60a1ec55f8fc14e4cdcd00e922d76d">CAN_MemMap::RX15MASK</a></div><div class="ttdeci">uint32_t RX15MASK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1914</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a287d5070161434a42360e126bd310a1a"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a287d5070161434a42360e126bd310a1a">ETF_MemMap::ITCTRL</a></div><div class="ttdeci">uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7934</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_acb163ebc8fa00a1bdc82b3e8324d4b23"><div class="ttname"><a href="struct_d_m_a___mem_map.html#acb163ebc8fa00a1bdc82b3e8324d4b23">DMA_MemMap::CERR</a></div><div class="ttdeci">uint8_t CERR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4861</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a432bb135855124848d9d885a4f31d88f"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a432bb135855124848d9d885a4f31d88f">SDHC_MemMap::PROCTL</a></div><div class="ttdeci">uint32_t PROCTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15918</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html"><div class="ttname"><a href="struct_d_w_t___mem_map.html">DWT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:6635</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html_aa28b91bdb2e1acc454f7bcb9ad26efb7"><div class="ttname"><a href="struct_r_c_m___mem_map.html#aa28b91bdb2e1acc454f7bcb9ad26efb7">RCM_MemMap::SRS0</a></div><div class="ttdeci">uint8_t SRS0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14853</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_a2c1a78a8c4dc2c05595641b28e771dee"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a2c1a78a8c4dc2c05595641b28e771dee">NVIC_MemMap::IP</a></div><div class="ttdeci">uint8_t IP[106]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13338</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a1c6faf55365b2399ddb69d8a7d76d63d"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a1c6faf55365b2399ddb69d8a7d76d63d">USBHS_MemMap::DEVICEADDR</a></div><div class="ttdeci">uint32_t DEVICEADDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19345</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a7f5ec3c75c69675f968a5d42c86d73f6"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a7f5ec3c75c69675f968a5d42c86d73f6">CAN_MemMap::IMASK2</a></div><div class="ttdeci">uint32_t IMASK2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1917</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a3f874ca1c6e17ae4beadac22e8ec17ec"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a3f874ca1c6e17ae4beadac22e8ec17ec">SCB_MemMap::AIRCR</a></div><div class="ttdeci">uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15578</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a60b5ac2618429761b81716b5839c960a"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a60b5ac2618429761b81716b5839c960a">USBHS_MemMap::GPTIMER0CTL</a></div><div class="ttdeci">uint32_t GPTIMER0CTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19327</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7cc1f3087ea87d56c97c33a664db91ee"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7cc1f3087ea87d56c97c33a664db91ee">INT_I2S1_Tx</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:265</div></div>
<div class="ttc" id="group___a_i_p_s___peripheral_html_ga6a37456f1049f1d08787b6ffe1c8a9b3"><div class="ttname"><a href="group___a_i_p_s___peripheral.html#ga6a37456f1049f1d08787b6ffe1c8a9b3">AIPS_MemMapPtr</a></div><div class="ttdeci">struct AIPS_MemMap * AIPS_MemMapPtr</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_ad70cfe6551cef4070f3f838a9a66c821"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#ad70cfe6551cef4070f3f838a9a66c821">TPIU_MemMap::PID4</a></div><div class="ttdeci">uint32_t PID4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17600</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_a8d00541f19094160ea06d8c7ded60298"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#a8d00541f19094160ea06d8c7ded60298">WDOG_MemMap::PRESC</a></div><div class="ttdeci">uint16_t PRESC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20171</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a996f6a159415a5c0d0683346e950e7fb"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a996f6a159415a5c0d0683346e950e7fb">GPIO_MemMap::PCOR</a></div><div class="ttdeci">uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9933</div></div>
<div class="ttc" id="group___r_n_g___peripheral_html_gacbf25de72830d12c2d542ff109e3b1df"><div class="ttname"><a href="group___r_n_g___peripheral.html#gacbf25de72830d12c2d542ff109e3b1df">RNG_MemMapPtr</a></div><div class="ttdeci">struct RNG_MemMap * RNG_MemMapPtr</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a2048933dd371b9c4145810ace598ce8f"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a2048933dd371b9c4145810ace598ce8f">CAU_MemMap::ROTL_CA</a></div><div class="ttdeci">uint32_t ROTL_CA[9]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2522</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a6479f3227be2bba4bd2784301f522723"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a6479f3227be2bba4bd2784301f522723">DWT_MemMap::PID4</a></div><div class="ttdeci">uint32_t PID4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6651</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_afc0480cceefc94fc8b2e730bb04cfd4f"><div class="ttname"><a href="struct_e_t_b___mem_map.html#afc0480cceefc94fc8b2e730bb04cfd4f">ETB_MemMap::CIDR1</a></div><div class="ttdeci">uint32_t CIDR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7775</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a1d9838b1b1a99857168954f51bc0802e"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a1d9838b1b1a99857168954f51bc0802e">UART_MemMap::C5</a></div><div class="ttdeci">uint8_t C5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18022</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a624306ff04a5ff80059afce5d4e8cf3e"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a624306ff04a5ff80059afce5d4e8cf3e">SDHC_MemMap::MMCBOOT</a></div><div class="ttdeci">uint32_t MMCBOOT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15932</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ae3204e728de4488f0b3569d1ebac78ae"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ae3204e728de4488f0b3569d1ebac78ae">SDHC_MemMap::SYSCTL</a></div><div class="ttdeci">uint32_t SYSCTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15919</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html_ace89c039f8342f8b5dd26c3c7b8309a2"><div class="ttname"><a href="struct_r_c_m___mem_map.html#ace89c039f8342f8b5dd26c3c7b8309a2">RCM_MemMap::RPFC</a></div><div class="ttdeci">uint8_t RPFC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14856</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a7147d871f78c6c242c79ca0e102c51b9"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a7147d871f78c6c242c79ca0e102c51b9">DDR_MemMap::CR44</a></div><div class="ttdeci">uint32_t CR44</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4046</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_afb4481ebbb2867c1bc009d6b73ad661e"><div class="ttname"><a href="struct_f_t_m___mem_map.html#afb4481ebbb2867c1bc009d6b73ad661e">FTM_MemMap::SWOCTRL</a></div><div class="ttdeci">uint32_t SWOCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9276</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_aaf4f486952b9b4680e270ce6266122fd"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#aaf4f486952b9b4680e270ce6266122fd">GPIO_MemMap::PDOR</a></div><div class="ttdeci">uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9931</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ac2904f8a9c14b9bc63b82fddb4595962"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ac2904f8a9c14b9bc63b82fddb4595962">ETM_MemMap::ITATBCTR2</a></div><div class="ttdeci">uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8114</div></div>
<div class="ttc" id="struct_r_f_s_y_s___mem_map_html_a9ecc7686e575e2e1570cf50aa3234276"><div class="ttname"><a href="struct_r_f_s_y_s___mem_map.html#a9ecc7686e575e2e1570cf50aa3234276">RFSYS_MemMap::REG</a></div><div class="ttdeci">uint32_t REG[8]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14983</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a3feefc504238282fa83875bb6c754fd0"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a3feefc504238282fa83875bb6c754fd0">DWT_MemMap::PID2</a></div><div class="ttdeci">uint32_t PID2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6657</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a51f5fd363a0d54e1c44953de91f0d004"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a51f5fd363a0d54e1c44953de91f0d004">DDR_MemMap::CR62</a></div><div class="ttdeci">uint32_t CR62</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4064</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">INT_Reserved9</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:154</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a407f506f97473861cf0d5ef5a4649c02"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a407f506f97473861cf0d5ef5a4649c02">ENET_MemMap::RCR</a></div><div class="ttdeci">uint32_t RCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6811</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadb5e21849670e01ffd73b19b5b8f31f3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb5e21849670e01ffd73b19b5b8f31f3">INT_CAN1_Tx_Warning</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:201</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af17011bb74643176e41ef82482747d0e"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af17011bb74643176e41ef82482747d0e">DMA_MemMap::DCHPRI26</a></div><div class="ttdeci">uint8_t DCHPRI26</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4895</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a0ddb475de931a1a495662a1109ef8adc"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a0ddb475de931a1a495662a1109ef8adc">DDR_MemMap::CR33</a></div><div class="ttdeci">uint32_t CR33</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4035</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html">NVIC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:13327</div></div>
<div class="ttc" id="struct_n_v___mem_map_html"><div class="ttname"><a href="struct_n_v___mem_map.html">NV_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:13131</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a62015f5d8f85dd001390b0168aa7389f"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a62015f5d8f85dd001390b0168aa7389f">AIPS_MemMap::PACRK</a></div><div class="ttdeci">uint32_t PACRK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:737</div></div>
<div class="ttc" id="group___l_m_e_m___peripheral_html_gad8e02e2903502eea2a0cc497a0dde6d8"><div class="ttname"><a href="group___l_m_e_m___peripheral.html#gad8e02e2903502eea2a0cc497a0dde6d8">LMEM_MemMapPtr</a></div><div class="ttdeci">struct LMEM_MemMap * LMEM_MemMapPtr</div></div>
<div class="ttc" id="struct_v_r_e_f___mem_map_html_a5d8e7e9026a69a14ff0d0b3caee5cf24"><div class="ttname"><a href="struct_v_r_e_f___mem_map.html#a5d8e7e9026a69a14ff0d0b3caee5cf24">VREF_MemMap::SC</a></div><div class="ttdeci">uint8_t SC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20067</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a7e8a4e06df758e3dc251260d71818be8"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a7e8a4e06df758e3dc251260d71818be8">FTFE_MemMap::FSTAT</a></div><div class="ttdeci">uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8993</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a396a5dcad9d98a3ce3da0bcef50b48a8"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a396a5dcad9d98a3ce3da0bcef50b48a8">ENET_MemMap::IEEE_R_FRAME_OK</a></div><div class="ttdeci">uint32_t IEEE_R_FRAME_OK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6892</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a46aa57cf50301c488d379d5bc3db0d9c"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a46aa57cf50301c488d379d5bc3db0d9c">DDR_MemMap::CR10</a></div><div class="ttdeci">uint32_t CR10</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4012</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_a57de52c8c1eb5789546543f2408ce487"><div class="ttname"><a href="struct_core_debug___mem_map.html#a57de52c8c1eb5789546543f2408ce487">CoreDebug_MemMap::base_DHCSR_Write</a></div><div class="ttdeci">uint32_t base_DHCSR_Write</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3694</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a4c24f21441de38f5d96099cf78723401"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a4c24f21441de38f5d96099cf78723401">FPB_MemMap::PID4</a></div><div class="ttdeci">uint32_t PID4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8867</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a3798ba6cc78e9af879cb2364d3a5b7e3"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a3798ba6cc78e9af879cb2364d3a5b7e3">USBHS_MemMap::EPFLUSH</a></div><div class="ttdeci">uint32_t EPFLUSH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19367</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_a84f8893cbefd6a3eff18b455f9069b29"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a84f8893cbefd6a3eff18b455f9069b29">PORT_MemMap::GPCHR</a></div><div class="ttdeci">uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14462</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_acb520a0239533ff35af926264fd9a6a9"><div class="ttname"><a href="struct_c_a_u___mem_map.html#acb520a0239533ff35af926264fd9a6a9">CAU_MemMap::XOR_CA</a></div><div class="ttdeci">uint32_t XOR_CA[9]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2518</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadc7e6f7d77d02602bad47b433d84ac1c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc7e6f7d77d02602bad47b433d84ac1c">INT_CMP1</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:221</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_ad2600d7c7ec0833a8b9089da675254b6"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#ad2600d7c7ec0833a8b9089da675254b6">LCDC_MemMap::LPOR</a></div><div class="ttdeci">uint32_t LPOR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10940</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a5ee81b650eb5614f457473769ea8fb89"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a5ee81b650eb5614f457473769ea8fb89">ETM_MemMap::PIDR4</a></div><div class="ttdeci">uint32_t PIDR4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8128</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a3b5758c5c5e69ce53c96f4f22c68eeb4"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a3b5758c5c5e69ce53c96f4f22c68eeb4">UART_MemMap::SDTL</a></div><div class="ttdeci">uint8_t SDTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18052</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_aea2f4bcde83a5347f56ff5073922931c"><div class="ttname"><a href="struct_d_d_r___mem_map.html#aea2f4bcde83a5347f56ff5073922931c">DDR_MemMap::CR48</a></div><div class="ttdeci">uint32_t CR48</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4050</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ab93bfbd2b99631b8f3c8ca6c8e482310"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ab93bfbd2b99631b8f3c8ca6c8e482310">UART_MemMap::TL7816</a></div><div class="ttdeci">uint8_t TL7816</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18045</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ac3938ee338b7499c8b1cebed71604299"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ac3938ee338b7499c8b1cebed71604299">SDHC_MemMap::VENDOR</a></div><div class="ttdeci">uint32_t VENDOR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15931</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a3570cf26e2ddc1d5700776743b0506e3"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a3570cf26e2ddc1d5700776743b0506e3">TPIU_MemMap::SSPSR</a></div><div class="ttdeci">uint32_t SSPSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17576</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af2d688b08eb6137ca530abf7b28ad8d3"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af2d688b08eb6137ca530abf7b28ad8d3">DMA_MemMap::DCHPRI10</a></div><div class="ttdeci">uint8_t DCHPRI10</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4879</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ac6934aad6952b966b2d0bed0e5d4d58c"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ac6934aad6952b966b2d0bed0e5d4d58c">DMA_MemMap::SERQ</a></div><div class="ttdeci">uint8_t SERQ</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4858</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a9a277cea738e72cc0c0295ee68ec1726"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a9a277cea738e72cc0c0295ee68ec1726">ENET_MemMap::IEEE_T_LCOL</a></div><div class="ttdeci">uint32_t IEEE_T_LCOL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6866</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a7eb01b8a7f5cbdd90e2cfc1103dc818e"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a7eb01b8a7f5cbdd90e2cfc1103dc818e">AIPS_MemMap::PACRG</a></div><div class="ttdeci">uint32_t PACRG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:733</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a1636322022eb10e4acedf40018708b68"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a1636322022eb10e4acedf40018708b68">SCB_MemMap::SHPR2</a></div><div class="ttdeci">uint32_t SHPR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15582</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a111052a9f42adf314c795dd509c8b740"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a111052a9f42adf314c795dd509c8b740">LCDC_MemMap::LGWVPWR</a></div><div class="ttdeci">uint32_t LGWVPWR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10951</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_ab8fe958d37448e8b4d06b1db8e3b5222"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#ab8fe958d37448e8b4d06b1db8e3b5222">FTFE_MemMap::FPROT2</a></div><div class="ttdeci">uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9010</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a567a030894ef2b7cf2c604d85946f3d4"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a567a030894ef2b7cf2c604d85946f3d4">LCDC_MemMap::LISR</a></div><div class="ttdeci">uint32_t LISR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10947</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_a3f377c9911d9d67731bb4df00fdfd4ce"><div class="ttname"><a href="struct_n_f_c___mem_map.html#a3f377c9911d9d67731bb4df00fdfd4ce">NFC_MemMap::RAR</a></div><div class="ttdeci">uint32_t RAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12837</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a1b09ee3aba38ca90fb73747e55d0f775"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a1b09ee3aba38ca90fb73747e55d0f775">TPIU_MemMap::ITATBCTR0</a></div><div class="ttdeci">uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17591</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a9f359b0d3af7e6bbdb3ae2cce221d879"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a9f359b0d3af7e6bbdb3ae2cce221d879">UART_MemMap::CFIFO</a></div><div class="ttdeci">uint8_t CFIFO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18028</div></div>
<div class="ttc" id="group___u_a_r_t___peripheral_html_ga306cf44b593fadbb29a065f42e3f68f0"><div class="ttname"><a href="group___u_a_r_t___peripheral.html#ga306cf44b593fadbb29a065f42e3f68f0">UART_MemMapPtr</a></div><div class="ttdeci">struct UART_MemMap * UART_MemMapPtr</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a3358adaf9078bf47a19ac176de27fb3d"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a3358adaf9078bf47a19ac176de27fb3d">USBHS_MemMap::ID</a></div><div class="ttdeci">uint32_t ID</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19319</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a1bf837fd42e907a712c9f8e7261ea10d"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a1bf837fd42e907a712c9f8e7261ea10d">USB_MemMap::OBSERVE</a></div><div class="ttdeci">uint8_t OBSERVE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18785</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a44f0a2e82a172b16e1241939185790cf"><div class="ttname"><a href="struct_i2_c___mem_map.html#a44f0a2e82a172b16e1241939185790cf">I2C_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10096</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a6f18d698404d3f130cab66610aa526de"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a6f18d698404d3f130cab66610aa526de">UART_MemMap::C4</a></div><div class="ttdeci">uint8_t C4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18021</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a92be1954eec6c20cefd3f7a2ea2fc2b7"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a92be1954eec6c20cefd3f7a2ea2fc2b7">ETB_MemMap::LSR</a></div><div class="ttdeci">uint32_t LSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7761</div></div>
<div class="ttc" id="struct_e_w_m___mem_map_html_ada0221f7554297f23a0257f54f28f5fc"><div class="ttname"><a href="struct_e_w_m___mem_map.html#ada0221f7554297f23a0257f54f28f5fc">EWM_MemMap::CMPL</a></div><div class="ttdeci">uint8_t CMPL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8296</div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html_ace662efebef446fe55b97873fc6e364a"><div class="ttname"><a href="struct_f_m_c___mem_map.html#ace662efebef446fe55b97873fc6e364a">FMC_MemMap::DATA_UM</a></div><div class="ttdeci">uint32_t DATA_UM</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8578</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_a423da9d8034f39564aedb877f7c5043b"><div class="ttname"><a href="struct_c_r_c___mem_map.html#a423da9d8034f39564aedb877f7c5043b">CRC_MemMap::GPOLYH</a></div><div class="ttdeci">uint16_t GPOLYH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3475</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a2c12ce85b2f95cc5f4f4cb594e1df7e0"><div class="ttname"><a href="struct_i2_s___mem_map.html#a2c12ce85b2f95cc5f4f4cb594e1df7e0">I2S_MemMap::MDR</a></div><div class="ttdeci">uint32_t MDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10344</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ac017c0660f75109edd9cc250a1ddfb5a"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ac017c0660f75109edd9cc250a1ddfb5a">UART_MemMap::IE7816</a></div><div class="ttdeci">uint8_t IE7816</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18036</div></div>
<div class="ttc" id="struct_e_w_m___mem_map_html_aa9c25d4775f785d6911e096a226f4e40"><div class="ttname"><a href="struct_e_w_m___mem_map.html#aa9c25d4775f785d6911e096a226f4e40">EWM_MemMap::SERV</a></div><div class="ttdeci">uint8_t SERV</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8295</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a29d8a8af55bce6f1482fc85b39ead867"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a29d8a8af55bce6f1482fc85b39ead867">ENET_MemMap::EIR</a></div><div class="ttdeci">uint32_t EIR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6798</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a80b6d342085b83ee0a5ede7f9651bd59"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a80b6d342085b83ee0a5ede7f9651bd59">ETB_MemMap::FFCR</a></div><div class="ttdeci">uint32_t FFCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7745</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_acdc0e8395d63098ffbbaa63cc05ceb7e"><div class="ttname"><a href="struct_e_t_b___mem_map.html#acdc0e8395d63098ffbbaa63cc05ceb7e">ETB_MemMap::ITMISCOP0</a></div><div class="ttdeci">uint32_t ITMISCOP0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7747</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da207475a6fc1ce5e7e3a4a033846b3b31"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da207475a6fc1ce5e7e3a4a033846b3b31">INT_SWI</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:255</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">INT_CMP0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:220</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html">PORT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:14459</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a681d9ac7348e7f13c1211acce5621ce8"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a681d9ac7348e7f13c1211acce5621ce8">LCDC_MemMap::LDCR</a></div><div class="ttdeci">uint32_t LDCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10943</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a4824e400ced2bf2bd5c89e95e7ef55d6"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a4824e400ced2bf2bd5c89e95e7ef55d6">SPI_MemMap::CTAR_SLAVE</a></div><div class="ttdeci">uint32_t CTAR_SLAVE[1]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17091</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_abeb11d4cc28f5bb277d0cd4a46cb2ce1"><div class="ttname"><a href="struct_d_d_r___mem_map.html#abeb11d4cc28f5bb277d0cd4a46cb2ce1">DDR_MemMap::PAD_CTRL</a></div><div class="ttdeci">uint32_t PAD_CTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4069</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html"><div class="ttname"><a href="struct_i2_s___mem_map.html">I2S_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:10316</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_ad472de7afdaeef3985761041fe9023e2"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#ad472de7afdaeef3985761041fe9023e2">PORT_MemMap::DFER</a></div><div class="ttdeci">uint32_t DFER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14466</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html_a4dcb593756f09d67e3d064d95e3f2d68"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#a4dcb593756f09d67e3d064d95e3f2d68">LPTMR_MemMap::CSR</a></div><div class="ttdeci">uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11878</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ae9d560d3862eb171c739acaf92daa8aa"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ae9d560d3862eb171c739acaf92daa8aa">SIM_MemMap::SCGC5</a></div><div class="ttdeci">uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16447</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___mem_map_html"><div class="ttname"><a href="struct_u_s_b_d_c_d___mem_map.html">USBDCD_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:19174</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a2eb889dcd179b02f46cf67c98792e130"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a2eb889dcd179b02f46cf67c98792e130">UART_MemMap::MODEM</a></div><div class="ttdeci">uint8_t MODEM</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18024</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a39c994d2356d99a8308d73cb9d89cb78"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a39c994d2356d99a8308d73cb9d89cb78">USBHS_MemMap::CONFIGFLAG</a></div><div class="ttdeci">uint32_t CONFIGFLAG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19360</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_afd05a5c4ba0ae69c16ca9b6cd578a726"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#afd05a5c4ba0ae69c16ca9b6cd578a726">UART_MemMap::WF7816</a></div><div class="ttdeci">uint8_t WF7816</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18043</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a15cd6b1d2a7664e4280746a810d2583f"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a15cd6b1d2a7664e4280746a810d2583f">RTC_MemMap::TTSR</a></div><div class="ttdeci">uint32_t TTSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15313</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a5e154a0937bc5d4879efb1fd80f713f0"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a5e154a0937bc5d4879efb1fd80f713f0">DAC_MemMap::DATL</a></div><div class="ttdeci">uint8_t DATL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3784</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ac23a694afa8d84e55fc43ff0c0ec1b29"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ac23a694afa8d84e55fc43ff0c0ec1b29">SIM_MemMap::UIDL</a></div><div class="ttdeci">uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16457</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_ac39ce4b302b098a39cf483811b2dd7ee"><div class="ttname"><a href="struct_d_d_r___mem_map.html#ac39ce4b302b098a39cf483811b2dd7ee">DDR_MemMap::CR53</a></div><div class="ttdeci">uint32_t CR53</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4055</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a56484cacaa1e824b8e8c9844d12402fc"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a56484cacaa1e824b8e8c9844d12402fc">ENET_MemMap::RMON_T_OVERSIZE</a></div><div class="ttdeci">uint32_t RMON_T_OVERSIZE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6849</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_ad9aa53125967afe84ec6267d3b147be9"><div class="ttname"><a href="struct_f_p_b___mem_map.html#ad9aa53125967afe84ec6267d3b147be9">FPB_MemMap::CID0</a></div><div class="ttdeci">uint32_t CID0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8875</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a0cb75f3c7b540c1f7745a67001822749"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a0cb75f3c7b540c1f7745a67001822749">ETB_MemMap::CLAIMCLR</a></div><div class="ttdeci">uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7758</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af6d4e36800f891e548be42bb47e36aef"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af6d4e36800f891e548be42bb47e36aef">DMA_MemMap::EEI</a></div><div class="ttdeci">uint32_t EEI</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4854</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_ada5677c98d1cf918e91389e40256159a"><div class="ttname"><a href="struct_i2_s___mem_map.html#ada5677c98d1cf918e91389e40256159a">I2S_MemMap::RCR5</a></div><div class="ttdeci">uint32_t RCR5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10335</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a04a22056fd7d08179705d29cda1b9e2a"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a04a22056fd7d08179705d29cda1b9e2a">SIM_MemMap::SOPT7</a></div><div class="ttdeci">uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16440</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_aac56d4be80ad622d7bf85bdd8c29504c"><div class="ttname"><a href="struct_i2_c___mem_map.html#aac56d4be80ad622d7bf85bdd8c29504c">I2C_MemMap::SLTH</a></div><div class="ttdeci">uint8_t SLTH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10102</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a6edf826456a2431e94e3bcafcfe89867"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a6edf826456a2431e94e3bcafcfe89867">LCDC_MemMap::LSR</a></div><div class="ttdeci">uint32_t LSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10932</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da68f62d487beb3484a0df96f3debd80e4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da68f62d487beb3484a0df96f3debd80e4">INT_UART0_RX_TX</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:206</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a41b1890f596f706bcd94c2d49c1e44f7"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a41b1890f596f706bcd94c2d49c1e44f7">MCM_MemMap::PID</a></div><div class="ttdeci">uint32_t PID</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12285</div></div>
<div class="ttc" id="struct_r_n_g___mem_map_html_a5d258b2ed1915070a6d3651092d8f3c7"><div class="ttname"><a href="struct_r_n_g___mem_map.html#a5d258b2ed1915070a6d3651092d8f3c7">RNG_MemMap::SR</a></div><div class="ttdeci">uint32_t SR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15184</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_afc82bb113d2a15c34b9704d14d52bde7"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#afc82bb113d2a15c34b9704d14d52bde7">ENET_MemMap::EIMR</a></div><div class="ttdeci">uint32_t EIMR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6799</div></div>
<div class="ttc" id="struct_f_b___mem_map_html_a7876f1f5e2d0718968b09242af73b600"><div class="ttname"><a href="struct_f_b___mem_map.html#a7876f1f5e2d0718968b09242af73b600">FB_MemMap::CSPMCR</a></div><div class="ttdeci">uint32_t CSPMCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8407</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_abd212d27ccda188473e4e918f0cc8aff"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#abd212d27ccda188473e4e918f0cc8aff">NVIC_MemMap::ISER</a></div><div class="ttdeci">uint32_t ISER[4]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13328</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a36a70fb4e317b97da61411890ee4718b"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a36a70fb4e317b97da61411890ee4718b">ENET_MemMap::RMON_T_P128TO255</a></div><div class="ttdeci">uint32_t RMON_T_P128TO255</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6855</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ad80de3963e00bd1d815615de321b1ee4"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ad80de3963e00bd1d815615de321b1ee4">ENET_MemMap::IEEE_R_OCTETS_OK</a></div><div class="ttdeci">uint32_t IEEE_R_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6897</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">INT_TSI0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:244</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_affa1e28918315f44e2105aead9e695bc"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#affa1e28918315f44e2105aead9e695bc">LCDC_MemMap::LAUSCCR</a></div><div class="ttdeci">uint32_t LAUSCCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10958</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a4973e107a9b956437a6e62fb154c1295"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a4973e107a9b956437a6e62fb154c1295">FPB_MemMap::PID1</a></div><div class="ttdeci">uint32_t PID1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8872</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da09b54c5f97b5d518004f7be36de5eee1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da09b54c5f97b5d518004f7be36de5eee1">INT_UART4_ERR</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:215</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadca977f9de604fefac20905d8b0353a8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadca977f9de604fefac20905d8b0353a8">INT_FTM0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:223</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_ac918187248616aac7e5223124ea9610d"><div class="ttname"><a href="struct_u_s_b___mem_map.html#ac918187248616aac7e5223124ea9610d">USB_MemMap::REV</a></div><div class="ttdeci">uint8_t REV</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18739</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a02b835eb33ce21b8b3170304a72fccc2"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a02b835eb33ce21b8b3170304a72fccc2">DMA_MemMap::CEEI</a></div><div class="ttdeci">uint8_t CEEI</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4855</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">INT_SysTick</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:160</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html">LCDC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:10930</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a74b8ea7db5c12a06f19e8054bba5c2b3"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a74b8ea7db5c12a06f19e8054bba5c2b3">SDHC_MemMap::CMDARG</a></div><div class="ttdeci">uint32_t CMDARG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15913</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a75c3b9a038df70053d980c6ee3d2d821"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a75c3b9a038df70053d980c6ee3d2d821">FPB_MemMap::CID3</a></div><div class="ttdeci">uint32_t CID3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8878</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a45398334c1dab06457c71ec0d5f5a7aa"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a45398334c1dab06457c71ec0d5f5a7aa">FTM_MemMap::CnV</a></div><div class="ttdeci">uint32_t CnV</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9256</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_a2580365cbac4d397893ac168db87fa4d"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#a2580365cbac4d397893ac168db87fa4d">LMEM_MemMap::PCCSAR</a></div><div class="ttdeci">uint32_t PCCSAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11579</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a335c056263e0dae36f7a3bb82d08bce8"><div class="ttname"><a href="struct_n_v___mem_map.html#a335c056263e0dae36f7a3bb82d08bce8">NV_MemMap::FDPROT</a></div><div class="ttdeci">uint8_t FDPROT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13147</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_af4605bf03bb478b8076fffe21d52671f"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#af4605bf03bb478b8076fffe21d52671f">AXBS_MemMap::CRS</a></div><div class="ttdeci">uint32_t CRS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1707</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a9bb0ed26839d915ea750b157a6f59f7a"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a9bb0ed26839d915ea750b157a6f59f7a">DMA_MemMap::CITER_ELINKNO</a></div><div class="ttdeci">uint16_t CITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4916</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ac2a6179596986e5c7b8794eaab4166e3"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ac2a6179596986e5c7b8794eaab4166e3">DMA_MemMap::CR</a></div><div class="ttdeci">uint32_t CR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4849</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_aa78ee3ab61a8a0a9bceade6152bccec3"><div class="ttname"><a href="struct_c_a_n___mem_map.html#aa78ee3ab61a8a0a9bceade6152bccec3">CAN_MemMap::MCR</a></div><div class="ttdeci">uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1908</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_ae2dde4b2310e1ff0a2e48bc8bf857c1d"><div class="ttname"><a href="struct_d_d_r___mem_map.html#ae2dde4b2310e1ff0a2e48bc8bf857c1d">DDR_MemMap::CR25</a></div><div class="ttdeci">uint32_t CR25</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4027</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_aa612f4c47ff1bbd854bacda326b25aea"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#aa612f4c47ff1bbd854bacda326b25aea">AXBS_MemMap::MGPCR4</a></div><div class="ttdeci">uint32_t MGPCR4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1718</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadd26a45163ca4737e385aa8aa926a5cc"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadd26a45163ca4737e385aa8aa926a5cc">INT_LPTimer</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:246</div></div>
<div class="ttc" id="struct_e_w_m___mem_map_html_a033a88d44ad1daa23ce3deb13bc94811"><div class="ttname"><a href="struct_e_w_m___mem_map.html#a033a88d44ad1daa23ce3deb13bc94811">EWM_MemMap::CTRL</a></div><div class="ttdeci">uint8_t CTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8294</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html_afd03d93a7823dc65f53216dca15a2a95"><div class="ttname"><a href="struct_s_m_c___mem_map.html#afd03d93a7823dc65f53216dca15a2a95">SMC_MemMap::PMPROT</a></div><div class="ttdeci">uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16974</div></div>
<div class="ttc" id="group___s_m_c___peripheral_html_ga763f87a6b8ebab7acb6dde639e6a47c7"><div class="ttname"><a href="group___s_m_c___peripheral.html#ga763f87a6b8ebab7acb6dde639e6a47c7">SMC_MemMapPtr</a></div><div class="ttdeci">struct SMC_MemMap * SMC_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da823260ec643a195b957b0dc9ddf45705"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da823260ec643a195b957b0dc9ddf45705">INT_PORTC</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:250</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_ab3ff032be95ac6f7ed1148ad6df2898b"><div class="ttname"><a href="struct_i_t_m___mem_map.html#ab3ff032be95ac6f7ed1148ad6df2898b">ITM_MemMap::PID6</a></div><div class="ttdeci">uint32_t PID6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10743</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a81f0d20c0c8efb46c6c06bcc30c5947e"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a81f0d20c0c8efb46c6c06bcc30c5947e">ETM_MemMap::TESSEICR</a></div><div class="ttdeci">uint32_t TESSEICR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8100</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_aa3206c803f93f959bf68730490eafeac"><div class="ttname"><a href="struct_d_m_a___mem_map.html#aa3206c803f93f959bf68730490eafeac">DMA_MemMap::DCHPRI13</a></div><div class="ttdeci">uint8_t DCHPRI13</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4884</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a85e13567695b53facaafbfdde35b8b0c"><div class="ttname"><a href="struct_i2_s___mem_map.html#a85e13567695b53facaafbfdde35b8b0c">I2S_MemMap::TFR</a></div><div class="ttdeci">uint32_t TFR[2]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10326</div></div>
<div class="ttc" id="group___g_p_i_o___peripheral_html_ga31c1eddda45aa085f51142987e05ada5"><div class="ttname"><a href="group___g_p_i_o___peripheral.html#ga31c1eddda45aa085f51142987e05ada5">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_MemMap * GPIO_MemMapPtr</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aa863fcf3f6eca09d9caec27247b017ae"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa863fcf3f6eca09d9caec27247b017ae">SCB_MemMap::CPACR</a></div><div class="ttdeci">uint32_t CPACR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15592</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_aaf35a15b1aeb54e1a1f6806283eef6c2"><div class="ttname"><a href="struct_d_m_a___mem_map.html#aaf35a15b1aeb54e1a1f6806283eef6c2">DMA_MemMap::DCHPRI8</a></div><div class="ttdeci">uint8_t DCHPRI8</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4881</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a24daa19260e48fdf48c35cf7ed920d3a"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a24daa19260e48fdf48c35cf7ed920d3a">SIM_MemMap::SCGC2</a></div><div class="ttdeci">uint32_t SCGC2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16444</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a66dd66dae8c45fd2658eec6ea05dd7dd"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a66dd66dae8c45fd2658eec6ea05dd7dd">ENET_MemMap::GALR</a></div><div class="ttdeci">uint32_t GALR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6822</div></div>
<div class="ttc" id="group___e_w_m___peripheral_html_ga1de35bc04fc7fa4929507210147339a6"><div class="ttname"><a href="group___e_w_m___peripheral.html#ga1de35bc04fc7fa4929507210147339a6">EWM_MemMapPtr</a></div><div class="ttdeci">struct EWM_MemMap * EWM_MemMapPtr</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a67f74d54b4ea83300912bfd3fd13f69c"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a67f74d54b4ea83300912bfd3fd13f69c">FTFE_MemMap::FCCOB4</a></div><div class="ttdeci">uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9004</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a6107c55f4dba727e1a4e70f76acd7b20"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a6107c55f4dba727e1a4e70f76acd7b20">UART_MemMap::S2</a></div><div class="ttdeci">uint8_t S2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18016</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_ad664bbe0f8b53ee1e533727db4da3fb2"><div class="ttname"><a href="struct_p_i_t___mem_map.html#ad664bbe0f8b53ee1e533727db4da3fb2">PIT_MemMap::LDVAL</a></div><div class="ttdeci">uint32_t LDVAL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14220</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a6bc70391d95768a1b757bf17731f5f97"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a6bc70391d95768a1b757bf17731f5f97">SDHC_MemMap::IRQSTATEN</a></div><div class="ttdeci">uint32_t IRQSTATEN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15921</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a044d760d7129c74de25a8f82ea1b4624"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a044d760d7129c74de25a8f82ea1b4624">ETF_MemMap::CLAIMSET</a></div><div class="ttdeci">uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7936</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_aa8cce6d11c86d6e15a8dcb5df513627e"><div class="ttname"><a href="struct_n_f_c___mem_map.html#aa8cce6d11c86d6e15a8dcb5df513627e">NFC_MemMap::SR1</a></div><div class="ttdeci">uint32_t SR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12840</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da2b6fbe3e33af27e1b2d3bfeca88d1867"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2b6fbe3e33af27e1b2d3bfeca88d1867">INT_ENET_Transmit</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:237</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ad3fdbf296bf5056b5b5cbc525aa2941c"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ad3fdbf296bf5056b5b5cbc525aa2941c">DMA_MemMap::DCHPRI25</a></div><div class="ttdeci">uint8_t DCHPRI25</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4896</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a335c5db5d82d1fa32d63ab09d1e81a9f"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a335c5db5d82d1fa32d63ab09d1e81a9f">ENET_MemMap::IALR</a></div><div class="ttdeci">uint32_t IALR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6820</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_aa7e5faeb995f97f465296095ec696576"><div class="ttname"><a href="struct_c_a_n___mem_map.html#aa7e5faeb995f97f465296095ec696576">CAN_MemMap::CTRL1</a></div><div class="ttdeci">uint32_t CTRL1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1909</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a37be83627f6f5f7fb967292d2f53e294"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a37be83627f6f5f7fb967292d2f53e294">ENET_MemMap::ATPER</a></div><div class="ttdeci">uint32_t ATPER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6902</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a76b526a80deb41b702d98a8de996b9a6"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a76b526a80deb41b702d98a8de996b9a6">LCDC_MemMap::LPCCR</a></div><div class="ttdeci">uint32_t LPCCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10942</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a53393d8ce48a43bed1d5568561776a5c"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a53393d8ce48a43bed1d5568561776a5c">ETF_MemMap::PIDR7</a></div><div class="ttdeci">uint32_t PIDR7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7948</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a97d548f46a8b3fa3cd094dbbd5e579af"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a97d548f46a8b3fa3cd094dbbd5e579af">MCG_MemMap::S2</a></div><div class="ttdeci">uint8_t S2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12015</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a3b815cd903e7b828fd2b147aae5a77e1"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a3b815cd903e7b828fd2b147aae5a77e1">RTC_MemMap::MCHR</a></div><div class="ttdeci">uint32_t MCHR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15316</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_a44632f5cb66efc81e73970988a899334"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a44632f5cb66efc81e73970988a899334">NVIC_MemMap::ICER</a></div><div class="ttdeci">uint32_t ICER[4]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13330</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_a0d9951535d34de3707e889bc16f15cef"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#a0d9951535d34de3707e889bc16f15cef">AXBS_MemMap::MGPCR6</a></div><div class="ttdeci">uint32_t MGPCR6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1722</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_ac559d60e95112859062a4a5427ebbc61"><div class="ttname"><a href="struct_i2_s___mem_map.html#ac559d60e95112859062a4a5427ebbc61">I2S_MemMap::TCR5</a></div><div class="ttdeci">uint32_t TCR5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10322</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a3bd678a87a37ddd0a65afd0fcc4cc6d1"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a3bd678a87a37ddd0a65afd0fcc4cc6d1">ENET_MemMap::RMON_R_P64</a></div><div class="ttdeci">uint32_t RMON_R_P64</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6883</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a2b78edd16e6d046eb3399182216bf816"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a2b78edd16e6d046eb3399182216bf816">SIM_MemMap::FCFG1</a></div><div class="ttdeci">uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16452</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a748bc2765a5d7f9813e099dcfdf55980"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a748bc2765a5d7f9813e099dcfdf55980">DWT_MemMap::LSUCNT</a></div><div class="ttdeci">uint32_t LSUCNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6641</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_aa60cb9ab44ceaaee9f7487d64144c1d8"><div class="ttname"><a href="struct_f_p_b___mem_map.html#aa60cb9ab44ceaaee9f7487d64144c1d8">FPB_MemMap::PID0</a></div><div class="ttdeci">uint32_t PID0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8871</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da10a3678f7c931be2c0604e800bc36bec"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10a3678f7c931be2c0604e800bc36bec">INT_PIT3</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:232</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a529476b6d37196816091e756fb78dc7f"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a529476b6d37196816091e756fb78dc7f">USBHS_MemMap::EPCR</a></div><div class="ttdeci">uint32_t EPCR[3]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19371</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_a53c86a08f430dc915a312efe74ba83e6"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a53c86a08f430dc915a312efe74ba83e6">PORT_MemMap::ISFR</a></div><div class="ttdeci">uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14464</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a58ca70b30279c98af3471abe38280f01"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a58ca70b30279c98af3471abe38280f01">MCG_MemMap::C3</a></div><div class="ttdeci">uint8_t C3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11999</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_afefe4288aecf5a31ca6f6d64317eeb4b"><div class="ttname"><a href="struct_c_r_c___mem_map.html#afefe4288aecf5a31ca6f6d64317eeb4b">CRC_MemMap::GPOLYLL</a></div><div class="ttdeci">uint8_t GPOLYLL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3479</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a982add3aab22627b6a15f9bc0c056bc5"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a982add3aab22627b6a15f9bc0c056bc5">DDR_MemMap::CR51</a></div><div class="ttdeci">uint32_t CR51</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4053</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a51b6f129c0114441288747fbe336d1cb"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a51b6f129c0114441288747fbe336d1cb">MCG_MemMap::C12</a></div><div class="ttdeci">uint8_t C12</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12014</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a1073427a5d49856222f104cfccad7dc9"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a1073427a5d49856222f104cfccad7dc9">ETM_MemMap::CR</a></div><div class="ttdeci">uint32_t CR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8083</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daec90b420c5bf9b50edb40696f7320205"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daec90b420c5bf9b50edb40696f7320205">INT_SDHC</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:241</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a0ed9ad5240882ee853a4f4e8871c145f"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a0ed9ad5240882ee853a4f4e8871c145f">ETF_MemMap::PIDR0</a></div><div class="ttdeci">uint32_t PIDR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7949</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aa4563dd2afa7ab3ebe43fedd2d27fb23"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aa4563dd2afa7ab3ebe43fedd2d27fb23">ENET_MemMap::RMON_R_P_GTE2048</a></div><div class="ttdeci">uint32_t RMON_R_P_GTE2048</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6889</div></div>
<div class="ttc" id="struct_e_w_m___mem_map_html_a88293412bcc664b463f1fef25312c4ab"><div class="ttname"><a href="struct_e_w_m___mem_map.html#a88293412bcc664b463f1fef25312c4ab">EWM_MemMap::CMPH</a></div><div class="ttdeci">uint8_t CMPH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8297</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a51c6a21cb789c655257efe5796c7f503"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a51c6a21cb789c655257efe5796c7f503">SCB_MemMap::CFSR</a></div><div class="ttdeci">uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15585</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a3223f003731ed14e54ee3d9e77ee334c"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a3223f003731ed14e54ee3d9e77ee334c">FTM_MemMap::CnSC</a></div><div class="ttdeci">uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9255</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a5e8189de70defa55b4d4d50e42ac88d1"><div class="ttname"><a href="struct_i2_c___mem_map.html#a5e8189de70defa55b4d4d50e42ac88d1">I2C_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10097</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_a0dd1ccb32a70f4e5463d84acebc78cf0"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#a0dd1ccb32a70f4e5463d84acebc78cf0">LMEM_MemMap::PCCCVR</a></div><div class="ttdeci">uint32_t PCCCVR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11580</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html"><div class="ttname"><a href="struct_c_a_u___mem_map.html">CAU_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:2497</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_af2f4b9c2591e22c26c35cf21bf023f32"><div class="ttname"><a href="struct_e_t_b___mem_map.html#af2f4b9c2591e22c26c35cf21bf023f32">ETB_MemMap::ITATBCTR1</a></div><div class="ttdeci">uint32_t ITATBCTR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7752</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_af759f85ad62d7a7d8937391b0eb9f4d4"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#af759f85ad62d7a7d8937391b0eb9f4d4">ENET_MemMap::TGSR</a></div><div class="ttdeci">uint32_t TGSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6907</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a0ed846091be8a3e998d93d2bc45f78dd"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a0ed846091be8a3e998d93d2bc45f78dd">FTM_MemMap::FLTPOL</a></div><div class="ttdeci">uint32_t FLTPOL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9273</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a7b29420fd912f2263789017ce0b60b26"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a7b29420fd912f2263789017ce0b60b26">ENET_MemMap::RSEM</a></div><div class="ttdeci">uint32_t RSEM</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6831</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a32dbbd85f3b4630c96083416bf2a8255"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a32dbbd85f3b4630c96083416bf2a8255">CAU_MemMap::ROTL_CASR</a></div><div class="ttdeci">uint32_t ROTL_CASR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2520</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_afe00dccf260f10c5172a9cae5fb72d69"><div class="ttname"><a href="struct_f_t_m___mem_map.html#afe00dccf260f10c5172a9cae5fb72d69">FTM_MemMap::EXTTRIG</a></div><div class="ttdeci">uint32_t EXTTRIG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9266</div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html"><div class="ttname"><a href="struct_f_m_c___mem_map.html">FMC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:8570</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a2d33b2e232cec2b6947d34472530b7dc"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a2d33b2e232cec2b6947d34472530b7dc">DDR_MemMap::CR20</a></div><div class="ttdeci">uint32_t CR20</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4022</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_a04979c6bc6304d65c8eb943a841f147a"><div class="ttname"><a href="struct_n_f_c___mem_map.html#a04979c6bc6304d65c8eb943a841f147a">NFC_MemMap::RPT</a></div><div class="ttdeci">uint32_t RPT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12838</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_abea6e1649d554a8c0da79bdd0d59c42a"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#abea6e1649d554a8c0da79bdd0d59c42a">FTFE_MemMap::FCCOB0</a></div><div class="ttdeci">uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9000</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a9df319e9feb132fdd9caa55264acfc30"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a9df319e9feb132fdd9caa55264acfc30">USB_MemMap::FRMNUMH</a></div><div class="ttdeci">uint8_t FRMNUMH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18769</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_af238938251c1f5904a215c8a4ed1b74d"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#af238938251c1f5904a215c8a4ed1b74d">WDOG_MemMap::WINL</a></div><div class="ttdeci">uint16_t WINL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20165</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a5001a137aa37a5970e622219a5703956"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a5001a137aa37a5970e622219a5703956">SIM_MemMap::SCGC3</a></div><div class="ttdeci">uint32_t SCGC3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16445</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html">ENET_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:6796</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a1a53923b7f5f3565b3c23fcfacc76232"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a1a53923b7f5f3565b3c23fcfacc76232">FPB_MemMap::PID2</a></div><div class="ttdeci">uint32_t PID2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8873</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html"><div class="ttname"><a href="struct_s_p_i___mem_map.html">SPI_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:17085</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a576075e4d10859c84e48e7abc1e030aa"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a576075e4d10859c84e48e7abc1e030aa">DMA_MemMap::SEEI</a></div><div class="ttdeci">uint8_t SEEI</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4856</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a6b04904e930a16afe225f4b7d55f7101"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a6b04904e930a16afe225f4b7d55f7101">CAN_MemMap::RXFGMASK</a></div><div class="ttdeci">uint32_t RXFGMASK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1925</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_ad2ab5215879d349cf5de04bf268e23c1"><div class="ttname"><a href="struct_d_d_r___mem_map.html#ad2ab5215879d349cf5de04bf268e23c1">DDR_MemMap::CR41</a></div><div class="ttdeci">uint32_t CR41</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4043</div></div>
<div class="ttc" id="struct_p_m_c___mem_map_html_aa14a55a46cc237589d6c01ebf7676c2a"><div class="ttname"><a href="struct_p_m_c___mem_map.html#aa14a55a46cc237589d6c01ebf7676c2a">PMC_MemMap::REGSC</a></div><div class="ttdeci">uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14350</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_ab816b0540497796070202cd2f5bc10ed"><div class="ttname"><a href="struct_r_t_c___mem_map.html#ab816b0540497796070202cd2f5bc10ed">RTC_MemMap::TCR</a></div><div class="ttdeci">uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15308</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_aada5f006d1b63bfb573ec56cdf21e4bc"><div class="ttname"><a href="struct_t_s_i___mem_map.html#aada5f006d1b63bfb573ec56cdf21e4bc">TSI_MemMap::CNTR15</a></div><div class="ttdeci">uint32_t CNTR15</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17754</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a32641b62d548255bdf2164b457a2aaeb"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a32641b62d548255bdf2164b457a2aaeb">RTC_MemMap::TPR</a></div><div class="ttdeci">uint32_t TPR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15306</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_accf3cc2723054bbe32bb641e670d19e3"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#accf3cc2723054bbe32bb641e670d19e3">SDHC_MemMap::IRQSTAT</a></div><div class="ttdeci">uint32_t IRQSTAT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15920</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a5ad801f060851969c07a2c3f3a108ade"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a5ad801f060851969c07a2c3f3a108ade">FTM_MemMap::MOD</a></div><div class="ttdeci">uint32_t MOD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9253</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_afc89841d02aecd4cadeb60365f27db8d"><div class="ttname"><a href="struct_i2_s___mem_map.html#afc89841d02aecd4cadeb60365f27db8d">I2S_MemMap::TDR</a></div><div class="ttdeci">uint32_t TDR[2]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10324</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a05c71be888cd40a4d91c631260d684d7"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a05c71be888cd40a4d91c631260d684d7">RTC_MemMap::CR</a></div><div class="ttdeci">uint32_t CR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15309</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_af91fa67ecfbfa6eb2d20588bbf32215b"><div class="ttname"><a href="struct_e_t_m___mem_map.html#af91fa67ecfbfa6eb2d20588bbf32215b">ETM_MemMap::SR</a></div><div class="ttdeci">uint32_t SR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8087</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da37b3eefcf8c824797e677b3afd1ec55a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da37b3eefcf8c824797e677b3afd1ec55a">INT_UART2_RX_TX</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:210</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_ac28986f6535a563a5790cdde8b507166"><div class="ttname"><a href="struct_c_a_n___mem_map.html#ac28986f6535a563a5790cdde8b507166">CAN_MemMap::ESR2</a></div><div class="ttdeci">uint32_t ESR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1922</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a2212e1defac52c5c70f3d9f3fd04cd23"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a2212e1defac52c5c70f3d9f3fd04cd23">DDR_MemMap::CR37</a></div><div class="ttdeci">uint32_t CR37</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4039</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af288b352870f7e17dc689a85477818c4"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af288b352870f7e17dc689a85477818c4">DMA_MemMap::DCHPRI14</a></div><div class="ttdeci">uint8_t DCHPRI14</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4883</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_ac8b82633a9d8e06fbe1077ded0597ebe"><div class="ttname"><a href="struct_d_d_r___mem_map.html#ac8b82633a9d8e06fbe1077ded0597ebe">DDR_MemMap::CR50</a></div><div class="ttdeci">uint32_t CR50</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4052</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html"><div class="ttname"><a href="struct_u_s_b___mem_map.html">USB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:18734</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a2e3cebfbfb9d96766397a8a102b8c29c"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a2e3cebfbfb9d96766397a8a102b8c29c">UART_MemMap::C3</a></div><div class="ttdeci">uint8_t C3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18017</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab41af9ce3b3ea923751d3364aaa60839"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab41af9ce3b3ea923751d3364aaa60839">INT_DMA1_DMA17</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:162</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a0b6344d64165c3f2360510501654e1da"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a0b6344d64165c3f2360510501654e1da">DDR_MemMap::CR54</a></div><div class="ttdeci">uint32_t CR54</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4056</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da589090a03985303baa506b414592a489"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da589090a03985303baa506b414592a489">INT_CAN0_Bus_Off</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:191</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_acf5e684692c0a798b2c1e00266d2d144"><div class="ttname"><a href="struct_c_a_u___mem_map.html#acf5e684692c0a798b2c1e00266d2d144">CAU_MemMap::AESC_CA</a></div><div class="ttdeci">uint32_t AESC_CA[9]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2526</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_a10fb0324a394cc747b6f7d8b4c811b57"><div class="ttname"><a href="struct_p_d_b___mem_map.html#a10fb0324a394cc747b6f7d8b4c811b57">PDB_MemMap::SC</a></div><div class="ttdeci">uint32_t SC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13995</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a126961b83855f3145588def5bdcbaa86"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a126961b83855f3145588def5bdcbaa86">DDR_MemMap::CR40</a></div><div class="ttdeci">uint32_t CR40</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4042</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a9d411dd17e1bf0560d6a9537650a39b9"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a9d411dd17e1bf0560d6a9537650a39b9">CAU_MemMap::RADR_CASR</a></div><div class="ttdeci">uint32_t RADR_CASR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2512</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_af746c853a18c5e8910e556b32073f938"><div class="ttname"><a href="struct_n_v___mem_map.html#af746c853a18c5e8910e556b32073f938">NV_MemMap::BACKKEY2</a></div><div class="ttdeci">uint8_t BACKKEY2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13133</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_a2298f2d3e420d2c1fce42acf53f21162"><div class="ttname"><a href="struct_n_f_c___mem_map.html#a2298f2d3e420d2c1fce42acf53f21162">NFC_MemMap::DMACFG</a></div><div class="ttdeci">uint32_t DMACFG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12843</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a146115dd60e5e34ce6f1d8dc2b860877"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a146115dd60e5e34ce6f1d8dc2b860877">DAC_MemMap::SR</a></div><div class="ttdeci">uint8_t SR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3787</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_ad68f64d82524bb0b181a837967b8e248"><div class="ttname"><a href="struct_m_c_m___mem_map.html#ad68f64d82524bb0b181a837967b8e248">MCM_MemMap::PLASC</a></div><div class="ttdeci">uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12274</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a26953eae58da71780cda45c1027fc274"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a26953eae58da71780cda45c1027fc274">DDR_MemMap::CR55</a></div><div class="ttdeci">uint32_t CR55</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4057</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_af687bec25a698b31731350c05cd5ba05"><div class="ttname"><a href="struct_a_d_c___mem_map.html#af687bec25a698b31731350c05cd5ba05">ADC_MemMap::CV1</a></div><div class="ttdeci">uint32_t CV1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:317</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a7dfaed9b0dca763ce269813543c7bf83"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a7dfaed9b0dca763ce269813543c7bf83">ETB_MemMap::ITATBDATA0</a></div><div class="ttdeci">uint32_t ITATBDATA0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7750</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_aa99ffa54a462f1c42ea1feb2e5420c73"><div class="ttname"><a href="struct_d_m_a___mem_map.html#aa99ffa54a462f1c42ea1feb2e5420c73">DMA_MemMap::NBYTES_MLOFFYES</a></div><div class="ttdeci">uint32_t NBYTES_MLOFFYES</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4910</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_aac76a717b2aba2ccbf75e020cc71fb3e"><div class="ttname"><a href="struct_core_debug___mem_map.html#aac76a717b2aba2ccbf75e020cc71fb3e">CoreDebug_MemMap::base_DCRDR</a></div><div class="ttdeci">uint32_t base_DCRDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3697</div></div>
<div class="ttc" id="group___n_v_i_c___peripheral_html_ga685d87c766bb24fb3330aa8cc48fa0e7"><div class="ttname"><a href="group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7">NVIC_MemMapPtr</a></div><div class="ttdeci">struct NVIC_MemMap * NVIC_MemMapPtr</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ae81ff2b0a74594984022da3767a66b20"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ae81ff2b0a74594984022da3767a66b20">UART_MemMap::PRE</a></div><div class="ttdeci">uint8_t PRE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18053</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_a7d3d1a5913a28cfb4ca0e120ebf37087"><div class="ttname"><a href="struct_p_i_t___mem_map.html#a7d3d1a5913a28cfb4ca0e120ebf37087">PIT_MemMap::CVAL</a></div><div class="ttdeci">uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14221</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a185d2c4d405ba5af792d84b79491b64c"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a185d2c4d405ba5af792d84b79491b64c">TPIU_MemMap::PID6</a></div><div class="ttdeci">uint32_t PID6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17602</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a7eb8df4e43194dbd9f1d9bd4ab742cca"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a7eb8df4e43194dbd9f1d9bd4ab742cca">UART_MemMap::S1</a></div><div class="ttdeci">uint8_t S1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18015</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">INT_SPI0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:187</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html_a2a5d946bb55640fd179c4065937bea5c"><div class="ttname"><a href="struct_s_m_c___mem_map.html#a2a5d946bb55640fd179c4065937bea5c">SMC_MemMap::PMCTRL</a></div><div class="ttdeci">uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16975</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a8ea08c18d8bfde4540eaf4e11039837e"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a8ea08c18d8bfde4540eaf4e11039837e">LCDC_MemMap::LICR</a></div><div class="ttdeci">uint32_t LICR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10945</div></div>
<div class="ttc" id="group___l_c_d_c___peripheral_html_ga1c8cfa0904993c6824ce5630db14b104"><div class="ttname"><a href="group___l_c_d_c___peripheral.html#ga1c8cfa0904993c6824ce5630db14b104">LCDC_MemMapPtr</a></div><div class="ttdeci">struct LCDC_MemMap * LCDC_MemMapPtr</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ae4061f7766a366a84137bea8ad8ca0ae"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ae4061f7766a366a84137bea8ad8ca0ae">SIM_MemMap::MCR</a></div><div class="ttdeci">uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16460</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da49b28d6d845f1004840e5db8cb011ac4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da49b28d6d845f1004840e5db8cb011ac4">INT_PORTE</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:252</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_ae5221e565fed13a5f544c207c5f18843"><div class="ttname"><a href="struct_e_t_b___mem_map.html#ae5221e565fed13a5f544c207c5f18843">ETB_MemMap::LAR</a></div><div class="ttdeci">uint32_t LAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7760</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ae71447acacfe736236413a9872954541"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ae71447acacfe736236413a9872954541">ENET_MemMap::RMON_T_BC_PKT</a></div><div class="ttdeci">uint32_t RMON_T_BC_PKT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6845</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a35328e0ac868a1173f45025dfe9d064a"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a35328e0ac868a1173f45025dfe9d064a">SDHC_MemMap::DATPORT</a></div><div class="ttdeci">uint32_t DATPORT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15916</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a14ca29af4960a6588080acb71f62d5fa"><div class="ttname"><a href="struct_i2_c___mem_map.html#a14ca29af4960a6588080acb71f62d5fa">I2C_MemMap::SMB</a></div><div class="ttdeci">uint8_t SMB</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10100</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a2f114451bf05d53f6076180683097164"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a2f114451bf05d53f6076180683097164">ENET_MemMap::ATCOR</a></div><div class="ttdeci">uint32_t ATCOR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6903</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_a0ba8bc9ddb8de4ca001f205f32cdd626"><div class="ttname"><a href="struct_c_r_c___mem_map.html#a0ba8bc9ddb8de4ca001f205f32cdd626">CRC_MemMap::GPOLYLU</a></div><div class="ttdeci">uint8_t GPOLYLU</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3480</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a2320de82d9559e930bc71650b02993b7"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a2320de82d9559e930bc71650b02993b7">ADC_MemMap::CFG1</a></div><div class="ttdeci">uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:314</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a54750bb00df4679829c608f6ee23dadc"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a54750bb00df4679829c608f6ee23dadc">DMA_MemMap::DCHPRI27</a></div><div class="ttdeci">uint8_t DCHPRI27</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4894</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a4b3e618b1219f136bfd2e2846b1c1b1c"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a4b3e618b1219f136bfd2e2846b1c1b1c">ETF_MemMap::PIDR2</a></div><div class="ttdeci">uint32_t PIDR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7951</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daaab1f5790ca1ac94d0eeed1c77a75e70"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daaab1f5790ca1ac94d0eeed1c77a75e70">INT_CAN1_Wake_Up</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:203</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_a5dbb3963b38571b0de1d2db7bd89d46a"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#a5dbb3963b38571b0de1d2db7bd89d46a">WDOG_MemMap::REFRESH</a></div><div class="ttdeci">uint16_t REFRESH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20166</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a817203724ca73f53cc544f887eeabd27"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a817203724ca73f53cc544f887eeabd27">SPI_MemMap::TXFR3</a></div><div class="ttdeci">uint32_t TXFR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17104</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_af8040ed6eefc8200e2cb2564550481ab"><div class="ttname"><a href="struct_c_r_c___mem_map.html#af8040ed6eefc8200e2cb2564550481ab">CRC_MemMap::CRCHL</a></div><div class="ttdeci">uint8_t CRCHL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3468</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a6d7268a1bc80a6556ec3169866616a5a"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a6d7268a1bc80a6556ec3169866616a5a">ENET_MemMap::RACC</a></div><div class="ttdeci">uint32_t RACC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6841</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_ae37d0c89ef9e59676774e958d5e96153"><div class="ttname"><a href="struct_c_m_t___mem_map.html#ae37d0c89ef9e59676774e958d5e96153">CMT_MemMap::CGL2</a></div><div class="ttdeci">uint8_t CGL2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3290</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a0ba1ca981edcde8bf08accc593fa1f52"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a0ba1ca981edcde8bf08accc593fa1f52">ITM_MemMap::STIM_WRITE</a></div><div class="ttdeci">uint32_t STIM_WRITE[32]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10729</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a7fbf22cdf2affd3ab924be930a2e2ef6"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a7fbf22cdf2affd3ab924be930a2e2ef6">LCDC_MemMap::LHCR</a></div><div class="ttdeci">uint32_t LHCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10938</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_a78988c0aeb0693a231757a4cc164e1bf"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#a78988c0aeb0693a231757a4cc164e1bf">WDOG_MemMap::UNLOCK</a></div><div class="ttdeci">uint16_t UNLOCK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20167</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a28fe54037c53da17fa24c0b361dbdfa3"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a28fe54037c53da17fa24c0b361dbdfa3">SIM_MemMap::UIDH</a></div><div class="ttdeci">uint32_t UIDH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16454</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aa63b6cd61d17dda7d69bdc02c7f5204a"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aa63b6cd61d17dda7d69bdc02c7f5204a">ADC_MemMap::PG</a></div><div class="ttdeci">uint32_t PG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:322</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a326c171566746f11f9b808930253df85"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a326c171566746f11f9b808930253df85">ADC_MemMap::CLM3</a></div><div class="ttdeci">uint32_t CLM3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:335</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a9b684ca58668dd09b45347f5c341378a"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a9b684ca58668dd09b45347f5c341378a">USBHS_MemMap::BURSTSIZE</a></div><div class="ttdeci">uint32_t BURSTSIZE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19353</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a974cc9d286388361bc15ab95bc264671"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a974cc9d286388361bc15ab95bc264671">CAN_MemMap::ID</a></div><div class="ttdeci">uint32_t ID</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1930</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a7cca8cc873dc51b739a8f2a26b01cd22"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a7cca8cc873dc51b739a8f2a26b01cd22">ETB_MemMap::PIDR0</a></div><div class="ttdeci">uint32_t PIDR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7770</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html"><div class="ttname"><a href="struct_a_d_c___mem_map.html">ADC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:312</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_acfe268e8629b93af602c35ce7e917bf7"><div class="ttname"><a href="struct_c_r_c___mem_map.html#acfe268e8629b93af602c35ce7e917bf7">CRC_MemMap::CRC</a></div><div class="ttdeci">uint32_t CRC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3464</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a5892f2b025c43f875f1c88e3a8f6da30"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a5892f2b025c43f875f1c88e3a8f6da30">AIPS_MemMap::PACRO</a></div><div class="ttdeci">uint32_t PACRO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:741</div></div>
<div class="ttc" id="group___c_a_n___peripheral_html_gadc219505f1f3c5212d1e670b3d57d9b6"><div class="ttname"><a href="group___c_a_n___peripheral.html#gadc219505f1f3c5212d1e670b3d57d9b6">CAN_MemMapPtr</a></div><div class="ttdeci">struct CAN_MemMap * CAN_MemMapPtr</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a121a2d8da37c6ebf48cb82cedc2c2be7"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a121a2d8da37c6ebf48cb82cedc2c2be7">FPB_MemMap::CTRL</a></div><div class="ttdeci">uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8863</div></div>
<div class="ttc" id="group___p_d_b___peripheral_html_ga99a192ea14b33afb792a0de304e131be"><div class="ttname"><a href="group___p_d_b___peripheral.html#ga99a192ea14b33afb792a0de304e131be">PDB_MemMapPtr</a></div><div class="ttdeci">struct PDB_MemMap * PDB_MemMapPtr</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_aa76ae1b0e32e1bd9459d642326549adf"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#aa76ae1b0e32e1bd9459d642326549adf">LCDC_MemMap::LGWCR</a></div><div class="ttdeci">uint32_t LGWCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10954</div></div>
<div class="ttc" id="group___d_w_t___peripheral_html_ga8a09a1b28d871c18ae8c69f67af6d573"><div class="ttname"><a href="group___d_w_t___peripheral.html#ga8a09a1b28d871c18ae8c69f67af6d573">DWT_MemMapPtr</a></div><div class="ttdeci">struct DWT_MemMap * DWT_MemMapPtr</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ac11b0b7296f6e76f0d69fb0e87ced548"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ac11b0b7296f6e76f0d69fb0e87ced548">DMA_MemMap::DCHPRI3</a></div><div class="ttdeci">uint8_t DCHPRI3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4870</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ab6094b200bfd511ba0565eb3998d84a7"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ab6094b200bfd511ba0565eb3998d84a7">ENET_MemMap::IEEE_R_DROP</a></div><div class="ttdeci">uint32_t IEEE_R_DROP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6891</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ab857a4b0f285d775c06ab7cf96d96f26"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ab857a4b0f285d775c06ab7cf96d96f26">ENET_MemMap::MIBC</a></div><div class="ttdeci">uint32_t MIBC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6809</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a22b3d30edd2510d48809119a334deb5c"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a22b3d30edd2510d48809119a334deb5c">CAN_MemMap::ESR1</a></div><div class="ttdeci">uint32_t ESR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1916</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_aa3644755d5a3d7b9a8c01055452ebe39"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa3644755d5a3d7b9a8c01055452ebe39">USB_MemMap::PERID</a></div><div class="ttdeci">uint8_t PERID</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18735</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_afd5aa3cef3245893addeb55556e1ceff"><div class="ttname"><a href="struct_i2_c___mem_map.html#afd5aa3cef3245893addeb55556e1ceff">I2C_MemMap::SLTL</a></div><div class="ttdeci">uint8_t SLTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10103</div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html_ac0f1b1c2b2f2b70a90e02302add086f1"><div class="ttname"><a href="struct_m_p_u___mem_map.html#ac0f1b1c2b2f2b70a90e02302add086f1">MPU_MemMap::WORD</a></div><div class="ttdeci">uint32_t WORD[16][4]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12493</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a108405432abc40a34ccbb2c0d7ecfdb4"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a108405432abc40a34ccbb2c0d7ecfdb4">LLWU_MemMap::F2</a></div><div class="ttdeci">uint8_t F2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11333</div></div>
<div class="ttc" id="group___e_t_f___peripheral_html_ga3b20bc884bec4b23870d47a4e2f9a118"><div class="ttname"><a href="group___e_t_f___peripheral.html#ga3b20bc884bec4b23870d47a4e2f9a118">ETF_MemMapPtr</a></div><div class="ttdeci">struct ETF_MemMap * ETF_MemMapPtr</div></div>
<div class="ttc" id="group___w_d_o_g___peripheral_html_gaed99974fa14a19f21a8770728ff09af3"><div class="ttname"><a href="group___w_d_o_g___peripheral.html#gaed99974fa14a19f21a8770728ff09af3">WDOG_MemMapPtr</a></div><div class="ttdeci">struct WDOG_MemMap * WDOG_MemMapPtr</div></div>
<div class="ttc" id="struct_v_r_e_f___mem_map_html_a987ecd280eb0b25ff58841b304de2e1f"><div class="ttname"><a href="struct_v_r_e_f___mem_map.html#a987ecd280eb0b25ff58841b304de2e1f">VREF_MemMap::TRM</a></div><div class="ttdeci">uint8_t TRM</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20066</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html"><div class="ttname"><a href="struct_core_debug___mem_map.html">CoreDebug_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:3691</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a9f0f88f9e4c2bbb77d22f216cce40e7a"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a9f0f88f9e4c2bbb77d22f216cce40e7a">ETM_MemMap::TRACEIDR</a></div><div class="ttdeci">uint32_t TRACEIDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8104</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aa6e957027d8c505047cd58101bb784aa"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa6e957027d8c505047cd58101bb784aa">SCB_MemMap::CCR</a></div><div class="ttdeci">uint32_t CCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15580</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">INT_DAC0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:242</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html"><div class="ttname"><a href="struct_c_a_n___mem_map.html">CAN_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:1907</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a57e3932788931280ee70b7389c4b23f4"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a57e3932788931280ee70b7389c4b23f4">SCB_MemMap::BFAR</a></div><div class="ttdeci">uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15589</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">INT_PORTA</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:248</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a184325f5e5750f8e816b01aeed13d695"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a184325f5e5750f8e816b01aeed13d695">MCG_MemMap::C10</a></div><div class="ttdeci">uint8_t C10</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12012</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af959fbf83990ff94c7fa02b545b161c2"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af959fbf83990ff94c7fa02b545b161c2">DMA_MemMap::NBYTES_MLNO</a></div><div class="ttdeci">uint32_t NBYTES_MLNO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4908</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a944089b14b23cff0b4f8a16e13f8b9d6"><div class="ttname"><a href="struct_n_v___mem_map.html#a944089b14b23cff0b4f8a16e13f8b9d6">NV_MemMap::FPROT3</a></div><div class="ttdeci">uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13140</div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html_ad622198b50458bc09f401b83f5743e33"><div class="ttname"><a href="struct_f_m_c___mem_map.html#ad622198b50458bc09f401b83f5743e33">FMC_MemMap::DATA_LM</a></div><div class="ttdeci">uint32_t DATA_LM</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8581</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a3866d5fe438c9aeca7f50a30148aaee9"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a3866d5fe438c9aeca7f50a30148aaee9">LCDC_MemMap::LGWSR</a></div><div class="ttdeci">uint32_t LGWSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10950</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___mem_map_html_a6d1149f9d598e71d5f6d5cf12ab1a5d5"><div class="ttname"><a href="struct_u_s_b_d_c_d___mem_map.html#a6d1149f9d598e71d5f6d5cf12ab1a5d5">USBDCD_MemMap::CONTROL</a></div><div class="ttdeci">uint32_t CONTROL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19175</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_a101a3b427fd438fc5dd9069f9d3f31d6"><div class="ttname"><a href="struct_p_d_b___mem_map.html#a101a3b427fd438fc5dd9069f9d3f31d6">PDB_MemMap::DLY</a></div><div class="ttdeci">uint32_t DLY[2]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14002</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a23476132035d540710e6723105472ad2"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a23476132035d540710e6723105472ad2">USBHS_MemMap::ASYNCLISTADDR</a></div><div class="ttdeci">uint32_t ASYNCLISTADDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19349</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_ae5ac6a42d85914d2f739b5377734f87a"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#ae5ac6a42d85914d2f739b5377734f87a">WDOG_MemMap::TOVALH</a></div><div class="ttdeci">uint16_t TOVALH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20162</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___mem_map_html_abaa84a33ed5173cf08f87f3590a3f035"><div class="ttname"><a href="struct_u_s_b_d_c_d___mem_map.html#abaa84a33ed5173cf08f87f3590a3f035">USBDCD_MemMap::TIMER2</a></div><div class="ttdeci">uint32_t TIMER2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19181</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_a1067a671b702e7fac08c0733131e8454"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a1067a671b702e7fac08c0733131e8454">NVIC_MemMap::ISPR</a></div><div class="ttdeci">uint32_t ISPR[4]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13332</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_aebfebf464f9aa9fb6f7e67f96a972eb8"><div class="ttname"><a href="struct_d_d_r___mem_map.html#aebfebf464f9aa9fb6f7e67f96a972eb8">DDR_MemMap::CR39</a></div><div class="ttdeci">uint32_t CR39</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4041</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a3a3c0ec53723a865f6686bf4696800ba"><div class="ttname"><a href="struct_n_v___mem_map.html#a3a3c0ec53723a865f6686bf4696800ba">NV_MemMap::FOPT</a></div><div class="ttdeci">uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13145</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_afc576420775d6124f0ed3ced438ba89e"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#afc576420775d6124f0ed3ced438ba89e">ENET_MemMap::ATSTMP</a></div><div class="ttdeci">uint32_t ATSTMP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6905</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a61ec3534039e161c5c71ea7f290f23d5"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a61ec3534039e161c5c71ea7f290f23d5">LLWU_MemMap::PE4</a></div><div class="ttdeci">uint8_t PE4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11330</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a7b8d8ae0f052a3824d3b34dffdf471e0"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a7b8d8ae0f052a3824d3b34dffdf471e0">ADC_MemMap::CLM4</a></div><div class="ttdeci">uint32_t CLM4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:334</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a88ed266cdaa2d15139e5c836b3ffa220"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a88ed266cdaa2d15139e5c836b3ffa220">DDR_MemMap::CR58</a></div><div class="ttdeci">uint32_t CR58</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4060</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a70c724eb6523bbe1eedd98c71922cf65"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a70c724eb6523bbe1eedd98c71922cf65">ETF_MemMap::PIDR1</a></div><div class="ttdeci">uint32_t PIDR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7950</div></div>
<div class="ttc" id="group___i2_s___peripheral_html_ga13144089ddabdfb4b30ae97b2ac9c859"><div class="ttname"><a href="group___i2_s___peripheral.html#ga13144089ddabdfb4b30ae97b2ac9c859">I2S_MemMapPtr</a></div><div class="ttdeci">struct I2S_MemMap * I2S_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_aee80b184feed55cdc9d611672417d6e6"><div class="ttname"><a href="struct_e_t_f___mem_map.html#aee80b184feed55cdc9d611672417d6e6">ETF_MemMap::DEVID</a></div><div class="ttdeci">uint32_t DEVID</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7943</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___mem_map_html_aa8bcdbeba3cbd7a27281d317ba5484e9"><div class="ttname"><a href="struct_u_s_b_d_c_d___mem_map.html#aa8bcdbeba3cbd7a27281d317ba5484e9">USBDCD_MemMap::TIMER1</a></div><div class="ttdeci">uint32_t TIMER1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19180</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ad6c008e044af83f7411e51258f111c48"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ad6c008e044af83f7411e51258f111c48">SDHC_MemMap::XFERTYP</a></div><div class="ttdeci">uint32_t XFERTYP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15914</div></div>
<div class="ttc" id="group___s_d_h_c___peripheral_html_ga6da8531f7cf8afb4899b93b54ac58054"><div class="ttname"><a href="group___s_d_h_c___peripheral.html#ga6da8531f7cf8afb4899b93b54ac58054">SDHC_MemMapPtr</a></div><div class="ttdeci">struct SDHC_MemMap * SDHC_MemMapPtr</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ac5abb63ee92fd5bef99367385b258b20"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ac5abb63ee92fd5bef99367385b258b20">ADC_MemMap::CLP4</a></div><div class="ttdeci">uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:326</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html_a05f0c5c90722e5a1757c262c818d2462"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#a05f0c5c90722e5a1757c262c818d2462">LPTMR_MemMap::PSR</a></div><div class="ttdeci">uint32_t PSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11879</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a96dc184cb9f6ea6ba7b299b05c58d4ed"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a96dc184cb9f6ea6ba7b299b05c58d4ed">ETB_MemMap::TRG</a></div><div class="ttdeci">uint32_t TRG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7740</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a85a29fa5f53cb199fd980f61593d4c45"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a85a29fa5f53cb199fd980f61593d4c45">ETM_MemMap::ITTRIGOUT</a></div><div class="ttdeci">uint32_t ITTRIGOUT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8112</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da8ff209ed9deb3bc293a1ba6977907e86"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da8ff209ed9deb3bc293a1ba6977907e86">INT_UART0_ERR</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:207</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a5048e832d89ab50cad8978e9169bcb9d"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a5048e832d89ab50cad8978e9169bcb9d">ITM_MemMap::CID2</a></div><div class="ttdeci">uint32_t CID2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10751</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7b22028bd7f718d406acc36d36f1f761"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7b22028bd7f718d406acc36d36f1f761">INT_Watchdog</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:183</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab356b54906334923b8bf15c65d7e9b2d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab356b54906334923b8bf15c65d7e9b2d">INT_UART1_RX_TX</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:208</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a512db0326bf0cfd6896ddb5ee85d76ee"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a512db0326bf0cfd6896ddb5ee85d76ee">CAU_MemMap::ROTL_CAA</a></div><div class="ttdeci">uint32_t ROTL_CAA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2521</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a0f318dc0e65102cb79566d2b22f064b2"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a0f318dc0e65102cb79566d2b22f064b2">UART_MemMap::ED</a></div><div class="ttdeci">uint8_t ED</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18023</div></div>
<div class="ttc" id="struct_f_b___mem_map_html_a7a1e48a5fde6382a076243009f5c0846"><div class="ttname"><a href="struct_f_b___mem_map.html#a7a1e48a5fde6382a076243009f5c0846">FB_MemMap::CSCR</a></div><div class="ttdeci">uint32_t CSCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8404</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_aa67e4616f37a59b89df13691bf40f643"><div class="ttname"><a href="struct_c_a_u___mem_map.html#aa67e4616f37a59b89df13691bf40f643">CAU_MemMap::STR_CAA</a></div><div class="ttdeci">uint32_t STR_CAA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2505</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a2ea6ab8550283d6c27c79416fd767954"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a2ea6ab8550283d6c27c79416fd767954">USBHS_MemMap::HWTXBUF</a></div><div class="ttdeci">uint32_t HWTXBUF</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19323</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_af01a13d412cdc4037d95e27ac51c64bd"><div class="ttname"><a href="struct_e_t_m___mem_map.html#af01a13d412cdc4037d95e27ac51c64bd">ETM_MemMap::SYNCFR</a></div><div class="ttdeci">uint32_t SYNCFR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8096</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a29dbd40dd92aaf2fc1674f9f38ef1a5e"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a29dbd40dd92aaf2fc1674f9f38ef1a5e">ETB_MemMap::PIDR5</a></div><div class="ttdeci">uint32_t PIDR5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7767</div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html_adda036ea26ea5cc89d7957779c5680f0"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html#adda036ea26ea5cc89d7957779c5680f0">LPTMR_MemMap::CNR</a></div><div class="ttdeci">uint32_t CNR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11881</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_abbaa85c7a05b85324b82badaf5ccdada"><div class="ttname"><a href="struct_d_d_r___mem_map.html#abbaa85c7a05b85324b82badaf5ccdada">DDR_MemMap::CR18</a></div><div class="ttdeci">uint32_t CR18</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4020</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a9f8c3b9dcdcb9d2677b661fe2f8a5489"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a9f8c3b9dcdcb9d2677b661fe2f8a5489">TPIU_MemMap::CSPSR</a></div><div class="ttdeci">uint32_t CSPSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17577</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_ad40dd833ac37056f5341b692039a5f10"><div class="ttname"><a href="struct_s_i_m___mem_map.html#ad40dd833ac37056f5341b692039a5f10">SIM_MemMap::SCGC6</a></div><div class="ttdeci">uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16448</div></div>
<div class="ttc" id="struct_r_f_v_b_a_t___mem_map_html_a21ddc52aa162e182f22011520b5bf93b"><div class="ttname"><a href="struct_r_f_v_b_a_t___mem_map.html#a21ddc52aa162e182f22011520b5bf93b">RFVBAT_MemMap::REG</a></div><div class="ttdeci">uint32_t REG[8]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15083</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a4c4b96943ef98aa41f68416b2789d190"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a4c4b96943ef98aa41f68416b2789d190">UART_MemMap::TWFIFO</a></div><div class="ttdeci">uint8_t TWFIFO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18030</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a9b91ea535dc969f210119d1cad2a246e"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a9b91ea535dc969f210119d1cad2a246e">SPI_MemMap::PUSHR</a></div><div class="ttdeci">uint32_t PUSHR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17097</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ae8e1450bf44904b339a9d799f54f2847"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ae8e1450bf44904b339a9d799f54f2847">SDHC_MemMap::HTCAPBLT</a></div><div class="ttdeci">uint32_t HTCAPBLT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15924</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_ac7142d72a5d91e4b1b086c037d514559"><div class="ttname"><a href="struct_i2_s___mem_map.html#ac7142d72a5d91e4b1b086c037d514559">I2S_MemMap::RFR</a></div><div class="ttdeci">uint32_t RFR[2]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10339</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ae99b44e06b93a2b62451162abe0aae92"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ae99b44e06b93a2b62451162abe0aae92">ADC_MemMap::CLP1</a></div><div class="ttdeci">uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:329</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html_a3f2018b492fd4bc1d141a718d499e50f"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a3f2018b492fd4bc1d141a718d499e50f">SysTick_MemMap::RVR</a></div><div class="ttdeci">uint32_t RVR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17466</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a67a90891a4f2cf259db5e9b95b100d60"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a67a90891a4f2cf259db5e9b95b100d60">ENET_MemMap::RDSR</a></div><div class="ttdeci">uint32_t RDSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6826</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a661efbaf7200441e036619587dabaeb0"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a661efbaf7200441e036619587dabaeb0">ITM_MemMap::TER</a></div><div class="ttdeci">uint32_t TER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10732</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_afd105923b2815e01119a5bc195ceebd6"><div class="ttname"><a href="struct_s_i_m___mem_map.html#afd105923b2815e01119a5bc195ceebd6">SIM_MemMap::FCFG2</a></div><div class="ttdeci">uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16453</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_a94d5425758d6d4b2d3141a05603ff7d1"><div class="ttname"><a href="struct_p_d_b___mem_map.html#a94d5425758d6d4b2d3141a05603ff7d1">PDB_MemMap::INT</a></div><div class="ttdeci">uint32_t INT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14008</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ad79f464644f5998377c1a7f63fdaaa6c"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ad79f464644f5998377c1a7f63fdaaa6c">DMA_MemMap::ATTR</a></div><div class="ttdeci">uint16_t ATTR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4906</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a9456f8f8040c7789e37035dc19caee16"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a9456f8f8040c7789e37035dc19caee16">ENET_MemMap::ATINC</a></div><div class="ttdeci">uint32_t ATINC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6904</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a2b4d5fe9290dc96888a3c8361ff0b1cb"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a2b4d5fe9290dc96888a3c8361ff0b1cb">ETM_MemMap::PIDR1</a></div><div class="ttdeci">uint32_t PIDR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8133</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_acc214c47096aabf0332175c3ff1ad529"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#acc214c47096aabf0332175c3ff1ad529">ENET_MemMap::TCSR</a></div><div class="ttdeci">uint32_t TCSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6909</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_affcaa1a1fc60df475d41eee8c511bd4a"><div class="ttname"><a href="struct_d_d_r___mem_map.html#affcaa1a1fc60df475d41eee8c511bd4a">DDR_MemMap::CR47</a></div><div class="ttdeci">uint32_t CR47</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4049</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_aedfe0bcf944c983903be902a97a1f59a"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#aedfe0bcf944c983903be902a97a1f59a">AIPS_MemMap::PACRF</a></div><div class="ttdeci">uint32_t PACRF</div><div class="ttdef"><b>Definition:</b> MK70F12.h:732</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ac23c9991a1c144df8b3029e46e1a0c99"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ac23c9991a1c144df8b3029e46e1a0c99">UART_MemMap::C6</a></div><div class="ttdeci">uint8_t C6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18047</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a4bc0643c4d11f8c3db6275fdcc118d05"><div class="ttname"><a href="struct_i2_s___mem_map.html#a4bc0643c4d11f8c3db6275fdcc118d05">I2S_MemMap::RDR</a></div><div class="ttdeci">uint32_t RDR[2]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10337</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a4ed32f4e5db7b0ebe39bd635b26f0707"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a4ed32f4e5db7b0ebe39bd635b26f0707">USBHS_MemMap::TXFILLTUNING</a></div><div class="ttdeci">uint32_t TXFILLTUNING</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19354</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a19e2ddf391b1d9c03240be8267fdf781"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a19e2ddf391b1d9c03240be8267fdf781">SIM_MemMap::SOPT5</a></div><div class="ttdeci">uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16438</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a58d461cd26674ff3bce87778c4b54164"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a58d461cd26674ff3bce87778c4b54164">DWT_MemMap::PCSR</a></div><div class="ttdeci">uint32_t PCSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6643</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a3aab8170680196924f67d6810013bb88"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a3aab8170680196924f67d6810013bb88">UART_MemMap::RCFIFO</a></div><div class="ttdeci">uint8_t RCFIFO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18033</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a1db69b589f5bfc5faa12b9c54e7c8061"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a1db69b589f5bfc5faa12b9c54e7c8061">RTC_MemMap::IER</a></div><div class="ttdeci">uint32_t IER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15312</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a396bb8a0f5c7a9494f0cd0973e8a141d"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a396bb8a0f5c7a9494f0cd0973e8a141d">TPIU_MemMap::CID0</a></div><div class="ttdeci">uint32_t CID0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17608</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a1c0bbc031154c0fb2c335b4cffadb9e5"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a1c0bbc031154c0fb2c335b4cffadb9e5">ETB_MemMap::ITATBCTR2</a></div><div class="ttdeci">uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7751</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ab9bb7ecf57ffae10f969d3771994d87e"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ab9bb7ecf57ffae10f969d3771994d87e">ENET_MemMap::TCR</a></div><div class="ttdeci">uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6813</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a9c6bb1acae3c766482e230468863dcd6"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a9c6bb1acae3c766482e230468863dcd6">ETM_MemMap::CIDR3</a></div><div class="ttdeci">uint32_t CIDR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8139</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a73d4134257f7351180c72870359b2bbf"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a73d4134257f7351180c72870359b2bbf">TSI_MemMap::CNTR11</a></div><div class="ttdeci">uint32_t CNTR11</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17752</div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html_aceee42cbeff95639e3a10a33f88ecb02"><div class="ttname"><a href="struct_f_m_c___mem_map.html#aceee42cbeff95639e3a10a33f88ecb02">FMC_MemMap::TAGVD</a></div><div class="ttdeci">uint32_t TAGVD[4][4]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8575</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a13bdb8afba015908d30885298c47261c"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a13bdb8afba015908d30885298c47261c">DDR_MemMap::CR05</a></div><div class="ttdeci">uint32_t CR05</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4007</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a9ce85f6eadec6796348eea898eb0dff4"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a9ce85f6eadec6796348eea898eb0dff4">DMA_MemMap::DCHPRI0</a></div><div class="ttdeci">uint8_t DCHPRI0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4873</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html">LMEM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:11576</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a9e2a08fd3e016d4fed8f6011d07ca770"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a9e2a08fd3e016d4fed8f6011d07ca770">DDR_MemMap::CR00</a></div><div class="ttdeci">uint32_t CR00</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4002</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ab5a88bd570bf66e4186b2363c84bd015"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ab5a88bd570bf66e4186b2363c84bd015">DMA_MemMap::BITER_ELINKNO</a></div><div class="ttdeci">uint16_t BITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4922</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_ab72be9c808d3ff0a1e61da8c56f59289"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#ab72be9c808d3ff0a1e61da8c56f59289">FTFE_MemMap::FCCOB1</a></div><div class="ttdeci">uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8999</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_ac8a0419a834abb8966d8ca7d18384d7e"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#ac8a0419a834abb8966d8ca7d18384d7e">FTFE_MemMap::FCNFG</a></div><div class="ttdeci">uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8994</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a404d7b7ce01537cb61bbb7c2d2ec1de5"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a404d7b7ce01537cb61bbb7c2d2ec1de5">ETF_MemMap::LSR</a></div><div class="ttdeci">uint32_t LSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7940</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_ad1905c6966e1ac635348ce19d5c44ae9"><div class="ttname"><a href="struct_c_m_t___mem_map.html#ad1905c6966e1ac635348ce19d5c44ae9">CMT_MemMap::MSC</a></div><div class="ttdeci">uint8_t MSC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3292</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da31162f6d7e4a5315ebf60004e4f32ac5"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da31162f6d7e4a5315ebf60004e4f32ac5">INT_Mem_Manage_Fault</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:149</div></div>
<div class="ttc" id="group___m_c_m___peripheral_html_ga72e8bbe428d9410917903164d3a5f675"><div class="ttname"><a href="group___m_c_m___peripheral.html#ga72e8bbe428d9410917903164d3a5f675">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_MemMap * MCM_MemMapPtr</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html"><div class="ttname"><a href="struct_n_f_c___mem_map.html">NFC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:12832</div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html_a630fe34adeaf842dd4305530458005ba"><div class="ttname"><a href="struct_f_m_c___mem_map.html#a630fe34adeaf842dd4305530458005ba">FMC_MemMap::DATA_MU</a></div><div class="ttdeci">uint32_t DATA_MU</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8579</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a8ff6c84678887a89964218abe295b05f"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a8ff6c84678887a89964218abe295b05f">ETF_MemMap::CIDR3</a></div><div class="ttdeci">uint32_t CIDR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7956</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aa4046ccb0e21ae5ab27ece1c01b0f3e1"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aa4046ccb0e21ae5ab27ece1c01b0f3e1">ENET_MemMap::RMON_T_P1024TO2047</a></div><div class="ttdeci">uint32_t RMON_T_P1024TO2047</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6858</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a289eea9e2103e42ed73809a60b78a83c"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a289eea9e2103e42ed73809a60b78a83c">ETM_MemMap::CIDR0</a></div><div class="ttdeci">uint32_t CIDR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8136</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a3568c1640bf7dc0e1214cddcea1e8f0c"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a3568c1640bf7dc0e1214cddcea1e8f0c">UART_MemMap::D</a></div><div class="ttdeci">uint8_t D</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18018</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a9c1999a6a31be1422acd1d33f67f2a9e"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a9c1999a6a31be1422acd1d33f67f2a9e">CAU_MemMap::RADR_CA</a></div><div class="ttdeci">uint32_t RADR_CA[9]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2514</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">INT_I2C0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:185</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabb3ebe81db500b0e54e0d5f140522fec"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabb3ebe81db500b0e54e0d5f140522fec">INT_DMA4_DMA20</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:165</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_af6d96671be0c664042ec003595ac405e"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#af6d96671be0c664042ec003595ac405e">AIPS_MemMap::PACRP</a></div><div class="ttdeci">uint32_t PACRP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:742</div></div>
<div class="ttc" id="group___m_c_g___peripheral_html_ga1cb93dd00863c129e7753ec45a7c3563"><div class="ttname"><a href="group___m_c_g___peripheral.html#ga1cb93dd00863c129e7753ec45a7c3563">MCG_MemMapPtr</a></div><div class="ttdeci">struct MCG_MemMap * MCG_MemMapPtr</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_a8263ed8790e41b153858d933ec8c7fef"><div class="ttname"><a href="struct_n_f_c___mem_map.html#a8263ed8790e41b153858d933ec8c7fef">NFC_MemMap::SECSZ</a></div><div class="ttdeci">uint32_t SECSZ</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12845</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_aca8df6dc059f2ca8eb432f2f74a09149"><div class="ttname"><a href="struct_e_t_b___mem_map.html#aca8df6dc059f2ca8eb432f2f74a09149">ETB_MemMap::PIDR3</a></div><div class="ttdeci">uint32_t PIDR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7773</div></div>
<div class="ttc" id="group___u_s_b_h_s___peripheral_html_gad58a0f182a04a4f695b4e3f7043111a2"><div class="ttname"><a href="group___u_s_b_h_s___peripheral.html#gad58a0f182a04a4f695b4e3f7043111a2">USBHS_MemMapPtr</a></div><div class="ttdeci">struct USBHS_MemMap * USBHS_MemMapPtr</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_af599c211258a0c20323c3f482368fa05"><div class="ttname"><a href="struct_c_a_u___mem_map.html#af599c211258a0c20323c3f482368fa05">CAU_MemMap::ADR_CA</a></div><div class="ttdeci">uint32_t ADR_CA[9]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2510</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a0041ed999cf52d11eabf879c2167c353"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a0041ed999cf52d11eabf879c2167c353">ENET_MemMap::IEEE_T_OCTETS_OK</a></div><div class="ttdeci">uint32_t IEEE_T_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6872</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a949f49a34b644f4bfa1bd05a3ed00322"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a949f49a34b644f4bfa1bd05a3ed00322">RTC_MemMap::MCLR</a></div><div class="ttdeci">uint32_t MCLR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15315</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_aa3489d3c17a78186e56e52e2a6a13fd5"><div class="ttname"><a href="struct_n_f_c___mem_map.html#aa3489d3c17a78186e56e52e2a6a13fd5">NFC_MemMap::CAR</a></div><div class="ttdeci">uint32_t CAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12836</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_af24ed572a9a06cefc7c238c08e2aa332"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#af24ed572a9a06cefc7c238c08e2aa332">FTFE_MemMap::FOPT</a></div><div class="ttdeci">uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8996</div></div>
<div class="ttc" id="group___t_s_i___peripheral_html_gad1310fedc6b594554cdd760e371de570"><div class="ttname"><a href="group___t_s_i___peripheral.html#gad1310fedc6b594554cdd760e371de570">TSI_MemMapPtr</a></div><div class="ttdeci">struct TSI_MemMap * TSI_MemMapPtr</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_aefc602e5555ff9807f66ba8d67c214c0"><div class="ttname"><a href="struct_i2_c___mem_map.html#aefc602e5555ff9807f66ba8d67c214c0">I2C_MemMap::A1</a></div><div class="ttdeci">uint8_t A1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10092</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a0acebf95863ac9ae5ccbc9a87e48be62"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a0acebf95863ac9ae5ccbc9a87e48be62">ETM_MemMap::TRIGGER</a></div><div class="ttdeci">uint32_t TRIGGER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8085</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_ada0d6c32bb6a91e5edfcbbe7f37e6fd6"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#ada0d6c32bb6a91e5edfcbbe7f37e6fd6">TPIU_MemMap::FFSR</a></div><div class="ttdeci">uint32_t FFSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17583</div></div>
<div class="ttc" id="group___s_p_i___peripheral_html_ga7e4e9921e4d56bdbb10a04e77743ff5e"><div class="ttname"><a href="group___s_p_i___peripheral.html#ga7e4e9921e4d56bdbb10a04e77743ff5e">SPI_MemMapPtr</a></div><div class="ttdeci">struct SPI_MemMap * SPI_MemMapPtr</div></div>
<div class="ttc" id="struct_s_m_c___mem_map_html"><div class="ttname"><a href="struct_s_m_c___mem_map.html">SMC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:16973</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_adb8a4cbc6bff3380d9e817e5bb0e4fee"><div class="ttname"><a href="struct_s_p_i___mem_map.html#adb8a4cbc6bff3380d9e817e5bb0e4fee">SPI_MemMap::RXFR3</a></div><div class="ttdeci">uint32_t RXFR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17109</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_ae333e3fdb5adc42d26fa7a9b9c2014f4"><div class="ttname"><a href="struct_c_a_n___mem_map.html#ae333e3fdb5adc42d26fa7a9b9c2014f4">CAN_MemMap::ECR</a></div><div class="ttdeci">uint32_t ECR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1915</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">INT_USB0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:234</div></div>
<div class="ttc" id="group___p_i_t___peripheral_html_ga4efe9d2676c775562cb282254af9a937"><div class="ttname"><a href="group___p_i_t___peripheral.html#ga4efe9d2676c775562cb282254af9a937">PIT_MemMapPtr</a></div><div class="ttdeci">struct PIT_MemMap * PIT_MemMapPtr</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a1b71c0dea2679488ce2ba937ed68597a"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a1b71c0dea2679488ce2ba937ed68597a">TPIU_MemMap::PID7</a></div><div class="ttdeci">uint32_t PID7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17603</div></div>
<div class="ttc" id="struct_r_n_g___mem_map_html"><div class="ttname"><a href="struct_r_n_g___mem_map.html">RNG_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:15182</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a29c8fe336000ac0b40c05c444be3bc1b"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a29c8fe336000ac0b40c05c444be3bc1b">DAC_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3789</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html"><div class="ttname"><a href="struct_c_m_t___mem_map.html">CMT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:3286</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_ad6d790fea8e791ef5cda3685fe306a08"><div class="ttname"><a href="struct_n_v___mem_map.html#ad6d790fea8e791ef5cda3685fe306a08">NV_MemMap::BACKKEY0</a></div><div class="ttdeci">uint8_t BACKKEY0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13135</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a3018c26f66ee8dcd95b7d49e584ba52e"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a3018c26f66ee8dcd95b7d49e584ba52e">DDR_MemMap::CR14</a></div><div class="ttdeci">uint32_t CR14</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4016</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html">GPIO_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:9930</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_ad53398a7dd146307c3fc7aeb448a42b6"><div class="ttname"><a href="struct_c_a_u___mem_map.html#ad53398a7dd146307c3fc7aeb448a42b6">CAU_MemMap::LDR_CA</a></div><div class="ttdeci">uint32_t LDR_CA[9]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2502</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a16b10477073d1a3822d96ea9f65752fe"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a16b10477073d1a3822d96ea9f65752fe">FTM_MemMap::OUTMASK</a></div><div class="ttdeci">uint32_t OUTMASK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9263</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a8de06ecef5c15ac5c29f613d79c9e491"><div class="ttname"><a href="struct_n_v___mem_map.html#a8de06ecef5c15ac5c29f613d79c9e491">NV_MemMap::FEPROT</a></div><div class="ttdeci">uint8_t FEPROT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13146</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_ab092d215fb23493ba64935d87da1cf73"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#ab092d215fb23493ba64935d87da1cf73">FTFE_MemMap::FCCOB7</a></div><div class="ttdeci">uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9001</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_ab25032ed174621fec16ce7f0b797e251"><div class="ttname"><a href="struct_i_t_m___mem_map.html#ab25032ed174621fec16ce7f0b797e251">ITM_MemMap::PID4</a></div><div class="ttdeci">uint32_t PID4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10741</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a6784d9dce99cc4d0e04e4e527513c525"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a6784d9dce99cc4d0e04e4e527513c525">TSI_MemMap::CNTR3</a></div><div class="ttdeci">uint32_t CNTR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17748</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af60c241fd440397566335b20911e600e"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af60c241fd440397566335b20911e600e">DMA_MemMap::DCHPRI16</a></div><div class="ttdeci">uint8_t DCHPRI16</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4889</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a80ad19326e9bf7209c71d7955e4ef044"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a80ad19326e9bf7209c71d7955e4ef044">LLWU_MemMap::FILT1</a></div><div class="ttdeci">uint8_t FILT1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11335</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a2c0415fb23ffb715629c58275c606f4e"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a2c0415fb23ffb715629c58275c606f4e">DMA_MemMap::SADDR</a></div><div class="ttdeci">uint32_t SADDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4904</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a029c117ad9e471dc1a34bc9b2f6c66c6"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a029c117ad9e471dc1a34bc9b2f6c66c6">DMA_MemMap::DCHPRI4</a></div><div class="ttdeci">uint8_t DCHPRI4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4877</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a2f51d62adad266eff6d3e0fdd7c54d28"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a2f51d62adad266eff6d3e0fdd7c54d28">USBHS_MemMap::HCCPARAMS</a></div><div class="ttdeci">uint32_t HCCPARAMS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19334</div></div>
<div class="ttc" id="struct_p_m_c___mem_map_html"><div class="ttname"><a href="struct_p_m_c___mem_map.html">PMC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:14347</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_ad60c09cefe311e7809d9a57fad402f5c"><div class="ttname"><a href="struct_d_w_t___mem_map.html#ad60c09cefe311e7809d9a57fad402f5c">DWT_MemMap::FUNCTION</a></div><div class="ttdeci">uint32_t FUNCTION</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6647</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a14833f065ec123137ccce5ab873b5879"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a14833f065ec123137ccce5ab873b5879">GPIO_MemMap::PSOR</a></div><div class="ttdeci">uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9932</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a53d86f5153bce17f9927472da4fade5a"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a53d86f5153bce17f9927472da4fade5a">LLWU_MemMap::PE2</a></div><div class="ttdeci">uint8_t PE2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11328</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aafbaa0d0a4b79969877c9b84be8aaf7a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aafbaa0d0a4b79969877c9b84be8aaf7a">SCB_MemMap::ICSR</a></div><div class="ttdeci">uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15576</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a35556f165ac9acbd999b24ddc4d97f0b"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a35556f165ac9acbd999b24ddc4d97f0b">DDR_MemMap::CR17</a></div><div class="ttdeci">uint32_t CR17</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4019</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da86d2daf0a83f47905aec20b38d9bec9c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86d2daf0a83f47905aec20b38d9bec9c">INT_Reserved115</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:260</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html">USBHS_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:19318</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a63eddfbc250571ccb66870db72338ff3"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a63eddfbc250571ccb66870db72338ff3">ENET_MemMap::RMON_R_P512TO1023</a></div><div class="ttdeci">uint32_t RMON_R_P512TO1023</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6887</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aa327db1d9948595498fba43acc8d336b"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa327db1d9948595498fba43acc8d336b">SCB_MemMap::VTOR</a></div><div class="ttdeci">uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15577</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_ae403364ae54b1eb918a559349465a7a8"><div class="ttname"><a href="struct_e_t_f___mem_map.html#ae403364ae54b1eb918a559349465a7a8">ETF_MemMap::AUTHSTATUS</a></div><div class="ttdeci">uint32_t AUTHSTATUS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7941</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html"><div class="ttname"><a href="struct_e_t_b___mem_map.html">ETB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:7732</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a9275653d76493cec2822698ce68b4786"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a9275653d76493cec2822698ce68b4786">CAU_MemMap::AESC_CAA</a></div><div class="ttdeci">uint32_t AESC_CAA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2525</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a7d456ca4a3be9b4c083253fe2d30d404"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a7d456ca4a3be9b4c083253fe2d30d404">UART_MemMap::WP7816T1</a></div><div class="ttdeci">uint8_t WP7816T1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18040</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a1b8eeb87fa8308fe93200b6e82985c25"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a1b8eeb87fa8308fe93200b6e82985c25">ADC_MemMap::CLM0</a></div><div class="ttdeci">uint32_t CLM0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:338</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_aa7b42abfbe48ecbae7727e614304f2e5"><div class="ttname"><a href="struct_e_t_b___mem_map.html#aa7b42abfbe48ecbae7727e614304f2e5">ETB_MemMap::PIDR6</a></div><div class="ttdeci">uint32_t PIDR6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7768</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">INT_ADC0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:218</div></div>
<div class="ttc" id="group___d_m_a___peripheral_html_ga160c27c95a39a9791079b32fe7e843a1"><div class="ttname"><a href="group___d_m_a___peripheral.html#ga160c27c95a39a9791079b32fe7e843a1">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_MemMap * DMA_MemMapPtr</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a2f7285e167ba972adc7d760671b6cd94"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a2f7285e167ba972adc7d760671b6cd94">TPIU_MemMap::PID1</a></div><div class="ttdeci">uint32_t PID1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17605</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab770ca6312b074320b75c97147bae126"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab770ca6312b074320b75c97147bae126">INT_DMA13_DMA29</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:174</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a6520708827670dc2938e6cdec0264763"><div class="ttname"><a href="struct_i2_c___mem_map.html#a6520708827670dc2938e6cdec0264763">I2C_MemMap::FLT</a></div><div class="ttdeci">uint8_t FLT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10098</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_ad570cfba844f3beb44fb4f16d996b31a"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#ad570cfba844f3beb44fb4f16d996b31a">USBHS_MemMap::HCSPARAMS</a></div><div class="ttdeci">uint32_t HCSPARAMS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19333</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da774cac64805f508085fe8892dc9f99bd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da774cac64805f508085fe8892dc9f99bd">INT_CAN0_Error</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:192</div></div>
<div class="ttc" id="group___d_d_r___peripheral_html_gac9d35670854682dcae0e5ee573ce6144"><div class="ttname"><a href="group___d_d_r___peripheral.html#gac9d35670854682dcae0e5ee573ce6144">DDR_MemMapPtr</a></div><div class="ttdeci">struct DDR_MemMap * DDR_MemMapPtr</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a608779093b536cc0655b2624711e873d"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a608779093b536cc0655b2624711e873d">DDR_MemMap::CR36</a></div><div class="ttdeci">uint32_t CR36</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4038</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ad63449bac67967063a21e655cccb1d9e"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ad63449bac67967063a21e655cccb1d9e">ENET_MemMap::IEEE_T_MACERR</a></div><div class="ttdeci">uint32_t IEEE_T_MACERR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6868</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_aa8030cdf04fef86a5fd4b10f7686e5fa"><div class="ttname"><a href="struct_s_i_m___mem_map.html#aa8030cdf04fef86a5fd4b10f7686e5fa">SIM_MemMap::SOPT6</a></div><div class="ttdeci">uint32_t SOPT6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16439</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a98ceb21993839e209a3634870391b6a7"><div class="ttname"><a href="struct_i2_s___mem_map.html#a98ceb21993839e209a3634870391b6a7">I2S_MemMap::TCR3</a></div><div class="ttdeci">uint32_t TCR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10320</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a1bb1b3975dfcbbe78635e2d08b16553d"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a1bb1b3975dfcbbe78635e2d08b16553d">USB_MemMap::USBFRMADJUST</a></div><div class="ttdeci">uint8_t USBFRMADJUST</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18791</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a16e7aed31d05ac2b570308c208471959"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a16e7aed31d05ac2b570308c208471959">TSI_MemMap::CNTR5</a></div><div class="ttdeci">uint32_t CNTR5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17749</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ad4519a320afe549d5b275b534be9bc39"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ad4519a320afe549d5b275b534be9bc39">ADC_MemMap::CLMS</a></div><div class="ttdeci">uint32_t CLMS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:333</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a810941b10afea757173e9807b8ee28f6"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a810941b10afea757173e9807b8ee28f6">ENET_MemMap::FTRL</a></div><div class="ttdeci">uint32_t FTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6838</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a33c2b64aa493e8e381cd207ac9c6e8ec"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a33c2b64aa493e8e381cd207ac9c6e8ec">ENET_MemMap::TIPG</a></div><div class="ttdeci">uint32_t TIPG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6837</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a3c43d657acb03daee1a6abbb58206a56"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a3c43d657acb03daee1a6abbb58206a56">ADC_MemMap::PGA</a></div><div class="ttdeci">uint32_t PGA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:331</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_ab3581abb33e428126e7ec339e66514e4"><div class="ttname"><a href="struct_d_w_t___mem_map.html#ab3581abb33e428126e7ec339e66514e4">DWT_MemMap::CTRL</a></div><div class="ttdeci">uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6636</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a14ab276105c6080e182c2f53f33cdcc7"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a14ab276105c6080e182c2f53f33cdcc7">DDR_MemMap::CR63</a></div><div class="ttdeci">uint32_t CR63</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4065</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_a4968901505f61e2a98c9196a8ac7584b"><div class="ttname"><a href="struct_core_debug___mem_map.html#a4968901505f61e2a98c9196a8ac7584b">CoreDebug_MemMap::base_DHCSR_Read</a></div><div class="ttdeci">uint32_t base_DHCSR_Read</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3693</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html"><div class="ttname"><a href="struct_s_i_m___mem_map.html">SIM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:16431</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___mem_map_html_aecfb36e34db08abcd8984d10a9f87e7c"><div class="ttname"><a href="struct_u_s_b_d_c_d___mem_map.html#aecfb36e34db08abcd8984d10a9f87e7c">USBDCD_MemMap::TIMER0</a></div><div class="ttdeci">uint32_t TIMER0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19179</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a4c1e73e990e9c1b2db59498c66edf114"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a4c1e73e990e9c1b2db59498c66edf114">FTFE_MemMap::FCCOB6</a></div><div class="ttdeci">uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9002</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a933a94f14922497e04bd3178585e6288"><div class="ttname"><a href="struct_i2_s___mem_map.html#a933a94f14922497e04bd3178585e6288">I2S_MemMap::TCR4</a></div><div class="ttdeci">uint32_t TCR4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10321</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ae38469ea2957f2187c96c385ff66fa68"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ae38469ea2957f2187c96c385ff66fa68">DMA_MemMap::DCHPRI28</a></div><div class="ttdeci">uint8_t DCHPRI28</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4901</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_a837c289643f8cec958b1f01c086b558a"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a837c289643f8cec958b1f01c086b558a">PORT_MemMap::GPCLR</a></div><div class="ttdeci">uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14461</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_ad26f05e85cf69da9518f970a37bf8c39"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#ad26f05e85cf69da9518f970a37bf8c39">LMEM_MemMap::PSCCR</a></div><div class="ttdeci">uint32_t PSCCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11584</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a860e1c89b58a257cd4783a2c488360ee"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a860e1c89b58a257cd4783a2c488360ee">ETM_MemMap::DEVTYPE</a></div><div class="ttdeci">uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8127</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_af1dc0e0c5a179c7a8fda956060e0e4bc"><div class="ttname"><a href="struct_d_d_r___mem_map.html#af1dc0e0c5a179c7a8fda956060e0e4bc">DDR_MemMap::CR01</a></div><div class="ttdeci">uint32_t CR01</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4003</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">INT_Reserved7</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:152</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a1e78a98a5a2aca80d229f7c055dc9ff1"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a1e78a98a5a2aca80d229f7c055dc9ff1">DMA_MemMap::CERQ</a></div><div class="ttdeci">uint8_t CERQ</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4857</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_ac5caea67f9fed40ab8f183954f6401a8"><div class="ttname"><a href="struct_e_t_f___mem_map.html#ac5caea67f9fed40ab8f183954f6401a8">ETF_MemMap::LAR</a></div><div class="ttdeci">uint32_t LAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7939</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a6c07d3719b54b23926239b53919f36d2"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a6c07d3719b54b23926239b53919f36d2">ADC_MemMap::CLM1</a></div><div class="ttdeci">uint32_t CLM1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:337</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a453c3f0527c3c433b9c4b47e2e1f5c91"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a453c3f0527c3c433b9c4b47e2e1f5c91">CAU_MemMap::ADR_CAA</a></div><div class="ttdeci">uint32_t ADR_CAA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2509</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a760f1e1822f3943fa11d044d350d260f"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a760f1e1822f3943fa11d044d350d260f">DMA_MemMap::ERR</a></div><div class="ttdeci">uint32_t ERR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4866</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_ad90eef15bc61290af107c3d5871599a8"><div class="ttname"><a href="struct_c_a_u___mem_map.html#ad90eef15bc61290af107c3d5871599a8">CAU_MemMap::STR_CASR</a></div><div class="ttdeci">uint32_t STR_CASR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2504</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_ab92eb6630f7fe6309c605f0155c3a4c9"><div class="ttname"><a href="struct_s_p_i___mem_map.html#ab92eb6630f7fe6309c605f0155c3a4c9">SPI_MemMap::TCR</a></div><div class="ttdeci">uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17088</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">INT_Reserved8</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:153</div></div>
<div class="ttc" id="group___s_i_m___peripheral_html_ga708a122e8ca55082e0cf67cab6a77d02"><div class="ttname"><a href="group___s_i_m___peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_MemMap * SIM_MemMapPtr</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_ac2b68cfbc9aeab141d20ae8bd73cd169"><div class="ttname"><a href="struct_c_a_n___mem_map.html#ac2b68cfbc9aeab141d20ae8bd73cd169">CAN_MemMap::WORD0</a></div><div class="ttdeci">uint32_t WORD0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1931</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_ad396a1654fca8d4b350357ebcef159af"><div class="ttname"><a href="struct_s_p_i___mem_map.html#ad396a1654fca8d4b350357ebcef159af">SPI_MemMap::RXFR0</a></div><div class="ttdeci">uint32_t RXFR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17106</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a398eb38f0e2b4a9da6562e42ed7a40b3"><div class="ttname"><a href="struct_n_v___mem_map.html#a398eb38f0e2b4a9da6562e42ed7a40b3">NV_MemMap::BACKKEY7</a></div><div class="ttdeci">uint8_t BACKKEY7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13136</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a121e1947f3f7b40e9dd704fe35cd39d2"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a121e1947f3f7b40e9dd704fe35cd39d2">DWT_MemMap::PID3</a></div><div class="ttdeci">uint32_t PID3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6658</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a27ec00dc3be305a561fae9978fe799a2"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a27ec00dc3be305a561fae9978fe799a2">SDHC_MemMap::HOSTVER</a></div><div class="ttdeci">uint32_t HOSTVER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15934</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html"><div class="ttname"><a href="struct_sys_tick___mem_map.html">SysTick_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:17464</div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html_a7f9c813f610ff2ffa2027cec351b0b1f"><div class="ttname"><a href="struct_m_p_u___mem_map.html#a7f9c813f610ff2ffa2027cec351b0b1f">MPU_MemMap::RGDAAC</a></div><div class="ttdeci">uint32_t RGDAAC[16]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12495</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_adf26fb4a1039d9061d9a23093e1624f5"><div class="ttname"><a href="struct_i2_s___mem_map.html#adf26fb4a1039d9061d9a23093e1624f5">I2S_MemMap::RCSR</a></div><div class="ttdeci">uint32_t RCSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10330</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ae633a0daa87c4d55ec4f4b07a6a336cc"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ae633a0daa87c4d55ec4f4b07a6a336cc">ENET_MemMap::TAEM</a></div><div class="ttdeci">uint32_t TAEM</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6835</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_afe8b6945db421c7419c55322aa278565"><div class="ttname"><a href="struct_d_m_a___mem_map.html#afe8b6945db421c7419c55322aa278565">DMA_MemMap::DCHPRI30</a></div><div class="ttdeci">uint8_t DCHPRI30</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4899</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0bfc174dcb3d09bd307ef980a5fea54e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0bfc174dcb3d09bd307ef980a5fea54e">INT_CMT</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:226</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a79b7746489031d3b49004e1b2c400501"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a79b7746489031d3b49004e1b2c400501">DWT_MemMap::CID2</a></div><div class="ttdeci">uint32_t CID2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6661</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_acf9a92d3db15cc318551da316524d21b"><div class="ttname"><a href="struct_e_t_b___mem_map.html#acf9a92d3db15cc318551da316524d21b">ETB_MemMap::ITCTRL</a></div><div class="ttdeci">uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7755</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a349bdd8a75e6c745d35909b64cb9af2c"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a349bdd8a75e6c745d35909b64cb9af2c">DDR_MemMap::CR28</a></div><div class="ttdeci">uint32_t CR28</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4030</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a9f17398ec3278c30924dd797dea9788a"><div class="ttname"><a href="struct_i2_c___mem_map.html#a9f17398ec3278c30924dd797dea9788a">I2C_MemMap::RA</a></div><div class="ttdeci">uint8_t RA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10099</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a163a112733db4f36b2efceb85179a846"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a163a112733db4f36b2efceb85179a846">USBHS_MemMap::GPTIMER0LD</a></div><div class="ttdeci">uint32_t GPTIMER0LD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19326</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a25f602259e8235c0a7d5a95d27a0ad8d"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a25f602259e8235c0a7d5a95d27a0ad8d">ETF_MemMap::ITATBCTR0</a></div><div class="ttdeci">uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7932</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_ab897251ee30cb234786a0f0a305f4620"><div class="ttname"><a href="struct_c_r_c___mem_map.html#ab897251ee30cb234786a0f0a305f4620">CRC_MemMap::GPOLY</a></div><div class="ttdeci">uint32_t GPOLY</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3477</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ae615bad0b39c73a03fdebeb83f4beb91"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ae615bad0b39c73a03fdebeb83f4beb91">ADC_MemMap::MG</a></div><div class="ttdeci">uint32_t MG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:323</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a39e43e095bcede35c4bf025dece20143"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a39e43e095bcede35c4bf025dece20143">DDR_MemMap::CR46</a></div><div class="ttdeci">uint32_t CR46</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4048</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a1fdb9e53b8cfaec93d305731ae79bead"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a1fdb9e53b8cfaec93d305731ae79bead">ENET_MemMap::RMON_T_P512TO1023</a></div><div class="ttdeci">uint32_t RMON_T_P512TO1023</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6857</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a5db95193522f0312b7e88a1018a7f59a"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a5db95193522f0312b7e88a1018a7f59a">DDR_MemMap::CR32</a></div><div class="ttdeci">uint32_t CR32</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4034</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html">FTFE_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:8992</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a0cb46a60ee6f66278066bd85b782756c"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a0cb46a60ee6f66278066bd85b782756c">ENET_MemMap::RAEM</a></div><div class="ttdeci">uint32_t RAEM</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6832</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a460cfa793e76472e96f64649fc093ac4"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a460cfa793e76472e96f64649fc093ac4">DDR_MemMap::CR31</a></div><div class="ttdeci">uint32_t CR31</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4033</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html">WDOG_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:20159</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a3acaffbe8a6ec6cf0ba28d9e77a52aca"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a3acaffbe8a6ec6cf0ba28d9e77a52aca">DMA_MemMap::CSR</a></div><div class="ttdeci">uint16_t CSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4920</div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html_a01933bea5d005bf126ea2e0345518763"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html#a01933bea5d005bf126ea2e0345518763">GPIO_MemMap::PDIR</a></div><div class="ttdeci">uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9935</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_ab05302bfcc5f26e258870c56bbdb52b8"><div class="ttname"><a href="struct_d_a_c___mem_map.html#ab05302bfcc5f26e258870c56bbdb52b8">DAC_MemMap::DATH</a></div><div class="ttdeci">uint8_t DATH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3785</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_afbd33089148cbb97dedff82c1c91c46d"><div class="ttname"><a href="struct_p_d_b___mem_map.html#afbd33089148cbb97dedff82c1c91c46d">PDB_MemMap::S</a></div><div class="ttdeci">uint32_t S</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14001</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a0b39a99cbc5776452682f777ac30b44e"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a0b39a99cbc5776452682f777ac30b44e">FPB_MemMap::PID6</a></div><div class="ttdeci">uint32_t PID6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8869</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_aa687c8b47cdcef18890cac689de49a17"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#aa687c8b47cdcef18890cac689de49a17">LCDC_MemMap::LVPWR</a></div><div class="ttdeci">uint32_t LVPWR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10933</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a93d4a444c27eba9b9d8939e52440e8e8"><div class="ttname"><a href="struct_n_v___mem_map.html#a93d4a444c27eba9b9d8939e52440e8e8">NV_MemMap::FPROT0</a></div><div class="ttdeci">uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13143</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a6c8a55400c2b32d7018d37b23a6f3ec1"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a6c8a55400c2b32d7018d37b23a6f3ec1">ADC_MemMap::CLPS</a></div><div class="ttdeci">uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:325</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a084d9f4d6b483f57a07d844cf1bf18d7"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a084d9f4d6b483f57a07d844cf1bf18d7">ETB_MemMap::CIDR0</a></div><div class="ttdeci">uint32_t CIDR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7774</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a0150c1ad073843276caf61c950794c17"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a0150c1ad073843276caf61c950794c17">UART_MemMap::MA1</a></div><div class="ttdeci">uint8_t MA1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18019</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a0f61ba79429b1dbdfe3a3a98830393d9"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a0f61ba79429b1dbdfe3a3a98830393d9">LCDC_MemMap::LPCR</a></div><div class="ttdeci">uint32_t LPCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10937</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a9a4fc7f05bf39e47ce0bd8842a49ce2f"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a9a4fc7f05bf39e47ce0bd8842a49ce2f">CAN_MemMap::IFLAG1</a></div><div class="ttdeci">uint32_t IFLAG1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1920</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da77ca820e6ed903fc7b97d7da908a3879"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da77ca820e6ed903fc7b97d7da908a3879">INT_DMA12_DMA28</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:173</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_ad893993c7fca4a17b0e50d48283dc8a4"><div class="ttname"><a href="struct_e_t_f___mem_map.html#ad893993c7fca4a17b0e50d48283dc8a4">ETF_MemMap::FCR</a></div><div class="ttdeci">uint32_t FCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7926</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_acee1602a05a1ef894cf13144755ade08"><div class="ttname"><a href="struct_d_m_a___mem_map.html#acee1602a05a1ef894cf13144755ade08">DMA_MemMap::NBYTES_MLOFFNO</a></div><div class="ttdeci">uint32_t NBYTES_MLOFFNO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4909</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a635a1d1269e342c592757d49b5073507"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a635a1d1269e342c592757d49b5073507">ENET_MemMap::MSCR</a></div><div class="ttdeci">uint32_t MSCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6807</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ab602231c6f6dc6b5a5ca439f69440251"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ab602231c6f6dc6b5a5ca439f69440251">DMA_MemMap::INT</a></div><div class="ttdeci">uint32_t INT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4864</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a7d749b910777a6b67ea94f2379c628ee"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a7d749b910777a6b67ea94f2379c628ee">MCM_MemMap::PLAMC</a></div><div class="ttdeci">uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12275</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a1792ec66ee609674ea272871f5abcf1c"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a1792ec66ee609674ea272871f5abcf1c">TSI_MemMap::CNTR9</a></div><div class="ttdeci">uint32_t CNTR9</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17751</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a38710acc7d8645341d7555a75e15b3e7"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a38710acc7d8645341d7555a75e15b3e7">DDR_MemMap::CR03</a></div><div class="ttdeci">uint32_t CR03</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4005</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da41f0c4c975b5fb6a9b7a74b66d4dca25"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da41f0c4c975b5fb6a9b7a74b66d4dca25">INT_NFC</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:256</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html_a8c2e7ea3f41f7b867578fdec48b4dacc"><div class="ttname"><a href="struct_d_a_c___mem_map.html#a8c2e7ea3f41f7b867578fdec48b4dacc">DAC_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3790</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_a3251aaf1799b7c991993412230df664b"><div class="ttname"><a href="struct_c_m_t___mem_map.html#a3251aaf1799b7c991993412230df664b">CMT_MemMap::CGL1</a></div><div class="ttdeci">uint8_t CGL1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3288</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_abb9113fced941f9af402d501dd6dc301"><div class="ttname"><a href="struct_u_s_b___mem_map.html#abb9113fced941f9af402d501dd6dc301">USB_MemMap::BDTPAGE2</a></div><div class="ttdeci">uint8_t BDTPAGE2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18775</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a3a0b8c211ff4b16a8a82d63c2ce98a1f"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a3a0b8c211ff4b16a8a82d63c2ce98a1f">CAU_MemMap::AESIC_CAA</a></div><div class="ttdeci">uint32_t AESIC_CAA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2529</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_ac41c2c8d78aa8c7bf579da2e2b587a76"><div class="ttname"><a href="struct_i_t_m___mem_map.html#ac41c2c8d78aa8c7bf579da2e2b587a76">ITM_MemMap::CID1</a></div><div class="ttdeci">uint32_t CID1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10750</div></div>
<div class="ttc" id="group___p_m_c___peripheral_html_ga0e73f22a2fa26cbb012851719e34812e"><div class="ttname"><a href="group___p_m_c___peripheral.html#ga0e73f22a2fa26cbb012851719e34812e">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_MemMap * PMC_MemMapPtr</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ab6612fcc8e4f43ebae15982f6da2b567"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ab6612fcc8e4f43ebae15982f6da2b567">UART_MemMap::MA2</a></div><div class="ttdeci">uint8_t MA2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18020</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a26263655b9382b2ecd3d86954b36aaed"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a26263655b9382b2ecd3d86954b36aaed">UART_MemMap::TIDT</a></div><div class="ttdeci">uint8_t TIDT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18063</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_acb4d1261ff3c34b54bc5c14496f742ac"><div class="ttname"><a href="struct_n_f_c___mem_map.html#acb4d1261ff3c34b54bc5c14496f742ac">NFC_MemMap::SWAP</a></div><div class="ttdeci">uint32_t SWAP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12844</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_ae96e284d7e6ec36cb87d0431588c489d"><div class="ttname"><a href="struct_i2_s___mem_map.html#ae96e284d7e6ec36cb87d0431588c489d">I2S_MemMap::RCR3</a></div><div class="ttdeci">uint32_t RCR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10333</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a5a6edd9cc85f5b822067daf101cb67b3"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a5a6edd9cc85f5b822067daf101cb67b3">FTFE_MemMap::FPROT1</a></div><div class="ttdeci">uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9011</div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html_aada7844acbf37325b398320ad59b2049"><div class="ttname"><a href="struct_m_p_u___mem_map.html#aada7844acbf37325b398320ad59b2049">MPU_MemMap::EDR</a></div><div class="ttdeci">uint32_t EDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12490</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a0a3c9777e2dc6450d432235b772eddda"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a0a3c9777e2dc6450d432235b772eddda">SDHC_MemMap::BLKATTR</a></div><div class="ttdeci">uint32_t BLKATTR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15912</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a98ff4d7ab9c41c673ee41053dc484447"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a98ff4d7ab9c41c673ee41053dc484447">USB_MemMap::CONTROL</a></div><div class="ttdeci">uint8_t CONTROL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18787</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_abbda47481fef54f3ab340fec07c8b809"><div class="ttname"><a href="struct_p_d_b___mem_map.html#abbda47481fef54f3ab340fec07c8b809">PDB_MemMap::IDLY</a></div><div class="ttdeci">uint32_t IDLY</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13998</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a8d4c0aeaadfcd877cbaf9ad7adc7828e"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a8d4c0aeaadfcd877cbaf9ad7adc7828e">DMA_MemMap::DCHPRI7</a></div><div class="ttdeci">uint8_t DCHPRI7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4874</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a43388b5bf30b9bf24297057d30ac0596"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a43388b5bf30b9bf24297057d30ac0596">UART_MemMap::WB</a></div><div class="ttdeci">uint8_t WB</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18056</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_ae0d902ef484de4b08fb15ac3bb335cc4"><div class="ttname"><a href="struct_i2_s___mem_map.html#ae0d902ef484de4b08fb15ac3bb335cc4">I2S_MemMap::MCR</a></div><div class="ttdeci">uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10343</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a267271b4e2d7ad48cba1614440c741fb"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a267271b4e2d7ad48cba1614440c741fb">TPIU_MemMap::TRIGGER</a></div><div class="ttdeci">uint32_t TRIGGER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17587</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_af6f0d11fd84c4cb0be68adb569f3f578"><div class="ttname"><a href="struct_i2_s___mem_map.html#af6f0d11fd84c4cb0be68adb569f3f578">I2S_MemMap::RCR4</a></div><div class="ttdeci">uint32_t RCR4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10334</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a9c86b62f691869178b490b1641d83afe"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a9c86b62f691869178b490b1641d83afe">TPIU_MemMap::PID2</a></div><div class="ttdeci">uint32_t PID2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17606</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a602f30df3465d79b420243aaf1d51030"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a602f30df3465d79b420243aaf1d51030">LCDC_MemMap::LIER</a></div><div class="ttdeci">uint32_t LIER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10946</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a190e1e7ffbcf9b1b6c6d543aa4e1fbc4"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a190e1e7ffbcf9b1b6c6d543aa4e1fbc4">ETM_MemMap::TECR1</a></div><div class="ttdeci">uint32_t TECR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8091</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a660f8b71409e54e6e4657b53e6b9fd3c"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a660f8b71409e54e6e4657b53e6b9fd3c">FTFE_MemMap::FPROT3</a></div><div class="ttdeci">uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9009</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a6c77f6b67fa1eccf3549bcf27933f5e7"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a6c77f6b67fa1eccf3549bcf27933f5e7">ADC_MemMap::CLP3</a></div><div class="ttdeci">uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:327</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a60b8b2dca489117a38ffb151a9811a16"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a60b8b2dca489117a38ffb151a9811a16">SIM_MemMap::SCGC1</a></div><div class="ttdeci">uint32_t SCGC1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16443</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">INT_Hard_Fault</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:148</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a329d4e3cc86aa6064657bb9a37096e31"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a329d4e3cc86aa6064657bb9a37096e31">ETB_MemMap::FFSR</a></div><div class="ttdeci">uint32_t FFSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7744</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_aa2013cbf54568a1ed52cd6205b4b0b35"><div class="ttname"><a href="struct_n_v___mem_map.html#aa2013cbf54568a1ed52cd6205b4b0b35">NV_MemMap::BACKKEY6</a></div><div class="ttdeci">uint8_t BACKKEY6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13137</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_ac86692174133a7cdd0e1700d91b2dc2a"><div class="ttname"><a href="struct_d_d_r___mem_map.html#ac86692174133a7cdd0e1700d91b2dc2a">DDR_MemMap::CR22</a></div><div class="ttdeci">uint32_t CR22</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4024</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga5f3656e2a154b64aa378a2f3856c3a8d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">IRQInterruptIndex</a></div><div class="ttdeci">IRQInterruptIndex</div><div class="ttdef"><b>Definition:</b> MK70F12.h:144</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html">UART_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:18010</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a23262d41b8f4edae108e4c553c81768e"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a23262d41b8f4edae108e4c553c81768e">USBHS_MemMap::EPSR</a></div><div class="ttdeci">uint32_t EPSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19368</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a56a0eb82e4a9a4efbf99c59b6bb61e36"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a56a0eb82e4a9a4efbf99c59b6bb61e36">DMA_MemMap::DCHPRI31</a></div><div class="ttdeci">uint8_t DCHPRI31</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4898</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">INT_MCG</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:245</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a2c8b019b70ddbec18c4ee65fa670f6f7"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a2c8b019b70ddbec18c4ee65fa670f6f7">ETM_MemMap::PIDR6</a></div><div class="ttdeci">uint32_t PIDR6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8130</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a8ac3a3b8dd23fb279640b98a95fb796a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a8ac3a3b8dd23fb279640b98a95fb796a">SCB_MemMap::SHPR3</a></div><div class="ttdeci">uint32_t SHPR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15583</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_a259dc7b16cc8f12022cb6a5befb1660c"><div class="ttname"><a href="struct_p_d_b___mem_map.html#a259dc7b16cc8f12022cb6a5befb1660c">PDB_MemMap::POEN</a></div><div class="ttdeci">uint32_t POEN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14011</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a446ff3dd57fdb7ef19dcb892d05455a7"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a446ff3dd57fdb7ef19dcb892d05455a7">ETB_MemMap::AUTHSTATUS</a></div><div class="ttdeci">uint32_t AUTHSTATUS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7762</div></div>
<div class="ttc" id="struct_f_b___mem_map_html"><div class="ttname"><a href="struct_f_b___mem_map.html">FB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:8400</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_a3fec559e64d6d6210cbecbbb8368adda"><div class="ttname"><a href="struct_c_m_t___mem_map.html#a3fec559e64d6d6210cbecbbb8368adda">CMT_MemMap::DMA</a></div><div class="ttdeci">uint8_t DMA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3298</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a5ee5a8f31c77bbd35f1bb5f7a1f92c59"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a5ee5a8f31c77bbd35f1bb5f7a1f92c59">AIPS_MemMap::MPRA</a></div><div class="ttdeci">uint32_t MPRA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:724</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a2f39b32471bec36efac6c1d2eacfc9b1"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a2f39b32471bec36efac6c1d2eacfc9b1">DDR_MemMap::CR11</a></div><div class="ttdeci">uint32_t CR11</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4013</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html"><div class="ttname"><a href="struct_c_r_c___mem_map.html">CRC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:3458</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_ad874550db74efbacd41af6fecb4f3f76"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#ad874550db74efbacd41af6fecb4f3f76">FTFE_MemMap::FPROT0</a></div><div class="ttdeci">uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9012</div></div>
<div class="ttc" id="group___u_s_b___peripheral_html_gaabd989a49827dc34abb5de32732f4125"><div class="ttname"><a href="group___u_s_b___peripheral.html#gaabd989a49827dc34abb5de32732f4125">USB_MemMapPtr</a></div><div class="ttdeci">struct USB_MemMap * USB_MemMapPtr</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_aef253853dccb165217b00da5fbe3b95f"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#aef253853dccb165217b00da5fbe3b95f">LCDC_MemMap::LGWDCR</a></div><div class="ttdeci">uint32_t LGWDCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10955</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dac55840ac2925ecc6b5867656c448b321"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac55840ac2925ecc6b5867656c448b321">INT_UART5_RX_TX</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:216</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a34d81bddad51a7dcdbf76548b3809d82"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a34d81bddad51a7dcdbf76548b3809d82">TPIU_MemMap::FFCR</a></div><div class="ttdeci">uint32_t FFCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17584</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab90361256e15813b8025de4fe3482aac"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab90361256e15813b8025de4fe3482aac">INT_DMA9_DMA25</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:170</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a4bfc2aa5a849643e32da3612393f5b2b"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a4bfc2aa5a849643e32da3612393f5b2b">DMA_MemMap::DCHPRI5</a></div><div class="ttdeci">uint8_t DCHPRI5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4876</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_aa06064731318366c51bc3ee552491070"><div class="ttname"><a href="struct_c_a_n___mem_map.html#aa06064731318366c51bc3ee552491070">CAN_MemMap::IFLAG2</a></div><div class="ttdeci">uint32_t IFLAG2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1919</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a52b2dd69044a5f8c990749c314664ae1"><div class="ttname"><a href="struct_i2_s___mem_map.html#a52b2dd69044a5f8c990749c314664ae1">I2S_MemMap::TMR</a></div><div class="ttdeci">uint32_t TMR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10328</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a4c51938d27cc66f0d060c66ec7089ec7"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a4c51938d27cc66f0d060c66ec7089ec7">DMA_MemMap::ES</a></div><div class="ttdeci">uint32_t ES</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4850</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da2850d5453e0a07c821491d2c73f7c00e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2850d5453e0a07c821491d2c73f7c00e">INT_MCM</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:178</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_ad4e4dbcd884a2b52af7dbef17817f12e"><div class="ttname"><a href="struct_i2_c___mem_map.html#ad4e4dbcd884a2b52af7dbef17817f12e">I2C_MemMap::A2</a></div><div class="ttdeci">uint8_t A2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10101</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_ad09ed41fc08aebfa2c29e217afcf9a93"><div class="ttname"><a href="struct_d_w_t___mem_map.html#ad09ed41fc08aebfa2c29e217afcf9a93">DWT_MemMap::CPICNT</a></div><div class="ttdeci">uint32_t CPICNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6638</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_a47bce5f5c4ea1609ec9d0055e05e9b73"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#a47bce5f5c4ea1609ec9d0055e05e9b73">WDOG_MemMap::TMROUTH</a></div><div class="ttdeci">uint16_t TMROUTH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20168</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a7f0b5d6f24446f1f603a6d9ef6259de2"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a7f0b5d6f24446f1f603a6d9ef6259de2">SCB_MemMap::HFSR</a></div><div class="ttdeci">uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15586</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a7a21cb4617532dbd071b15ca7874a6c3"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a7a21cb4617532dbd071b15ca7874a6c3">DDR_MemMap::CR07</a></div><div class="ttdeci">uint32_t CR07</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4009</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_af28ed1d2b882b6c0335d4c04a0c1ac2c"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#af28ed1d2b882b6c0335d4c04a0c1ac2c">ENET_MemMap::RMON_R_P65TO127</a></div><div class="ttdeci">uint32_t RMON_R_P65TO127</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6884</div></div>
<div class="ttc" id="group___f_p_b___peripheral_html_gaffb8b5a06bae98ff71e1337bfd371172"><div class="ttname"><a href="group___f_p_b___peripheral.html#gaffb8b5a06bae98ff71e1337bfd371172">FPB_MemMapPtr</a></div><div class="ttdeci">struct FPB_MemMap * FPB_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a13fe42ca63a29e999abba2172d85f399"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a13fe42ca63a29e999abba2172d85f399">ENET_MemMap::IEEE_T_SQE</a></div><div class="ttdeci">uint32_t IEEE_T_SQE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6870</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_aab4e4aba29d9ec426e0f2e218903a4f0"><div class="ttname"><a href="struct_e_t_b___mem_map.html#aab4e4aba29d9ec426e0f2e218903a4f0">ETB_MemMap::PIDR4</a></div><div class="ttdeci">uint32_t PIDR4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7766</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ace5b1452402cb8cd1863c10b0b8dc8bc"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ace5b1452402cb8cd1863c10b0b8dc8bc">DMA_MemMap::DLAST_SGA</a></div><div class="ttdeci">uint32_t DLAST_SGA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4919</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aae80607f8598aca7702cb202de169cf2"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aae80607f8598aca7702cb202de169cf2">ENET_MemMap::RMON_T_UNDERSIZE</a></div><div class="ttdeci">uint32_t RMON_T_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6848</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_afe02d5ca0102ec35b79172d453854ed0"><div class="ttname"><a href="struct_s_c_b___mem_map.html#afe02d5ca0102ec35b79172d453854ed0">SCB_MemMap::SHPR1</a></div><div class="ttdeci">uint32_t SHPR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15581</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">INT_SVCall</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:156</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a7215c1d9494a9cdba3959c6b7626e9c6"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a7215c1d9494a9cdba3959c6b7626e9c6">ENET_MemMap::TACC</a></div><div class="ttdeci">uint32_t TACC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6840</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a252a9bf3bd58aa080c9058f8acbc9dd0"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a252a9bf3bd58aa080c9058f8acbc9dd0">FPB_MemMap::CID1</a></div><div class="ttdeci">uint32_t CID1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8876</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_ad020795dcc3605b4c828af83df8b8836"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ad020795dcc3605b4c828af83df8b8836">SCB_MemMap::CPUID</a></div><div class="ttdeci">uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15575</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_af4fb6d5bc3fa71f9c905570d87a2e93f"><div class="ttname"><a href="struct_s_i_m___mem_map.html#af4fb6d5bc3fa71f9c905570d87a2e93f">SIM_MemMap::UIDMH</a></div><div class="ttdeci">uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16455</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a1a3708788fc9260a7392a51485629884"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a1a3708788fc9260a7392a51485629884">DMA_MemMap::CINT</a></div><div class="ttdeci">uint8_t CINT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4862</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_acf83d964c8f7e3a50038bd1a5b488378"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#acf83d964c8f7e3a50038bd1a5b488378">ENET_MemMap::RMON_R_UNDERSIZE</a></div><div class="ttdeci">uint32_t RMON_R_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6878</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_aadd1a3fac140047bd8625a4d8fe5a512"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#aadd1a3fac140047bd8625a4d8fe5a512">UART_MemMap::CPW</a></div><div class="ttdeci">uint8_t CPW</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18061</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_a6771f22304d3dc09e2c1df31985a1f2a"><div class="ttname"><a href="struct_c_m_t___mem_map.html#a6771f22304d3dc09e2c1df31985a1f2a">CMT_MemMap::CMD1</a></div><div class="ttdeci">uint8_t CMD1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3293</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a1da0dd96308b41481bf16c509d8993dc"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a1da0dd96308b41481bf16c509d8993dc">USBHS_MemMap::FRINDEX</a></div><div class="ttdeci">uint32_t FRINDEX</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19342</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a46c90a6c642fc19fe7a572b46b746761"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a46c90a6c642fc19fe7a572b46b746761">CAU_MemMap::RADR_CAA</a></div><div class="ttdeci">uint32_t RADR_CAA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2513</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_ac4619f833066fb015a2ff4679fd50fb5"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#ac4619f833066fb015a2ff4679fd50fb5">TPIU_MemMap::ITCTRL</a></div><div class="ttdeci">uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17593</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a7b48a7fbd1a47ba72e009b9d82b89cf6"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a7b48a7fbd1a47ba72e009b9d82b89cf6">FTM_MemMap::CONF</a></div><div class="ttdeci">uint32_t CONF</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9272</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_adb6f3f5cdd6d92db2e6342093a6b1217"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#adb6f3f5cdd6d92db2e6342093a6b1217">USBHS_MemMap::ENDPTNAKEN</a></div><div class="ttdeci">uint32_t ENDPTNAKEN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19359</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_acb7e6f493df6513d2eca0df6a7f8f3ed"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#acb7e6f493df6513d2eca0df6a7f8f3ed">AXBS_MemMap::MGPCR5</a></div><div class="ttdeci">uint32_t MGPCR5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1720</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_ae2b73d4b9744b878527466ec57dbfdb7"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ae2b73d4b9744b878527466ec57dbfdb7">SCB_MemMap::SHCSR</a></div><div class="ttdeci">uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15584</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a3839ee0fb2cf1f0389bdaf447dcd6760"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a3839ee0fb2cf1f0389bdaf447dcd6760">SPI_MemMap::RXFR2</a></div><div class="ttdeci">uint32_t RXFR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17108</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a34e5e25a9ec81fc61eca09c6d6adadfa"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a34e5e25a9ec81fc61eca09c6d6adadfa">DWT_MemMap::MASK</a></div><div class="ttdeci">uint32_t MASK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6646</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html"><div class="ttname"><a href="struct_f_p_b___mem_map.html">FPB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:8862</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">INT_SPI1</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:188</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_adb62449a19466691f4143cb70d0f4ead"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#adb62449a19466691f4143cb70d0f4ead">ENET_MemMap::IEEE_T_FDXFC</a></div><div class="ttdeci">uint32_t IEEE_T_FDXFC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6871</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a536b8d3e185149c51e88387350e20fb3"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a536b8d3e185149c51e88387350e20fb3">SIM_MemMap::SDID</a></div><div class="ttdeci">uint32_t SDID</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16442</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_a6a8a36dbd6cc59ba899a8e7be34d05df"><div class="ttname"><a href="struct_c_r_c___mem_map.html#a6a8a36dbd6cc59ba899a8e7be34d05df">CRC_MemMap::CRCHU</a></div><div class="ttdeci">uint8_t CRCHU</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3469</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a869ec293a891b396768ce4ddab734381"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a869ec293a891b396768ce4ddab734381">USBHS_MemMap::EPCR0</a></div><div class="ttdeci">uint32_t EPCR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19370</div></div>
<div class="ttc" id="group___e_n_e_t___peripheral_html_gad26854f6c554b38dabbfc21ef7040890"><div class="ttname"><a href="group___e_n_e_t___peripheral.html#gad26854f6c554b38dabbfc21ef7040890">ENET_MemMapPtr</a></div><div class="ttdeci">struct ENET_MemMap * ENET_MemMapPtr</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a7d553598d8cffb93c687bce40e59a0ef"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a7d553598d8cffb93c687bce40e59a0ef">FTFE_MemMap::FCCOB8</a></div><div class="ttdeci">uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9008</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da78d941de37cb117c5c67bcf135697896"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da78d941de37cb117c5c67bcf135697896">INT_I2S0_Tx</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:196</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a0e9b51473b3338ee0e58c54a06eb21f6"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a0e9b51473b3338ee0e58c54a06eb21f6">CAN_MemMap::RXFIR</a></div><div class="ttdeci">uint32_t RXFIR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1926</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a3a9de308929bca0a0a9155f4222aadae"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a3a9de308929bca0a0a9155f4222aadae">FTM_MemMap::POL</a></div><div class="ttdeci">uint32_t POL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9267</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da05987d7554a2856a5476eca6fc4d62cd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da05987d7554a2856a5476eca6fc4d62cd">INT_ENET_Error</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:239</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html_a3a70b1ee9e4f0c56e0b2f48e059e1590"><div class="ttname"><a href="struct_c_m_t___mem_map.html#a3a70b1ee9e4f0c56e0b2f48e059e1590">CMT_MemMap::PPS</a></div><div class="ttdeci">uint8_t PPS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3297</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a352e7d2300de3264c6a49f1ce813e149"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a352e7d2300de3264c6a49f1ce813e149">DMA_MemMap::BITER_ELINKYES</a></div><div class="ttdeci">uint16_t BITER_ELINKYES</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4923</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a913b6fd7776c0377e299fdf0eeb166af"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a913b6fd7776c0377e299fdf0eeb166af">MCG_MemMap::ATCVL</a></div><div class="ttdeci">uint8_t ATCVL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12008</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a322fd75b8e5c882ec48c6e065aade707"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a322fd75b8e5c882ec48c6e065aade707">UART_MemMap::IS7816</a></div><div class="ttdeci">uint8_t IS7816</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18037</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a3448111767c72273ead546c08f49047b"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a3448111767c72273ead546c08f49047b">ETF_MemMap::PIDR6</a></div><div class="ttdeci">uint32_t PIDR6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7947</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_acb89fbc884fb10887ef063d1aa892b29"><div class="ttname"><a href="struct_n_v___mem_map.html#acb89fbc884fb10887ef063d1aa892b29">NV_MemMap::FSEC</a></div><div class="ttdeci">uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13144</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_ad1266b0f09eab6a6efd5778d0704da82"><div class="ttname"><a href="struct_c_a_n___mem_map.html#ad1266b0f09eab6a6efd5778d0704da82">CAN_MemMap::CRCR</a></div><div class="ttdeci">uint32_t CRCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1924</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a5514954901a16a381f9845054781d61e"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a5514954901a16a381f9845054781d61e">DDR_MemMap::CR59</a></div><div class="ttdeci">uint32_t CR59</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4061</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a8cb50de4da08a100de4f82ddc5f4eb9e"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a8cb50de4da08a100de4f82ddc5f4eb9e">ENET_MemMap::TSEM</a></div><div class="ttdeci">uint32_t TSEM</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6834</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aadeed23e91824e1684a1df65ae3092a0"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aadeed23e91824e1684a1df65ae3092a0">ENET_MemMap::IEEE_T_MCOL</a></div><div class="ttdeci">uint32_t IEEE_T_MCOL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6864</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5c967dbdd2ba5afda765ad241ab38521"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5c967dbdd2ba5afda765ad241ab38521">INT_USBHS</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:257</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a29720183f5d0741e5beeb4f68b1f3480"><div class="ttname"><a href="struct_i2_s___mem_map.html#a29720183f5d0741e5beeb4f68b1f3480">I2S_MemMap::RCR2</a></div><div class="ttdeci">uint32_t RCR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10332</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a260d1f4873f89a5072fce0812f479824"><div class="ttname"><a href="struct_i2_s___mem_map.html#a260d1f4873f89a5072fce0812f479824">I2S_MemMap::RCR1</a></div><div class="ttdeci">uint32_t RCR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10331</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a6a6cb435306769616551657a370e1aec"><div class="ttname"><a href="struct_i2_s___mem_map.html#a6a6cb435306769616551657a370e1aec">I2S_MemMap::TCSR</a></div><div class="ttdeci">uint32_t TCSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10317</div></div>
<div class="ttc" id="group___u_s_b_d_c_d___peripheral_html_gad6e68bd3ca7f14168c34ff5e824dd321"><div class="ttname"><a href="group___u_s_b_d_c_d___peripheral.html#gad6e68bd3ca7f14168c34ff5e824dd321">USBDCD_MemMapPtr</a></div><div class="ttdeci">struct USBDCD_MemMap * USBDCD_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a52027d938a843a1f4c58808e15ad7a39"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a52027d938a843a1f4c58808e15ad7a39">ENET_MemMap::RAFL</a></div><div class="ttdeci">uint32_t RAFL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6833</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a59f41db78077b2e7dd402a1d49b40764"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a59f41db78077b2e7dd402a1d49b40764">DDR_MemMap::CR30</a></div><div class="ttdeci">uint32_t CR30</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4032</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a9d7a9a367fa4fadd78b50661daf91952"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a9d7a9a367fa4fadd78b50661daf91952">DDR_MemMap::CR49</a></div><div class="ttdeci">uint32_t CR49</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4051</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_ab6920fa131f508ff5a9b6817be95bed5"><div class="ttname"><a href="struct_e_t_f___mem_map.html#ab6920fa131f508ff5a9b6817be95bed5">ETF_MemMap::ITATBCTR2</a></div><div class="ttdeci">uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7930</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a32780b4c79a1f22e2616d845f306f264"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a32780b4c79a1f22e2616d845f306f264">ETB_MemMap::RWP</a></div><div class="ttdeci">uint32_t RWP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7739</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ae17f87f4ba066274bc113b3dfac5a635"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ae17f87f4ba066274bc113b3dfac5a635">ENET_MemMap::IEEE_R_FDXFC</a></div><div class="ttdeci">uint32_t IEEE_R_FDXFC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6896</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a6fa5ddda992c02d241e62662e4cb1e5f"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a6fa5ddda992c02d241e62662e4cb1e5f">DDR_MemMap::CR24</a></div><div class="ttdeci">uint32_t CR24</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4026</div></div>
<div class="ttc" id="group___d_a_c___peripheral_html_gaf4fffbe25ce148c577ec740897223a7f"><div class="ttname"><a href="group___d_a_c___peripheral.html#gaf4fffbe25ce148c577ec740897223a7f">DAC_MemMapPtr</a></div><div class="ttdeci">struct DAC_MemMap * DAC_MemMapPtr</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ad993f3d9dafb62d47cd013e91b2c5205"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ad993f3d9dafb62d47cd013e91b2c5205">ENET_MemMap::RMON_R_FRAG</a></div><div class="ttdeci">uint32_t RMON_R_FRAG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6880</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a136987669379af39a12062922fee39b1"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a136987669379af39a12062922fee39b1">ETB_MemMap::ITTRFLINACK</a></div><div class="ttdeci">uint32_t ITTRFLINACK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7748</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_ab04c5a66d20efe200fa625cbb15ab678"><div class="ttname"><a href="struct_f_t_m___mem_map.html#ab04c5a66d20efe200fa625cbb15ab678">FTM_MemMap::FLTCTRL</a></div><div class="ttdeci">uint32_t FLTCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9270</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a41eb581b62dccef45c7217265649e0ea"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a41eb581b62dccef45c7217265649e0ea">CAN_MemMap::CTRL2</a></div><div class="ttdeci">uint32_t CTRL2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1921</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html_a9e83c524401ad455c84d5a9738ca3d4d"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a9e83c524401ad455c84d5a9738ca3d4d">SysTick_MemMap::CALIB</a></div><div class="ttdeci">uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17468</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a57a92b8e7ec91080a8a0731746ac9650"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a57a92b8e7ec91080a8a0731746ac9650">SIM_MemMap::CLKDIV3</a></div><div class="ttdeci">uint32_t CLKDIV3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16458</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_ae9343e0c532c0f3784d9960ffb8aa229"><div class="ttname"><a href="struct_c_a_n___mem_map.html#ae9343e0c532c0f3784d9960ffb8aa229">CAN_MemMap::WORD1</a></div><div class="ttdeci">uint32_t WORD1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1932</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a60875d0450fd0cc4953bf5551153dc24"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a60875d0450fd0cc4953bf5551153dc24">ETM_MemMap::PIDR2</a></div><div class="ttdeci">uint32_t PIDR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8134</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a33d6e852c48cf68ba5b7db5f96e284f8"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a33d6e852c48cf68ba5b7db5f96e284f8">ADC_MemMap::CLPD</a></div><div class="ttdeci">uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:324</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_ae256965798409e23f35be1d69b7d4918"><div class="ttname"><a href="struct_c_a_u___mem_map.html#ae256965798409e23f35be1d69b7d4918">CAU_MemMap::LDR_CASR</a></div><div class="ttdeci">uint32_t LDR_CASR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2500</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a0e385950fe0f38c82eae57eb4ea2aaf3"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a0e385950fe0f38c82eae57eb4ea2aaf3">MCG_MemMap::C5</a></div><div class="ttdeci">uint8_t C5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12001</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a619bd669ea184df3bc0fefa28b266c9f"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a619bd669ea184df3bc0fefa28b266c9f">USBHS_MemMap::HCIVERSION</a></div><div class="ttdeci">uint32_t HCIVERSION</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19332</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html"><div class="ttname"><a href="struct_i_t_m___mem_map.html">ITM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:10726</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a01670a4f2214c3e8d43ddcc88b66bf63"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a01670a4f2214c3e8d43ddcc88b66bf63">DDR_MemMap::CR04</a></div><div class="ttdeci">uint32_t CR04</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4006</div></div>
<div class="ttc" id="struct_r_c_m___mem_map_html_ac458f95f6aa234285f568694a5b8240d"><div class="ttname"><a href="struct_r_c_m___mem_map.html#ac458f95f6aa234285f568694a5b8240d">RCM_MemMap::RPFW</a></div><div class="ttdeci">uint8_t RPFW</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14857</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a039b0879213c4f8df06320fd59ec98b5"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a039b0879213c4f8df06320fd59ec98b5">ENET_MemMap::IEEE_R_ALIGN</a></div><div class="ttdeci">uint32_t IEEE_R_ALIGN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6894</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af63f0406db2347f2e2df55ce783726b5"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af63f0406db2347f2e2df55ce783726b5">DMA_MemMap::DCHPRI23</a></div><div class="ttdeci">uint8_t DCHPRI23</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4890</div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___mem_map_html_aef7d6303adc8b41b479d65f8f1d4c3e2"><div class="ttname"><a href="struct_u_s_b_d_c_d___mem_map.html#aef7d6303adc8b41b479d65f8f1d4c3e2">USBDCD_MemMap::STATUS</a></div><div class="ttdeci">uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19177</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_ab00737276f6086e805d6d7c892608100"><div class="ttname"><a href="struct_f_t_m___mem_map.html#ab00737276f6086e805d6d7c892608100">FTM_MemMap::COMBINE</a></div><div class="ttdeci">uint32_t COMBINE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9264</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a4d83e1d73024969feb88d8f3fd56de2e"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a4d83e1d73024969feb88d8f3fd56de2e">DMA_MemMap::DCHPRI17</a></div><div class="ttdeci">uint8_t DCHPRI17</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4888</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ab22b035762a3a6af6b1ac7f64803f771"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ab22b035762a3a6af6b1ac7f64803f771">ENET_MemMap::PAUR</a></div><div class="ttdeci">uint32_t PAUR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6816</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html"><div class="ttname"><a href="struct_f_t_m___mem_map.html">FTM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:9250</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_ab9d19f0a7d75a0719e21dec6c883577e"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#ab9d19f0a7d75a0719e21dec6c883577e">USBHS_MemMap::PORTSC1</a></div><div class="ttdeci">uint32_t PORTSC1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19361</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html"><div class="ttname"><a href="struct_e_t_m___mem_map.html">ETM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:8082</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_afd87045c28b90c41492f23d268554433"><div class="ttname"><a href="struct_f_t_m___mem_map.html#afd87045c28b90c41492f23d268554433">FTM_MemMap::INVCTRL</a></div><div class="ttdeci">uint32_t INVCTRL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9275</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a64a6061bd900bcc9f6893b12220f8ed5"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a64a6061bd900bcc9f6893b12220f8ed5">ENET_MemMap::RMON_R_PACKETS</a></div><div class="ttdeci">uint32_t RMON_R_PACKETS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6874</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a94722c3f3c663800fc6178ac9f24049b"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a94722c3f3c663800fc6178ac9f24049b">UART_MemMap::S4</a></div><div class="ttdeci">uint8_t S4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18058</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a8806f493a96bf80f94a1b04fd5a595a7"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a8806f493a96bf80f94a1b04fd5a595a7">USB_MemMap::TOKEN</a></div><div class="ttdeci">uint8_t TOKEN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18771</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_ad88f5f6b11fe26dbd6065a1767e6f4df"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#ad88f5f6b11fe26dbd6065a1767e6f4df">LMEM_MemMap::PCCLCR</a></div><div class="ttdeci">uint32_t PCCLCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11578</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a10d494a848ee49ff264d62eb0bfb439e"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a10d494a848ee49ff264d62eb0bfb439e">USB_MemMap::USBTRC0</a></div><div class="ttdeci">uint8_t USBTRC0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18789</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_a49a03dc4c91115ec65f38f9d0fe4a3d3"><div class="ttname"><a href="struct_c_a_n___mem_map.html#a49a03dc4c91115ec65f38f9d0fe4a3d3">CAN_MemMap::RXIMR</a></div><div class="ttdeci">uint32_t RXIMR[16]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1935</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_acbd09d77313ec522210dbcabec37c9f5"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#acbd09d77313ec522210dbcabec37c9f5">AIPS_MemMap::PACRC</a></div><div class="ttdeci">uint32_t PACRC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:728</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a5462ecd3a3fe1425826815c78bfb8120"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a5462ecd3a3fe1425826815c78bfb8120">USB_MemMap::SOFTHLD</a></div><div class="ttdeci">uint8_t SOFTHLD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18773</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_abb0c4dd1142a84dc991e6dda4a8381d6"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#abb0c4dd1142a84dc991e6dda4a8381d6">LLWU_MemMap::PE1</a></div><div class="ttdeci">uint8_t PE1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11327</div></div>
<div class="ttc" id="group___t_p_i_u___peripheral_html_ga300f3eea21a542970734e2c9c0953f4f"><div class="ttname"><a href="group___t_p_i_u___peripheral.html#ga300f3eea21a542970734e2c9c0953f4f">TPIU_MemMapPtr</a></div><div class="ttdeci">struct TPIU_MemMap * TPIU_MemMapPtr</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ab31a362061944d6279ddb9477319dadf"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ab31a362061944d6279ddb9477319dadf">SDHC_MemMap::DSADDR</a></div><div class="ttdeci">uint32_t DSADDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15911</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a007e503f472f605b40c6f7425e4bdf77"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a007e503f472f605b40c6f7425e4bdf77">TPIU_MemMap::ACPR</a></div><div class="ttdeci">uint32_t ACPR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17579</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da3ed3fbc3951b6ff228f07c2ec221d77f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed3fbc3951b6ff228f07c2ec221d77f">INT_ENET_1588_Timer</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:236</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a83bf08b950901b8f6d7ef2ceb960baa8"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a83bf08b950901b8f6d7ef2ceb960baa8">AIPS_MemMap::PACRN</a></div><div class="ttdeci">uint32_t PACRN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:740</div></div>
<div class="ttc" id="group___i_t_m___peripheral_html_ga4a7413c0256960668a95765d8b74e5b3"><div class="ttname"><a href="group___i_t_m___peripheral.html#ga4a7413c0256960668a95765d8b74e5b3">ITM_MemMapPtr</a></div><div class="ttdeci">struct ITM_MemMap * ITM_MemMapPtr</div></div>
<div class="ttc" id="struct_v_r_e_f___mem_map_html"><div class="ttname"><a href="struct_v_r_e_f___mem_map.html">VREF_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:20065</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ac298ce8f6e40742ef7731de2ec509717"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ac298ce8f6e40742ef7731de2ec509717">DMA_MemMap::DCHPRI19</a></div><div class="ttdeci">uint8_t DCHPRI19</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4886</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a78ae9799517092522b6fc5da4c66370a"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a78ae9799517092522b6fc5da4c66370a">ENET_MemMap::IAUR</a></div><div class="ttdeci">uint32_t IAUR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6819</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">INT_NMI</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:147</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_af755455c2b137f7e78d5f53dc60e2049"><div class="ttname"><a href="struct_d_m_a___mem_map.html#af755455c2b137f7e78d5f53dc60e2049">DMA_MemMap::HRS</a></div><div class="ttdeci">uint32_t HRS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4868</div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html_a508dd628bc347f199e7baf4b1bfbfa0d"><div class="ttname"><a href="struct_sys_tick___mem_map.html#a508dd628bc347f199e7baf4b1bfbfa0d">SysTick_MemMap::CVR</a></div><div class="ttdeci">uint32_t CVR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17467</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a89e51c569b4a0e4298bc4524afabb594"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a89e51c569b4a0e4298bc4524afabb594">ADC_MemMap::OFS</a></div><div class="ttdeci">uint32_t OFS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:321</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a7bc89132595b7fb75318b4ba285957cd"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a7bc89132595b7fb75318b4ba285957cd">MCM_MemMap::CR</a></div><div class="ttdeci">uint32_t CR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12276</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a75c88fec125448ba651f4853f99ecc11"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a75c88fec125448ba651f4853f99ecc11">MCG_MemMap::C11</a></div><div class="ttdeci">uint8_t C11</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12013</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a30a3dfe8a84c49980087e5b1e5442001"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a30a3dfe8a84c49980087e5b1e5442001">UART_MemMap::RPREL</a></div><div class="ttdeci">uint8_t RPREL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18060</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a8e28324e300b4ce198839c4365ac2c19"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a8e28324e300b4ce198839c4365ac2c19">ETM_MemMap::PIDR0</a></div><div class="ttdeci">uint32_t PIDR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8132</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a85f449e14f1acc146e9a1a50424dce48"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a85f449e14f1acc146e9a1a50424dce48">ENET_MemMap::IEEE_T_FRAME_OK</a></div><div class="ttdeci">uint32_t IEEE_T_FRAME_OK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6862</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_a952d7f281eaf5fba221d0f1d3292f01b"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#a952d7f281eaf5fba221d0f1d3292f01b">AXBS_MemMap::MGPCR1</a></div><div class="ttdeci">uint32_t MGPCR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1712</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_aa50938e7ba3b91d0bc8417397ef82267"><div class="ttname"><a href="struct_e_t_f___mem_map.html#aa50938e7ba3b91d0bc8417397ef82267">ETF_MemMap::PCR</a></div><div class="ttdeci">uint32_t PCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7927</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ae40c9947b7abaac3841ec7e9ec218ba1"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ae40c9947b7abaac3841ec7e9ec218ba1">ENET_MemMap::ATCR</a></div><div class="ttdeci">uint32_t ATCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6899</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a49b8e093cff84e13fc33a98587395a39"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a49b8e093cff84e13fc33a98587395a39">TPIU_MemMap::FIFODATA1</a></div><div class="ttdeci">uint32_t FIFODATA1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17592</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a3054ae260a217f950e2c7793ff27855d"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a3054ae260a217f950e2c7793ff27855d">ETF_MemMap::PIDR5</a></div><div class="ttdeci">uint32_t PIDR5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7946</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a44b9d410c8989eb78aa4ea68a32e4bc5"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a44b9d410c8989eb78aa4ea68a32e4bc5">ITM_MemMap::PID5</a></div><div class="ttdeci">uint32_t PID5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10742</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a94aeaa48b0535d838c20834618b26f4a"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a94aeaa48b0535d838c20834618b26f4a">ETM_MemMap::CCER</a></div><div class="ttdeci">uint32_t CCER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8098</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_aa7a44ca4d68644b23788b2e8f857245b"><div class="ttname"><a href="struct_d_m_a___mem_map.html#aa7a44ca4d68644b23788b2e8f857245b">DMA_MemMap::DCHPRI24</a></div><div class="ttdeci">uint8_t DCHPRI24</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4897</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a6b1fac9acdf7f6c7e0471af3886c6a8e"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a6b1fac9acdf7f6c7e0471af3886c6a8e">USB_MemMap::ADDR</a></div><div class="ttdeci">uint8_t ADDR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18763</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a4cd829d73e01b3cf0a4fa9affedb210f"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a4cd829d73e01b3cf0a4fa9affedb210f">USB_MemMap::OTGICR</a></div><div class="ttdeci">uint8_t OTGICR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18745</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aac028a79faac6929bebb1b677b2fbf8b"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aac028a79faac6929bebb1b677b2fbf8b">ADC_MemMap::CLP2</a></div><div class="ttdeci">uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:328</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_aa88345921ba963631cba089504b96c19"><div class="ttname"><a href="struct_u_s_b___mem_map.html#aa88345921ba963631cba089504b96c19">USB_MemMap::ISTAT</a></div><div class="ttdeci">uint8_t ISTAT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18751</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_aa234b528e26469e3bafea1dfecff1dfe"><div class="ttname"><a href="struct_s_p_i___mem_map.html#aa234b528e26469e3bafea1dfecff1dfe">SPI_MemMap::TXFR0</a></div><div class="ttdeci">uint32_t TXFR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17101</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a7240bf4b5ae452ac8b2beb8c6f26833c"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a7240bf4b5ae452ac8b2beb8c6f26833c">FTM_MemMap::FMS</a></div><div class="ttdeci">uint32_t FMS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9268</div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html"><div class="ttname"><a href="struct_d_a_c___mem_map.html">DAC_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:3782</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html_a13a099e668fcb3587b2cd6eb8f8608d5"><div class="ttname"><a href="struct_core_debug___mem_map.html#a13a099e668fcb3587b2cd6eb8f8608d5">CoreDebug_MemMap::base_DEMCR</a></div><div class="ttdeci">uint32_t base_DEMCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3698</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_a51e871d8ac13db8b605b6ec1b3292be4"><div class="ttname"><a href="struct_s_i_m___mem_map.html#a51e871d8ac13db8b605b6ec1b3292be4">SIM_MemMap::UIDML</a></div><div class="ttdeci">uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16456</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a74e31352303671690d8a8e173fae836e"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a74e31352303671690d8a8e173fae836e">DWT_MemMap::FOLDCNT</a></div><div class="ttdeci">uint32_t FOLDCNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6642</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a82faed2f609de35e3b27d5fd27ba82e2"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a82faed2f609de35e3b27d5fd27ba82e2">RTC_MemMap::SR</a></div><div class="ttdeci">uint32_t SR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15310</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a7de8ee5b7f467a00ac6c7290c93b39a8"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a7de8ee5b7f467a00ac6c7290c93b39a8">ITM_MemMap::PID1</a></div><div class="ttdeci">uint32_t PID1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10746</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daffdda8273dd01e6a55fba214255d0342"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daffdda8273dd01e6a55fba214255d0342">INT_PIT2</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:231</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_ad54ebfe0c32863df5645bc4416dfe3dc"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#ad54ebfe0c32863df5645bc4416dfe3dc">LMEM_MemMap::PSCSAR</a></div><div class="ttdeci">uint32_t PSCSAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11586</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_abb947ea49f229a18c367c028b2512619"><div class="ttname"><a href="struct_m_c_m___mem_map.html#abb947ea49f229a18c367c028b2512619">MCM_MemMap::FATR</a></div><div class="ttdeci">uint32_t FATR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12282</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_ad1f2d4b98aea7609a045558a9dc20f7b"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#ad1f2d4b98aea7609a045558a9dc20f7b">AIPS_MemMap::PACRE</a></div><div class="ttdeci">uint32_t PACRE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:731</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_af3c88a62b68d6b62793ce078ae72d31b"><div class="ttname"><a href="struct_f_t_m___mem_map.html#af3c88a62b68d6b62793ce078ae72d31b">FTM_MemMap::FILTER</a></div><div class="ttdeci">uint32_t FILTER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9269</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_addcba8af91a2a00707fec89422083060"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#addcba8af91a2a00707fec89422083060">AXBS_MemMap::MGPCR3</a></div><div class="ttdeci">uint32_t MGPCR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1716</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a36b7b64453feb7e43806d56ae666f152"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a36b7b64453feb7e43806d56ae666f152">ENET_MemMap::OPD</a></div><div class="ttdeci">uint32_t OPD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6817</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daccd9336d12274f58edfb4b96f03d7f11"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daccd9336d12274f58edfb4b96f03d7f11">INT_CAN0_ORed_Message_buffer</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:190</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da1c88a51e90b32864d3e7f94241d06537"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1c88a51e90b32864d3e7f94241d06537">INT_Reserved95</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:240</div></div>
<div class="ttc" id="group___a_x_b_s___peripheral_html_ga8f768bd75d5c94d51b05e9ef4a38ea33"><div class="ttname"><a href="group___a_x_b_s___peripheral.html#ga8f768bd75d5c94d51b05e9ef4a38ea33">AXBS_MemMapPtr</a></div><div class="ttdeci">struct AXBS_MemMap * AXBS_MemMapPtr</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_ac1117c3d35d9348dac417db834474995"><div class="ttname"><a href="struct_n_f_c___mem_map.html#ac1117c3d35d9348dac417db834474995">NFC_MemMap::RAI</a></div><div class="ttdeci">uint32_t RAI</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12839</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_a87204afdff32b371c03caafdf5a07b69"><div class="ttname"><a href="struct_n_v___mem_map.html#a87204afdff32b371c03caafdf5a07b69">NV_MemMap::FPROT1</a></div><div class="ttdeci">uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13142</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a7c3faa2d806e506a32d9d3283e3717c2"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a7c3faa2d806e506a32d9d3283e3717c2">DWT_MemMap::PID6</a></div><div class="ttdeci">uint32_t PID6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6653</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_a06dad54d3dcb178443d2c9b0d5ae2496"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#a06dad54d3dcb178443d2c9b0d5ae2496">LMEM_MemMap::PSCRMR</a></div><div class="ttdeci">uint32_t PSCRMR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11589</div></div>
<div class="ttc" id="group___f_m_c___peripheral_html_ga0552c12b8b29667270d15450ed977a6e"><div class="ttname"><a href="group___f_m_c___peripheral.html#ga0552c12b8b29667270d15450ed977a6e">FMC_MemMapPtr</a></div><div class="ttdeci">struct FMC_MemMap * FMC_MemMapPtr</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_ae22498ebf770ee808517eb8c70208759"><div class="ttname"><a href="struct_c_r_c___mem_map.html#ae22498ebf770ee808517eb8c70208759">CRC_MemMap::CRCL</a></div><div class="ttdeci">uint16_t CRCL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3461</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_af62cba904c04181d78d6ae12d49289a6"><div class="ttname"><a href="struct_s_i_m___mem_map.html#af62cba904c04181d78d6ae12d49289a6">SIM_MemMap::CLKDIV4</a></div><div class="ttdeci">uint32_t CLKDIV4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16459</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a8f4192a93512b0a04c71bd2f8d92590f"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a8f4192a93512b0a04c71bd2f8d92590f">LCDC_MemMap::LGWPR</a></div><div class="ttdeci">uint32_t LGWPR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10953</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a86904c5ac326d4cca551c4fb45a9f9ba"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a86904c5ac326d4cca551c4fb45a9f9ba">TPIU_MemMap::FSCR</a></div><div class="ttdeci">uint32_t FSCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17585</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_aa35362a8c756eedb82b8cf00f98c43da"><div class="ttname"><a href="struct_s_i_m___mem_map.html#aa35362a8c756eedb82b8cf00f98c43da">SIM_MemMap::SCGC7</a></div><div class="ttdeci">uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16449</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_af2fe2ea08209a795d32fd13e580fc0b8"><div class="ttname"><a href="struct_d_d_r___mem_map.html#af2fe2ea08209a795d32fd13e580fc0b8">DDR_MemMap::CR56</a></div><div class="ttdeci">uint32_t CR56</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4058</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dad3c89bb1ae63ca9bbb50ef60fc7d3f4d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad3c89bb1ae63ca9bbb50ef60fc7d3f4d">INT_UART5_ERR</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:217</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_acecfb77364c642e2f4c404101154b84e"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#acecfb77364c642e2f4c404101154b84e">ENET_MemMap::ECR</a></div><div class="ttdeci">uint32_t ECR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6804</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a9dceb31807fae649d751a78f490383d8"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a9dceb31807fae649d751a78f490383d8">ITM_MemMap::TCR</a></div><div class="ttdeci">uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10736</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_acdfe9bbb777051ac2acb45a518f431ca"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#acdfe9bbb777051ac2acb45a518f431ca">USBHS_MemMap::USBCMD</a></div><div class="ttdeci">uint32_t USBCMD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19339</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aab63a112810f076ec47359785a8e5690"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aab63a112810f076ec47359785a8e5690">ENET_MemMap::RMON_T_P65TO127</a></div><div class="ttdeci">uint32_t RMON_T_P65TO127</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6854</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a54c5d31e149764075338797e0705a826"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a54c5d31e149764075338797e0705a826">ETB_MemMap::CIDR3</a></div><div class="ttdeci">uint32_t CIDR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7777</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a3e7f9350f82e25fe0112095043733e96"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a3e7f9350f82e25fe0112095043733e96">ETM_MemMap::LAR</a></div><div class="ttdeci">uint32_t LAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8123</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a21d54fe19908bc95f2fd0107a8af69c2"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a21d54fe19908bc95f2fd0107a8af69c2">FTM_MemMap::CNT</a></div><div class="ttdeci">uint32_t CNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9252</div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html_a5b2a2d13262d7ed59ccc7b55e932797f"><div class="ttname"><a href="struct_f_m_c___mem_map.html#a5b2a2d13262d7ed59ccc7b55e932797f">FMC_MemMap::PFAPR</a></div><div class="ttdeci">uint32_t PFAPR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8571</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_afe4ec3963906653c83890dea008fac84"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#afe4ec3963906653c83890dea008fac84">USBHS_MemMap::USBMODE</a></div><div class="ttdeci">uint32_t USBMODE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19364</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_af3fc91dbd55df2dea9e83efe76f4d09d"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#af3fc91dbd55df2dea9e83efe76f4d09d">LCDC_MemMap::LRMCR</a></div><div class="ttdeci">uint32_t LRMCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10944</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_a0c31354b6fe3f3dd79bc5b768bea4f46"><div class="ttname"><a href="struct_d_w_t___mem_map.html#a0c31354b6fe3f3dd79bc5b768bea4f46">DWT_MemMap::SLEEPCNT</a></div><div class="ttdeci">uint32_t SLEEPCNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6640</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a8d1433df262b6816268f338d0c8e7d57"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a8d1433df262b6816268f338d0c8e7d57">UART_MemMap::IR</a></div><div class="ttdeci">uint8_t IR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18025</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a3d4ff140cfa30e28f82a66490103dc18"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a3d4ff140cfa30e28f82a66490103dc18">SDHC_MemMap::AC12ERR</a></div><div class="ttdeci">uint32_t AC12ERR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15923</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_ae76c95a5c70db8790d92dbf9e404e3aa"><div class="ttname"><a href="struct_d_w_t___mem_map.html#ae76c95a5c70db8790d92dbf9e404e3aa">DWT_MemMap::EXCCNT</a></div><div class="ttdeci">uint32_t EXCCNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6639</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ad9b815d0f98a1553e6ca965a2d0c2264"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ad9b815d0f98a1553e6ca965a2d0c2264">ETM_MemMap::FFLR</a></div><div class="ttdeci">uint32_t FFLR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8092</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da3fba7dfa640c67d35ec49e483f39d931"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3fba7dfa640c67d35ec49e483f39d931">INT_DMA3_DMA19</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:164</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a01f1e255c3a45165fab0992c2db91029"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a01f1e255c3a45165fab0992c2db91029">TPIU_MemMap::CLAIMCLR</a></div><div class="ttdeci">uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17596</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ade43f1c7d06cb604d1f24ba45bf1ec10"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ade43f1c7d06cb604d1f24ba45bf1ec10">ENET_MemMap::RMON_R_OCTETS</a></div><div class="ttdeci">uint32_t RMON_R_OCTETS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6890</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da157bf119df4c437c105774dc0513ef8b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da157bf119df4c437c105774dc0513ef8b">INT_FTM1</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:224</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da1f862a8820c6dd0392fbd83450992fcc"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1f862a8820c6dd0392fbd83450992fcc">INT_PIT0</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:229</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_aaef0682db07857a89bbc31b6436126cd"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#aaef0682db07857a89bbc31b6436126cd">UART_MemMap::TPL</a></div><div class="ttdeci">uint8_t TPL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18054</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a86f547f97e9ad1895c1fb03ae9c25931"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a86f547f97e9ad1895c1fb03ae9c25931">ETB_MemMap::CLAIMSET</a></div><div class="ttdeci">uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7757</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a15b207ed583494bf9e0ed363c0b974bf"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a15b207ed583494bf9e0ed363c0b974bf">USBHS_MemMap::EPPRIME</a></div><div class="ttdeci">uint32_t EPPRIME</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19366</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a3e49aeb27f3613fd01a17a3c76e785b7"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a3e49aeb27f3613fd01a17a3c76e785b7">UART_MemMap::C2</a></div><div class="ttdeci">uint8_t C2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18014</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_abb1cb9e6415fb7a020856a400197b7bf"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#abb1cb9e6415fb7a020856a400197b7bf">TPIU_MemMap::FIFODATA0</a></div><div class="ttdeci">uint32_t FIFODATA0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17588</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_aa4497a28e03196ee5a3d4c6cf8a7892f"><div class="ttname"><a href="struct_e_t_f___mem_map.html#aa4497a28e03196ee5a3d4c6cf8a7892f">ETF_MemMap::CIDR2</a></div><div class="ttdeci">uint32_t CIDR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7955</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_aa11e0d070ab0917209b9dbd000f0dd3f"><div class="ttname"><a href="struct_e_t_f___mem_map.html#aa11e0d070ab0917209b9dbd000f0dd3f">ETF_MemMap::CIDR0</a></div><div class="ttdeci">uint32_t CIDR0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7953</div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html_aa788d49d34c42aeb411ed6b43f1a7c42"><div class="ttname"><a href="struct_c_a_n___mem_map.html#aa788d49d34c42aeb411ed6b43f1a7c42">CAN_MemMap::RXMGMASK</a></div><div class="ttdeci">uint32_t RXMGMASK</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1912</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a39ea12b8e20431f54f8c6ba9f08bfc1b"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a39ea12b8e20431f54f8c6ba9f08bfc1b">DMA_MemMap::SSRT</a></div><div class="ttdeci">uint8_t SSRT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4860</div></div>
<div class="ttc" id="struct_r_n_g___mem_map_html_a00c023d8dafb81ac55c86b3ad8decb3d"><div class="ttname"><a href="struct_r_n_g___mem_map.html#a00c023d8dafb81ac55c86b3ad8decb3d">RNG_MemMap::ER</a></div><div class="ttdeci">uint32_t ER</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15185</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a60f0b13c9094057219dc6cbddd5e9f4a"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a60f0b13c9094057219dc6cbddd5e9f4a">USBHS_MemMap::USBINTR</a></div><div class="ttdeci">uint32_t USBINTR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19341</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_aa793447f43fa77759b6eaf1620bed4bc"><div class="ttname"><a href="struct_c_m_p___mem_map.html#aa793447f43fa77759b6eaf1620bed4bc">CMP_MemMap::FPR</a></div><div class="ttdeci">uint8_t FPR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3116</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_a3fe55f0243869b50fc54acb9c194d970"><div class="ttname"><a href="struct_c_m_p___mem_map.html#a3fe55f0243869b50fc54acb9c194d970">CMP_MemMap::SCR</a></div><div class="ttdeci">uint8_t SCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3117</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html">LLWU_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:11326</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da85ad0f9a1ced0f06590ea4f679caaa5e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85ad0f9a1ced0f06590ea4f679caaa5e">INT_UART3_ERR</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:213</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_aed09f864d4f1afe57f146ff72949c3d2"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#aed09f864d4f1afe57f146ff72949c3d2">UART_MemMap::WN7816</a></div><div class="ttdeci">uint8_t WN7816</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18042</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a4b1c487fee64f94a40d5f170865fe466"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a4b1c487fee64f94a40d5f170865fe466">FTM_MemMap::SC</a></div><div class="ttdeci">uint32_t SC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9251</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html"><div class="ttname"><a href="struct_s_c_b___mem_map.html">SCB_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:15571</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html"><div class="ttname"><a href="struct_i2_c___mem_map.html">I2C_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:10091</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a14380d508e161af3b794962e7c3f8abb"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a14380d508e161af3b794962e7c3f8abb">TSI_MemMap::GENCS</a></div><div class="ttdeci">uint32_t GENCS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17742</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a570d957a418225583181a432b9aed5f9"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a570d957a418225583181a432b9aed5f9">DDR_MemMap::CR57</a></div><div class="ttdeci">uint32_t CR57</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4059</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a21c4d78f89b6495cdcd781c34f483f42"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a21c4d78f89b6495cdcd781c34f483f42">ETB_MemMap::CIDR2</a></div><div class="ttdeci">uint32_t CIDR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7776</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a22553d476505bf3416a55f681a70774e"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a22553d476505bf3416a55f681a70774e">SPI_MemMap::PUSHR_SLAVE</a></div><div class="ttdeci">uint32_t PUSHR_SLAVE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17098</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5d0dfade417a909132a45d11a02d9212"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5d0dfade417a909132a45d11a02d9212">INT_LCD</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:258</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_aa3d2abe1fdd440a05339c38d377a2ee6"><div class="ttname"><a href="struct_r_t_c___mem_map.html#aa3d2abe1fdd440a05339c38d377a2ee6">RTC_MemMap::WAR</a></div><div class="ttdeci">uint32_t WAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15318</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a7d783546e1ce7f9a661f7e0167f4ebcb"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a7d783546e1ce7f9a661f7e0167f4ebcb">ENET_MemMap::RMON_T_COL</a></div><div class="ttdeci">uint32_t RMON_T_COL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6852</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_aedfa93977c4f622bd7bc6c223a02f9c2"><div class="ttname"><a href="struct_c_a_u___mem_map.html#aedfa93977c4f622bd7bc6c223a02f9c2">CAU_MemMap::DIRECT</a></div><div class="ttdeci">uint32_t DIRECT[16]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2498</div></div>
<div class="ttc" id="group___sys_tick___peripheral_html_ga19e2a0c9400dcdfd462a92ca83cff253"><div class="ttname"><a href="group___sys_tick___peripheral.html#ga19e2a0c9400dcdfd462a92ca83cff253">SysTick_MemMapPtr</a></div><div class="ttdeci">struct SysTick_MemMap * SysTick_MemMapPtr</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_abf0fc2738afe793c35be489ddee5c0e0"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#abf0fc2738afe793c35be489ddee5c0e0">TPIU_MemMap::PID3</a></div><div class="ttdeci">uint32_t PID3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17607</div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a69e6005b95d37157e53bfcd24535c55e"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a69e6005b95d37157e53bfcd24535c55e">MCM_MemMap::ISCR</a></div><div class="ttdeci">uint32_t ISCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12277</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a52fa9a2cc14dede00bf01a39590a757d"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a52fa9a2cc14dede00bf01a39590a757d">CAU_MemMap::STR_CA</a></div><div class="ttdeci">uint32_t STR_CA[9]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2506</div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_afa315c39ebd4ef380b7f8d67a88d4f82"><div class="ttname"><a href="struct_s_i_m___mem_map.html#afa315c39ebd4ef380b7f8d67a88d4f82">SIM_MemMap::CLKDIV1</a></div><div class="ttdeci">uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:16450</div></div>
<div class="ttc" id="group___l_l_w_u___peripheral_html_ga03cfefad45ecbfeb2cd16eb85ccfe186"><div class="ttname"><a href="group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186">LLWU_MemMapPtr</a></div><div class="ttdeci">struct LLWU_MemMap * LLWU_MemMapPtr</div></div>
<div class="ttc" id="struct_c_a_u___mem_map_html_a064a59c5835525e09b7ce745abf8ba50"><div class="ttname"><a href="struct_c_a_u___mem_map.html#a064a59c5835525e09b7ce745abf8ba50">CAU_MemMap::ADR_CASR</a></div><div class="ttdeci">uint32_t ADR_CASR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:2508</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da583a0ed6cb60e1073bb5cabfe6b08ea7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da583a0ed6cb60e1073bb5cabfe6b08ea7">INT_SPI2</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:189</div></div>
<div class="ttc" id="group___a_d_c___peripheral_html_ga1673c677bf7c0ca339c8563e06de75fa"><div class="ttname"><a href="group___a_d_c___peripheral.html#ga1673c677bf7c0ca339c8563e06de75fa">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_MemMap * ADC_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da4c6ff8c0214fa9baef175ac04842ad63"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4c6ff8c0214fa9baef175ac04842ad63">INT_PORTB</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:249</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_aeff584aa52340d7c66dc06789ad05310"><div class="ttname"><a href="struct_m_c_g___mem_map.html#aeff584aa52340d7c66dc06789ad05310">MCG_MemMap::SC</a></div><div class="ttdeci">uint8_t SC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12005</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a4555ab88b0e4f56c44b30d549b5b0666"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a4555ab88b0e4f56c44b30d549b5b0666">UART_MemMap::WP7816T0</a></div><div class="ttdeci">uint8_t WP7816T0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18039</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a2b2e76382397765dc17649102ba96c3f"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a2b2e76382397765dc17649102ba96c3f">ENET_MemMap::RMON_R_RESVD_0</a></div><div class="ttdeci">uint32_t RMON_R_RESVD_0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6882</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_ac88e35951301365fcf3ca39e3f75e018"><div class="ttname"><a href="struct_d_m_a___mem_map.html#ac88e35951301365fcf3ca39e3f75e018">DMA_MemMap::DCHPRI11</a></div><div class="ttdeci">uint8_t DCHPRI11</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4878</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a3b1e0279007d57c1cfed8081face0169"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a3b1e0279007d57c1cfed8081face0169">ENET_MemMap::RMON_R_BC_PKT</a></div><div class="ttdeci">uint32_t RMON_R_BC_PKT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6875</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a5ccf7fdc501a4680af746af378cf6ea8"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a5ccf7fdc501a4680af746af378cf6ea8">ENET_MemMap::RMON_R_CRC_ALIGN</a></div><div class="ttdeci">uint32_t RMON_R_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6877</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html_a64ad86546fe53058b6fdd5ca1252f7c2"><div class="ttname"><a href="struct_c_m_p___mem_map.html#a64ad86546fe53058b6fdd5ca1252f7c2">CMP_MemMap::DACCR</a></div><div class="ttdeci">uint8_t DACCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3118</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_aa8170562fdbb48e8ade84f0992479a98"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#aa8170562fdbb48e8ade84f0992479a98">AIPS_MemMap::PACRJ</a></div><div class="ttdeci">uint32_t PACRJ</div><div class="ttdef"><b>Definition:</b> MK70F12.h:736</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_a6c1a7b2233d1c876439a885960f24960"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#a6c1a7b2233d1c876439a885960f24960">LMEM_MemMap::PCCCR</a></div><div class="ttdeci">uint32_t PCCCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11577</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_a6111e18f3da7c8c12b1fdc2e584a74be"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#a6111e18f3da7c8c12b1fdc2e584a74be">FTFE_MemMap::FSEC</a></div><div class="ttdeci">uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8995</div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html_adf38ec6a1c7381ff5e894b4f2fc2af1e"><div class="ttname"><a href="struct_d_w_t___mem_map.html#adf38ec6a1c7381ff5e894b4f2fc2af1e">DWT_MemMap::CYCCNT</a></div><div class="ttdeci">uint32_t CYCCNT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6637</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html">TPIU_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:17575</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0d9a9fe9cc8ea8d5831cb1c1e11b88a8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0d9a9fe9cc8ea8d5831cb1c1e11b88a8">INT_Usage_Fault</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:151</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a1243aa3b80b401c703ae05fb205957e2"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a1243aa3b80b401c703ae05fb205957e2">USBHS_MemMap::GPTIMER1LD</a></div><div class="ttdeci">uint32_t GPTIMER1LD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19328</div></div>
<div class="ttc" id="group___s_c_b___peripheral_html_ga08aca299c99cac47121d9e64e7b8e1cf"><div class="ttname"><a href="group___s_c_b___peripheral.html#ga08aca299c99cac47121d9e64e7b8e1cf">SCB_MemMapPtr</a></div><div class="ttdeci">struct SCB_MemMap * SCB_MemMapPtr</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a23b580e1655533bb112fd6e4d2a60e71"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a23b580e1655533bb112fd6e4d2a60e71">USBHS_MemMap::HWHOST</a></div><div class="ttdeci">uint32_t HWHOST</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19321</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a1e90b98887869de05cc981b80e2f50b4"><div class="ttname"><a href="struct_i2_s___mem_map.html#a1e90b98887869de05cc981b80e2f50b4">I2S_MemMap::TCR1</a></div><div class="ttdeci">uint32_t TCR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10318</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aec8499ed3e3703b3b6582cb99ccdf01b"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aec8499ed3e3703b3b6582cb99ccdf01b">ENET_MemMap::RSFL</a></div><div class="ttdeci">uint32_t RSFL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6830</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da943116757858206ac76d4ea8d6097d2a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da943116757858206ac76d4ea8d6097d2a">INT_CAN0_Wake_Up</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:195</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a50621a015b23211a706aa74180fa4689"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a50621a015b23211a706aa74180fa4689">UART_MemMap::BDH</a></div><div class="ttdeci">uint8_t BDH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18011</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ad78aef04412250c47f943c007ad2eed2"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ad78aef04412250c47f943c007ad2eed2">ADC_MemMap::CLMD</a></div><div class="ttdeci">uint32_t CLMD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:332</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a5dd80d7a64d93b113f306641b42d4365"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a5dd80d7a64d93b113f306641b42d4365">DMA_MemMap::ERQ</a></div><div class="ttdeci">uint32_t ERQ</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4852</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a43cd2057b8fcb847375a18e4638f923e"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a43cd2057b8fcb847375a18e4638f923e">ETF_MemMap::ITATBCTR1</a></div><div class="ttdeci">uint32_t ITATBCTR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7931</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da650ff0afe07d81502c46c8eae280d54d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da650ff0afe07d81502c46c8eae280d54d">INT_DMA11_DMA27</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:172</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a17e03138a07af56c6f742f0140fff491"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a17e03138a07af56c6f742f0140fff491">USBHS_MemMap::USB_SBUSCFG</a></div><div class="ttdeci">uint32_t USB_SBUSCFG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19330</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a29563dba3e22c074a37699e7210938dc"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a29563dba3e22c074a37699e7210938dc">DDR_MemMap::CR09</a></div><div class="ttdeci">uint32_t CR09</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4011</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aa39dedc8da290763fa121dc4c99dc5a4"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aa39dedc8da290763fa121dc4c99dc5a4">ADC_MemMap::CFG2</a></div><div class="ttdeci">uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:315</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ad374b6ac57c02483f0c5a5ad2db6dd5e"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ad374b6ac57c02483f0c5a5ad2db6dd5e">ETM_MemMap::CIDR2</a></div><div class="ttdeci">uint32_t CIDR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8138</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a28e2d519809c574a0b4c3161bfe16545"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a28e2d519809c574a0b4c3161bfe16545">ENET_MemMap::ATVR</a></div><div class="ttdeci">uint32_t ATVR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6900</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_afa51ab59e5a495de076915024e3e6adf"><div class="ttname"><a href="struct_f_p_b___mem_map.html#afa51ab59e5a495de076915024e3e6adf">FPB_MemMap::PID7</a></div><div class="ttdeci">uint32_t PID7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8870</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_aace11e44cee29095fe7c0bf683039f57"><div class="ttname"><a href="struct_n_v___mem_map.html#aace11e44cee29095fe7c0bf683039f57">NV_MemMap::FPROT2</a></div><div class="ttdeci">uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13141</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_ac033788854eae485a1d9a238c06abcdc"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#ac033788854eae485a1d9a238c06abcdc">USBHS_MemMap::DCIVERSION</a></div><div class="ttdeci">uint16_t DCIVERSION</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19336</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a346a8b8c5c2c675e6297aaa1f14798df"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a346a8b8c5c2c675e6297aaa1f14798df">MCG_MemMap::C8</a></div><div class="ttdeci">uint8_t C8</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12010</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a1132bf279f207a39e89f2fab3d384308"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a1132bf279f207a39e89f2fab3d384308">ETF_MemMap::PIDR3</a></div><div class="ttdeci">uint32_t PIDR3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7952</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a8b0075986e58bcb446db27764e369135"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a8b0075986e58bcb446db27764e369135">FTM_MemMap::CNTIN</a></div><div class="ttdeci">uint32_t CNTIN</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9258</div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a65ee0333e0d5c462c7dd8c2402bf93be"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a65ee0333e0d5c462c7dd8c2402bf93be">MCG_MemMap::S</a></div><div class="ttdeci">uint8_t S</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12003</div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html_aa9e41db6fcfefe83fb92326832bb0eb1"><div class="ttname"><a href="struct_f_m_c___mem_map.html#aa9e41db6fcfefe83fb92326832bb0eb1">FMC_MemMap::DATA_ML</a></div><div class="ttdeci">uint32_t DATA_ML</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8580</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a8f38f88c8652ae9e793d53c519dd657e"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a8f38f88c8652ae9e793d53c519dd657e">ETM_MemMap::EEVR</a></div><div class="ttdeci">uint32_t EEVR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8090</div></div>
<div class="ttc" id="group___o_s_c___peripheral_html_gaaa685163f549fdf24c28ec9b400310b5"><div class="ttname"><a href="group___o_s_c___peripheral.html#gaaa685163f549fdf24c28ec9b400310b5">OSC_MemMapPtr</a></div><div class="ttdeci">struct OSC_MemMap * OSC_MemMapPtr</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_af4ac7a20bb8f381f2f77e21ed14d5e91"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#af4ac7a20bb8f381f2f77e21ed14d5e91">AIPS_MemMap::PACRH</a></div><div class="ttdeci">uint32_t PACRH</div><div class="ttdef"><b>Definition:</b> MK70F12.h:734</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html"><div class="ttname"><a href="struct_p_i_t___mem_map.html">PIT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:14216</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_aa3e215825b6d333e5ee6ef35541b0474"><div class="ttname"><a href="struct_i2_s___mem_map.html#aa3e215825b6d333e5ee6ef35541b0474">I2S_MemMap::TCR2</a></div><div class="ttdeci">uint32_t TCR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10319</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a17104676a5c5f73116d9d0df087f06e4"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a17104676a5c5f73116d9d0df087f06e4">USBHS_MemMap::PERIODICLISTBASE</a></div><div class="ttdeci">uint32_t PERIODICLISTBASE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19346</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_a01bd648b1caa9b6626636fce386b496d"><div class="ttname"><a href="struct_p_d_b___mem_map.html#a01bd648b1caa9b6626636fce386b496d">PDB_MemMap::MOD</a></div><div class="ttdeci">uint32_t MOD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13996</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ab238ef6c9d2d68fb2d905ee901e63717"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ab238ef6c9d2d68fb2d905ee901e63717">UART_MemMap::PCTL</a></div><div class="ttdeci">uint8_t PCTL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18049</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a35f3831166bce45afb02d6cfa594fd84"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a35f3831166bce45afb02d6cfa594fd84">LCDC_MemMap::LCCMR</a></div><div class="ttdeci">uint32_t LCCMR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10936</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a4a5d6f9d53dc792e4cd280791bdda559"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a4a5d6f9d53dc792e4cd280791bdda559">DMA_MemMap::DCHPRI22</a></div><div class="ttdeci">uint8_t DCHPRI22</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4891</div></div>
<div class="ttc" id="group___r_f_s_y_s___peripheral_html_gaea9e2f6aeeb4976615e3c3dd87acff9e"><div class="ttname"><a href="group___r_f_s_y_s___peripheral.html#gaea9e2f6aeeb4976615e3c3dd87acff9e">RFSYS_MemMapPtr</a></div><div class="ttdeci">struct RFSYS_MemMap * RFSYS_MemMapPtr</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_af8727047a9c7ea717dcfb8f94061b6a3"><div class="ttname"><a href="struct_i2_s___mem_map.html#af8727047a9c7ea717dcfb8f94061b6a3">I2S_MemMap::RMR</a></div><div class="ttdeci">uint32_t RMR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10341</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ad0d6e8aa41799a8c53de16163b293e44"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ad0d6e8aa41799a8c53de16163b293e44">ENET_MemMap::RMON_T_DROP</a></div><div class="ttdeci">uint32_t RMON_T_DROP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6843</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da57f5dcdf98d02d85eca17653b12d527a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da57f5dcdf98d02d85eca17653b12d527a">INT_FTM3</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:262</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_a73effe5217fb833a57c7e84707e5ebe6"><div class="ttname"><a href="struct_c_r_c___mem_map.html#a73effe5217fb833a57c7e84707e5ebe6">CRC_MemMap::GPOLYHL</a></div><div class="ttdeci">uint8_t GPOLYHL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3481</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_a0eb14eade4d91bd2f2f82910d633e0aa"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#a0eb14eade4d91bd2f2f82910d633e0aa">WDOG_MemMap::STCTRLL</a></div><div class="ttdeci">uint16_t STCTRLL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20161</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dad5fd70f882bc7291fe67890047d9aa51"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad5fd70f882bc7291fe67890047d9aa51">INT_UART3_RX_TX</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:212</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">INT_PORTD</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:251</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_aa106970486025d57f6bd43ce99ce1b2a"><div class="ttname"><a href="struct_i_t_m___mem_map.html#aa106970486025d57f6bd43ce99ce1b2a">ITM_MemMap::CID0</a></div><div class="ttdeci">uint32_t CID0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10749</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da948dc73301abae91f52a2f5f5988624d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da948dc73301abae91f52a2f5f5988624d">INT_ADC2</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:263</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a3aa12aba05d8d4c73c27c316a0f422cc"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a3aa12aba05d8d4c73c27c316a0f422cc">UART_MemMap::S3</a></div><div class="ttdeci">uint8_t S3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18057</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a5dd1dc0a32b487c3c6aae50e585fa322"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a5dd1dc0a32b487c3c6aae50e585fa322">DMA_MemMap::DCHPRI12</a></div><div class="ttdeci">uint8_t DCHPRI12</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4885</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html_a99390c5764693e07c37d40ead441a7a4"><div class="ttname"><a href="struct_p_i_t___mem_map.html#a99390c5764693e07c37d40ead441a7a4">PIT_MemMap::MCR</a></div><div class="ttdeci">uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14217</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a1f6d13a29acd05c39533ebb6616cc67a"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a1f6d13a29acd05c39533ebb6616cc67a">TPIU_MemMap::ITATBCTR2</a></div><div class="ttdeci">uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17589</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_a4d271cf6da70b234d27d64eae216d3b7"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#a4d271cf6da70b234d27d64eae216d3b7">LMEM_MemMap::PSCCVR</a></div><div class="ttdeci">uint32_t PSCCVR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11587</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_ac81db3c26b1cda460f57d07a6ec530e8"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#ac81db3c26b1cda460f57d07a6ec530e8">ENET_MemMap::RDAR</a></div><div class="ttdeci">uint32_t RDAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6801</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da77234e5468594dbab85701348b229763"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da77234e5468594dbab85701348b229763">INT_CMP2</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:222</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a4554fe80ffc64089e17a03de67cb47a1"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a4554fe80ffc64089e17a03de67cb47a1">LCDC_MemMap::LAUSCR</a></div><div class="ttdeci">uint32_t LAUSCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10957</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a47d12785dc2fc2afa376e2398c7619f1"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a47d12785dc2fc2afa376e2398c7619f1">LLWU_MemMap::F3</a></div><div class="ttdeci">uint8_t F3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11334</div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html_a30e7ebe0ffb0e9d97cbfa85d65e17cbb"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html#a30e7ebe0ffb0e9d97cbfa85d65e17cbb">AIPS_MemMap::PACRM</a></div><div class="ttdeci">uint32_t PACRM</div><div class="ttdef"><b>Definition:</b> MK70F12.h:739</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a13d399a89566e622c5de92668f520768"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a13d399a89566e622c5de92668f520768">USB_MemMap::FRMNUML</a></div><div class="ttdeci">uint8_t FRMNUML</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18767</div></div>
<div class="ttc" id="group___r_c_m___peripheral_html_ga787b1c58d947f0b81c2502227dd0396b"><div class="ttname"><a href="group___r_c_m___peripheral.html#ga787b1c58d947f0b81c2502227dd0396b">RCM_MemMapPtr</a></div><div class="ttdeci">struct RCM_MemMap * RCM_MemMapPtr</div></div>
<div class="ttc" id="group___f_b___peripheral_html_gaebb09d71e958c6590cf946799cb4aa11"><div class="ttname"><a href="group___f_b___peripheral.html#gaebb09d71e958c6590cf946799cb4aa11">FB_MemMapPtr</a></div><div class="ttdeci">struct FB_MemMap * FB_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a5a471e968aca953fb748c16b10d56939"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a5a471e968aca953fb748c16b10d56939">ETB_MemMap::STS</a></div><div class="ttdeci">uint32_t STS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7736</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a48487302ccd8b48c11c7781bbc65ed2a"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a48487302ccd8b48c11c7781bbc65ed2a">DMA_MemMap::DCHPRI1</a></div><div class="ttdeci">uint8_t DCHPRI1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4872</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_ac61eff507f744f947ebf311e4d0a3767"><div class="ttname"><a href="struct_u_s_b___mem_map.html#ac61eff507f744f947ebf311e4d0a3767">USB_MemMap::BDTPAGE1</a></div><div class="ttdeci">uint8_t BDTPAGE1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18765</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_abbf29c929817b57dbec256343e066a85"><div class="ttname"><a href="struct_t_s_i___mem_map.html#abbf29c929817b57dbec256343e066a85">TSI_MemMap::SCANC</a></div><div class="ttdeci">uint32_t SCANC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17743</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_a38a4f2f5e205a3efabe1b57a630df44a"><div class="ttname"><a href="struct_n_f_c___mem_map.html#a38a4f2f5e205a3efabe1b57a630df44a">NFC_MemMap::CMD1</a></div><div class="ttdeci">uint32_t CMD1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12834</div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html"><div class="ttname"><a href="struct_t_s_i___mem_map.html">TSI_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:17741</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a86aaba02227a45a333f72565b0bec378"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a86aaba02227a45a333f72565b0bec378">USB_MemMap::ENDPT</a></div><div class="ttdeci">uint8_t ENDPT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18780</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a6474aa986b81a5477bbe4cb6a2dfe377"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a6474aa986b81a5477bbe4cb6a2dfe377">SPI_MemMap::MCR</a></div><div class="ttdeci">uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17086</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a24ac79f5d070330282c6c0feae3cbcc1"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a24ac79f5d070330282c6c0feae3cbcc1">ITM_MemMap::TPR</a></div><div class="ttdeci">uint32_t TPR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10734</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_a84f64d9ce40acaa01380dab13bc5b5ea"><div class="ttname"><a href="struct_f_t_m___mem_map.html#a84f64d9ce40acaa01380dab13bc5b5ea">FTM_MemMap::PWMLOAD</a></div><div class="ttdeci">uint32_t PWMLOAD</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9277</div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html_a014fa5ea0f1cc6c7bcf8ee762185fbe1"><div class="ttname"><a href="struct_f_m_c___mem_map.html#a014fa5ea0f1cc6c7bcf8ee762185fbe1">FMC_MemMap::PFB23CR</a></div><div class="ttdeci">uint32_t PFB23CR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8573</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a9fa7ceaef6263bb4f389dd0b62517a9e"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a9fa7ceaef6263bb4f389dd0b62517a9e">ETM_MemMap::PDSR</a></div><div class="ttdeci">uint32_t PDSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8108</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a135d6824f41332aa21abb897832a19a4"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a135d6824f41332aa21abb897832a19a4">ETB_MemMap::DEVID</a></div><div class="ttdeci">uint32_t DEVID</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7764</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aedabd39592fecde58ed77f69468a34a0"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aedabd39592fecde58ed77f69468a34a0">ENET_MemMap::RMON_R_P128TO255</a></div><div class="ttdeci">uint32_t RMON_R_P128TO255</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6885</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a2aaa8427d80f12629e4b41da62d1e195"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a2aaa8427d80f12629e4b41da62d1e195">DDR_MemMap::CR21</a></div><div class="ttdeci">uint32_t CR21</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4023</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_a695321526b4704fe0e93fe59e4c88cce"><div class="ttname"><a href="struct_f_p_b___mem_map.html#a695321526b4704fe0e93fe59e4c88cce">FPB_MemMap::PID5</a></div><div class="ttdeci">uint32_t PID5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8868</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_a538891793ff7ccfae685d49a0603dc77"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#a538891793ff7ccfae685d49a0603dc77">TPIU_MemMap::PID5</a></div><div class="ttdeci">uint32_t PID5</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17601</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_afae44bbca4dbe8fa13517fbc57aaf8c1"><div class="ttname"><a href="struct_d_m_a___mem_map.html#afae44bbca4dbe8fa13517fbc57aaf8c1">DMA_MemMap::DCHPRI6</a></div><div class="ttdeci">uint8_t DCHPRI6</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4875</div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html"><div class="ttname"><a href="struct_c_m_p___mem_map.html">CMP_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:3113</div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_af178d6003a18eb7452c51edcec14ec5d"><div class="ttname"><a href="struct_s_c_b___mem_map.html#af178d6003a18eb7452c51edcec14ec5d">SCB_MemMap::DFSR</a></div><div class="ttdeci">uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15587</div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html_a40b7b381e217d2602c20861e371511fd"><div class="ttname"><a href="struct_s_p_i___mem_map.html#a40b7b381e217d2602c20861e371511fd">SPI_MemMap::RXFR1</a></div><div class="ttdeci">uint32_t RXFR1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17107</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_a4cd3b43b213defbaa07381a32b24af67"><div class="ttname"><a href="struct_c_r_c___mem_map.html#a4cd3b43b213defbaa07381a32b24af67">CRC_MemMap::GPOLYL</a></div><div class="ttdeci">uint16_t GPOLYL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3474</div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html_ae7c166006427c82d21b88417313cf511"><div class="ttname"><a href="struct_c_r_c___mem_map.html#ae7c166006427c82d21b88417313cf511">CRC_MemMap::GPOLYHU</a></div><div class="ttdeci">uint8_t GPOLYHU</div><div class="ttdef"><b>Definition:</b> MK70F12.h:3482</div></div>
<div class="ttc" id="struct_u_s_b_h_s___mem_map_html_a6e662d447a64545a849155847fd1850d"><div class="ttname"><a href="struct_u_s_b_h_s___mem_map.html#a6e662d447a64545a849155847fd1850d">USBHS_MemMap::EPCOMPLETE</a></div><div class="ttdeci">uint32_t EPCOMPLETE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:19369</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_abc933198128768f22ed4f8acec589c2f"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#abc933198128768f22ed4f8acec589c2f">ENET_MemMap::TDAR</a></div><div class="ttdeci">uint32_t TDAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6802</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_afb3f200b95047ddd2dc4b045887ebfa3"><div class="ttname"><a href="struct_i_t_m___mem_map.html#afb3f200b95047ddd2dc4b045887ebfa3">ITM_MemMap::STIM_READ</a></div><div class="ttdeci">uint32_t STIM_READ[32]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10728</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_ab5fa4c4c247ee0b9798e7cfc904a2d8b"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#ab5fa4c4c247ee0b9798e7cfc904a2d8b">FTFE_MemMap::FCCOBA</a></div><div class="ttdeci">uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9006</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_a47f7c6593b849324f2b1eeca43fda4c7"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#a47f7c6593b849324f2b1eeca43fda4c7">ENET_MemMap::TDSR</a></div><div class="ttdeci">uint32_t TDSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6827</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a23a2344d2bcccb1d642214ffa2d011cc"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a23a2344d2bcccb1d642214ffa2d011cc">SDHC_MemMap::ADMAES</a></div><div class="ttdeci">uint32_t ADMAES</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15928</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_a840c4c5791c39bad3cfa7140aaab0a1f"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#a840c4c5791c39bad3cfa7140aaab0a1f">AXBS_MemMap::PRS</a></div><div class="ttdeci">uint32_t PRS</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1705</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_a211af10ff66759da8bd2712f3d26ad8a"><div class="ttname"><a href="struct_i2_c___mem_map.html#a211af10ff66759da8bd2712f3d26ad8a">I2C_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10094</div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html"><div class="ttname"><a href="struct_m_p_u___mem_map.html">MPU_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:12485</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_ac2300c7c40e63ca712d0ec5180332f4b"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#ac2300c7c40e63ca712d0ec5180332f4b">UART_MemMap::C1</a></div><div class="ttdeci">uint8_t C1</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18013</div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html_a37fb3d809a70ce9bd67dcc87483064c5"><div class="ttname"><a href="struct_p_d_b___mem_map.html#a37fb3d809a70ce9bd67dcc87483064c5">PDB_MemMap::INTC</a></div><div class="ttdeci">uint32_t INTC</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14007</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_ae1ae024bcbfeb8890f2715de2be3e874"><div class="ttname"><a href="struct_d_d_r___mem_map.html#ae1ae024bcbfeb8890f2715de2be3e874">DDR_MemMap::CR19</a></div><div class="ttdeci">uint32_t CR19</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4021</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a33d99fb4c1d69a6ca62e0e3442f07a95"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a33d99fb4c1d69a6ca62e0e3442f07a95">ITM_MemMap::PID0</a></div><div class="ttdeci">uint32_t PID0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10745</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daf0f6b37ddc5325bf71d88f5883bd9e2d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf0f6b37ddc5325bf71d88f5883bd9e2d">INT_DMA0_DMA16</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:161</div></div>
<div class="ttc" id="group___c_r_c___peripheral_html_ga65ec00368ee39504a8a83cd736901b84"><div class="ttname"><a href="group___c_r_c___peripheral.html#ga65ec00368ee39504a8a83cd736901b84">CRC_MemMapPtr</a></div><div class="ttdeci">struct CRC_MemMap * CRC_MemMapPtr</div></div>
<div class="ttc" id="struct_n_v___mem_map_html_ae4e87676d4d9881d1d60af4176b6d6f5"><div class="ttname"><a href="struct_n_v___mem_map.html#ae4e87676d4d9881d1d60af4176b6d6f5">NV_MemMap::BACKKEY4</a></div><div class="ttdeci">uint8_t BACKKEY4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13139</div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html_a0d2552c73fb3c6ed5f336d7df1249151"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html#a0d2552c73fb3c6ed5f336d7df1249151">PORT_MemMap::DFCR</a></div><div class="ttdeci">uint32_t DFCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:14467</div></div>
<div class="ttc" id="struct_l_c_d_c___mem_map_html_a31fb3217bf9eb1ecda85e0c2769c955d"><div class="ttname"><a href="struct_l_c_d_c___mem_map.html#a31fb3217bf9eb1ecda85e0c2769c955d">LCDC_MemMap::LGWSAR</a></div><div class="ttdeci">uint32_t LGWSAR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10949</div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html_ae113185bb92abeaaa996a345b28d33a8"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html#ae113185bb92abeaaa996a345b28d33a8">TPIU_MemMap::CID4</a></div><div class="ttdeci">uint32_t CID4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:17611</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a936082703bd7b18447b8edeeaa3c0c4f"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a936082703bd7b18447b8edeeaa3c0c4f">ADC_MemMap::CLP0</a></div><div class="ttdeci">uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> MK70F12.h:330</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a49d085205e5533bde644d064121739f2"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a49d085205e5533bde644d064121739f2">ETM_MemMap::LSR</a></div><div class="ttdeci">uint32_t LSR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8124</div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___mem_map_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___mem_map.html">DMAMUX_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:6512</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daed8d40f19fca52851081ae08681c4e4c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daed8d40f19fca52851081ae08681c4e4c">INT_DMA15_DMA31</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:176</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aeb3539c7a6972f6d038cf191a2aa6c5b"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aeb3539c7a6972f6d038cf191a2aa6c5b">ENET_MemMap::PALR</a></div><div class="ttdeci">uint32_t PALR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6815</div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html_a87d65236c6baf792a723600b0623eca5"><div class="ttname"><a href="struct_u_s_b___mem_map.html#a87d65236c6baf792a723600b0623eca5">USB_MemMap::IDCOMP</a></div><div class="ttdeci">uint8_t IDCOMP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18737</div></div>
<div class="ttc" id="group___core_debug___peripheral_html_gaa548220bc91b12bd49065fe752579fcd"><div class="ttname"><a href="group___core_debug___peripheral.html#gaa548220bc91b12bd49065fe752579fcd">CoreDebug_MemMapPtr</a></div><div class="ttdeci">struct CoreDebug_MemMap * CoreDebug_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html_a955a81d9c5e73e129ca965fa226bfde8"><div class="ttname"><a href="struct_e_t_f___mem_map.html#a955a81d9c5e73e129ca965fa226bfde8">ETF_MemMap::PIDR4</a></div><div class="ttdeci">uint32_t PIDR4</div><div class="ttdef"><b>Definition:</b> MK70F12.h:7945</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a97cac628a8a40a8369eb7339bd12cb3f"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a97cac628a8a40a8369eb7339bd12cb3f">UART_MemMap::ET7816</a></div><div class="ttdeci">uint8_t ET7816</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18044</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">INT_I2C1</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:186</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a663b17c8696f979ed804d4aee9048f8a"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a663b17c8696f979ed804d4aee9048f8a">DDR_MemMap::CR08</a></div><div class="ttdeci">uint32_t CR08</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4010</div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_a84fdf2d8e40d91c4ad620512aaca152b"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#a84fdf2d8e40d91c4ad620512aaca152b">LLWU_MemMap::FILT2</a></div><div class="ttdeci">uint8_t FILT2</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11336</div></div>
<div class="ttc" id="struct_e_n_e_t___mem_map_html_aafb1b9be07fdb0ed86bec13c6d12079d"><div class="ttname"><a href="struct_e_n_e_t___mem_map.html#aafb1b9be07fdb0ed86bec13c6d12079d">ENET_MemMap::IEEE_T_DEF</a></div><div class="ttdeci">uint32_t IEEE_T_DEF</div><div class="ttdef"><b>Definition:</b> MK70F12.h:6865</div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html_a0cd6f004d85bdf3734763af74927cd2f"><div class="ttname"><a href="struct_i_t_m___mem_map.html#a0cd6f004d85bdf3734763af74927cd2f">ITM_MemMap::CID3</a></div><div class="ttdeci">uint32_t CID3</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10752</div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html_aacdd40604d98720d58618c5e9f0fb0fd"><div class="ttname"><a href="struct_f_t_m___mem_map.html#aacdd40604d98720d58618c5e9f0fb0fd">FTM_MemMap::OUTINIT</a></div><div class="ttdeci">uint32_t OUTINIT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9262</div></div>
<div class="ttc" id="struct_n_f_c___mem_map_html_ae368f579cd01d726ce07b35082b929ac"><div class="ttname"><a href="struct_n_f_c___mem_map.html#ae368f579cd01d726ce07b35082b929ac">NFC_MemMap::CFG</a></div><div class="ttdeci">uint32_t CFG</div><div class="ttdef"><b>Definition:</b> MK70F12.h:12846</div></div>
<div class="ttc" id="struct_d_d_r___mem_map_html_a0ba795cf9fec601e947772a28e6bab4f"><div class="ttname"><a href="struct_d_d_r___mem_map.html#a0ba795cf9fec601e947772a28e6bab4f">DDR_MemMap::CR12</a></div><div class="ttdeci">uint32_t CR12</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4014</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a5c2f7031c23749513028d0f35f833756"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a5c2f7031c23749513028d0f35f833756">UART_MemMap::SFIFO</a></div><div class="ttdeci">uint8_t SFIFO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18029</div></div>
<div class="ttc" id="struct_e_w_m___mem_map_html"><div class="ttname"><a href="struct_e_w_m___mem_map.html">EWM_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:8293</div></div>
<div class="ttc" id="struct_r_f_v_b_a_t___mem_map_html"><div class="ttname"><a href="struct_r_f_v_b_a_t___mem_map.html">RFVBAT_MemMap</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:15082</div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html_a6d1b4fe68ed53926b57392e7ad582469"><div class="ttname"><a href="struct_r_t_c___mem_map.html#a6d1b4fe68ed53926b57392e7ad582469">RTC_MemMap::LR</a></div><div class="ttdeci">uint32_t LR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:15311</div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html_a417658a729224de65052153f5c2cc419"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html#a417658a729224de65052153f5c2cc419">NVIC_MemMap::STIR</a></div><div class="ttdeci">uint32_t STIR[1]</div><div class="ttdef"><b>Definition:</b> MK70F12.h:13340</div></div>
<div class="ttc" id="struct_i2_c___mem_map_html_acba6223219d3887b1ba085cf199bf84a"><div class="ttname"><a href="struct_i2_c___mem_map.html#acba6223219d3887b1ba085cf199bf84a">I2C_MemMap::S</a></div><div class="ttdeci">uint8_t S</div><div class="ttdef"><b>Definition:</b> MK70F12.h:10095</div></div>
<div class="ttc" id="struct_f_b___mem_map_html_a02c1e1542339e83d168a52e763f60228"><div class="ttname"><a href="struct_f_b___mem_map.html#a02c1e1542339e83d168a52e763f60228">FB_MemMap::CSMR</a></div><div class="ttdeci">uint32_t CSMR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8403</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5e5fc14ae3766cca25d9723efdfaadc5"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e5fc14ae3766cca25d9723efdfaadc5">INT_CAN1_Bus_Off</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:199</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a2afbf716d5118bddf32eb285fbb15460"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a2afbf716d5118bddf32eb285fbb15460">UART_MemMap::IE</a></div><div class="ttdeci">uint8_t IE</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18055</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_abd479b210960b55ac943bdc01be221c1"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#abd479b210960b55ac943bdc01be221c1">FTFE_MemMap::FCCOB9</a></div><div class="ttdeci">uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9007</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">INT_Initial_Program_Counter</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:146</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a741dca013188d8a9bd49fed8277b4cbd"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a741dca013188d8a9bd49fed8277b4cbd">UART_MemMap::RIDT</a></div><div class="ttdeci">uint8_t RIDT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18062</div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html_acdaa312f2de037db4f203b9cfd303772"><div class="ttname"><a href="struct_f_p_b___mem_map.html#acdaa312f2de037db4f203b9cfd303772">FPB_MemMap::REMAP</a></div><div class="ttdeci">uint32_t REMAP</div><div class="ttdef"><b>Definition:</b> MK70F12.h:8864</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da121268a6127769826858611502ee7ff7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da121268a6127769826858611502ee7ff7">INT_DMA8_DMA24</a></div><div class="ttdef"><b>Definition:</b> MK70F12.h:169</div></div>
<div class="ttc" id="struct_f_t_f_e___mem_map_html_ad2c7b03da2909050081c4e293bedcbab"><div class="ttname"><a href="struct_f_t_f_e___mem_map.html#ad2c7b03da2909050081c4e293bedcbab">FTFE_MemMap::FEPROT</a></div><div class="ttdeci">uint8_t FEPROT</div><div class="ttdef"><b>Definition:</b> MK70F12.h:9014</div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html_a2ce5a77ef35f55b7f60a11757dbd758f"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html#a2ce5a77ef35f55b7f60a11757dbd758f">WDOG_MemMap::TOVALL</a></div><div class="ttdeci">uint16_t TOVALL</div><div class="ttdef"><b>Definition:</b> MK70F12.h:20163</div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html_a6ad16328066eeb949b4ee3d4a67776be"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html#a6ad16328066eeb949b4ee3d4a67776be">UART_MemMap::PFIFO</a></div><div class="ttdeci">uint8_t PFIFO</div><div class="ttdef"><b>Definition:</b> MK70F12.h:18027</div></div>
<div class="ttc" id="struct_l_m_e_m___mem_map_html_a9002773a5254b5d1ebb9a46218ef21c4"><div class="ttname"><a href="struct_l_m_e_m___mem_map.html#a9002773a5254b5d1ebb9a46218ef21c4">LMEM_MemMap::PSCLCR</a></div><div class="ttdeci">uint32_t PSCLCR</div><div class="ttdef"><b>Definition:</b> MK70F12.h:11585</div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_ae019ec14abd676615a5828fef3dde919"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#ae019ec14abd676615a5828fef3dde919">AXBS_MemMap::MGPCR7</a></div><div class="ttdeci">uint32_t MGPCR7</div><div class="ttdef"><b>Definition:</b> MK70F12.h:1724</div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html_a0d6eeca1fee4d374b6e129415925227f"><div class="ttname"><a href="struct_d_m_a___mem_map.html#a0d6eeca1fee4d374b6e129415925227f">DMA_MemMap::DCHPRI21</a></div><div class="ttdeci">uint8_t DCHPRI21</div><div class="ttdef"><b>Definition:</b> MK70F12.h:4892</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c0ff5681a137e2c2e20d2725833255a5.html">Static_Code</a></li><li class="navelem"><a class="el" href="dir_2d5cfa160c55743520bc06b416d178ef.html">IO_Map</a></li><li class="navelem"><a class="el" href="_m_k70_f12_8h.html">MK70F12.h</a></li>
    <li class="footer">Generated on Fri Aug 14 2015 10:46:03 for Lab1 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
