<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>O5E: eQADC_OPS.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.3 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    </ul>
  </div>
<h1>eQADC_OPS.c</h1><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*********************************************************************************************/</span>
<a name="l00002"></a>00002 <span class="comment">/* FILE NAME: eQADC_OPS.c                                                                    */</span>
<a name="l00003"></a>00003 <span class="comment">/*                                                                                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* DESCRIPTION:                                                                              */</span>
<a name="l00005"></a>00005 <span class="comment">/* This file contains functions for the MPC5554 to initialize and                            */</span>
<a name="l00006"></a>00006 <span class="comment">/* Perform conversion on a Fast and Slow eMIOS Triggered 4 Variable Queue on ADC0 and ADC1   */</span>
<a name="l00007"></a>00007 <span class="comment">/* Mostly DUMMY VaRiables for the Moment                                                     */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                                           */</span>
<a name="l00009"></a>00009 <span class="comment">/*===========================================================================================*/</span>
<a name="l00010"></a>00010 <span class="comment">/* REV      AUTHOR         DATE          DESCRIPTION OF CHANGE                               */</span>
<a name="l00011"></a>00011 <span class="comment">/* ---      -----------    ----------    ---------------------                               */</span>
<a name="l00012"></a>00012 <span class="comment">/* 2.1      P. Schlein     14/Sep/11     Rename Queues                                       */</span>
<a name="l00013"></a>00013 <span class="comment">/* 2.0      P. Schlein     20/Aug/11     Add Second Queue                                    */</span>
<a name="l00014"></a>00014 <span class="comment">/* 1.1      P. Schlein     28/July/11    Redesign for Full Queue Ops                         */</span>
<a name="l00015"></a>00015 <span class="comment">/* 1.1      P. Schlein     5/July/11     Rescale for 6600 RPM                                */</span>
<a name="l00016"></a>00016 <span class="comment">/* 1.0      P. Schlein     16/Mar/10     Initial version-from Cookbook                       */</span>
<a name="l00017"></a>00017 <span class="comment">/*********************************************************************************************/</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 <span class="preprocessor">#include &quot;config.h&quot;</span>
<a name="l00020"></a>00020 <span class="preprocessor">#include &quot;eQADC_OPS.h&quot;</span>
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 <span class="comment">/*********************************************************************************************/</span>
<a name="l00023"></a>00023 <span class="comment">/*                      Global Declarations                                                  */</span>
<a name="l00024"></a>00024 <span class="comment">/*********************************************************************************************/</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026    vuint32_t ADC_CmdQ0 [4], ADC_CmdQ1 [4];
<a name="l00027"></a>00027    vuint16_t ADC_RsltQ0 [8], ADC_RsltQ1 [8]; <span class="comment">// Includes Timestamps with Each Data Point</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="comment">/*********************************************************************************************/</span>
<a name="l00030"></a>00030 <span class="comment">/*********************************************************************************************/</span>
<a name="l00031"></a>00031 <span class="comment">/*                       C Code Functions                                                    */</span>
<a name="l00032"></a>00032 <span class="comment">/*********************************************************************************************/</span>
<a name="l00033"></a>00033  
<a name="l00034"></a>00034 <span class="comment">/*********************************************************************************************/</span>
<a name="l00035"></a>00035 <span class="comment">/* FUNCTION     : init_ADC                                                                   */</span>   
<a name="l00036"></a>00036 <span class="comment">/*                                                                                           */</span>
<a name="l00037"></a>00037 <span class="comment">/* PURPOSE      :  Initilaize the eQADC in 2 Steps-1st-Prep ADCs, 2nd-Config for User        */</span>
<a name="l00038"></a>00038 <span class="comment">/* INPUT NOTES  :  ADC_CLK Speed                                                             */</span>
<a name="l00039"></a>00039 <span class="comment">/*   12KRPM=200RPS=1200 Intake Events/sec (12 cylinders)                                     */</span>
<a name="l00040"></a>00040 <span class="comment">/*   10 bit accuracy for ADC_CLK&lt;=16mhz-see RM 19-3                                          */</span>
<a name="l00041"></a>00041 <span class="comment">/*   @132mhz, divide by 22=ob01010, yields 375K Samples/sec-see RM Table 19-47, 18-89        */</span>
<a name="l00042"></a>00042 <span class="comment">/*                                                                                           */</span>
<a name="l00043"></a>00043 <span class="comment">/* RETURN NOTES : None                                                                       */</span>
<a name="l00044"></a>00044 <span class="comment">/* WARNING      : S&amp;B &quot;MPC5554 Revealed&quot; Used as Reference with Caution!                     */</span>
<a name="l00045"></a>00045 <span class="comment">/*********************************************************************************************/</span>
<a name="l00046"></a>00046 <span class="keywordtype">void</span> init_ADC(<span class="keywordtype">void</span>) {
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="comment">/* Note:  eQADC Conversion Command Format-see RM 19.4.1.2.1, 19-50, pg 780                   */</span>
<a name="l00049"></a>00049 <span class="comment">/*     First Byte=EOQ, PAUSE, &quot;000&quot;, Ext BufrBit, BufrNmbr=ADC0 or 1, CALibration,           */</span>
<a name="l00050"></a>00050 <span class="comment">/*     Second Byte=MsgTag for RFIFO-5, LngSmplTime-(4-5), TimeStmpReq-(6) ,                  */</span>
<a name="l00051"></a>00051 <span class="comment">/*                           Format=Right Justified-(7),                                     */</span> 
<a name="l00052"></a>00052 <span class="comment">/*     Third Byte=Channel Number, Fourth Byte=&quot;0x00&quot;                                         */</span>
<a name="l00053"></a>00053 <span class="comment">/*     Internal Channels-40-44-see Revealed pg273                                            */</span>
<a name="l00054"></a>00054 <span class="comment">/* Note: Timestamp affects, in eDMA-DLAST_SGA, BITER and CITER                               */</span>
<a name="l00055"></a>00055  
<a name="l00056"></a>00056    <span class="comment">//FAST Queue-On ADC0  </span>
<a name="l00057"></a>00057    ADC_CmdQ0 [0] = 0x00020500;   <span class="comment">// Enable Time Stamp; Convert Channel 5, RV2 input to TOOTHGEN </span>
<a name="l00058"></a>00058    ADC_CmdQ0 [1] = 0x00020400;   <span class="comment">// Enable Time Stamp; Convert Channel 4, RV1 input=MAP, AN4, B8 </span>
<a name="l00059"></a>00059    ADC_CmdQ0 [2] = 0x00022800;   <span class="comment">// Enable Time Stamp; Convert Channel 40, VRH </span>
<a name="l00060"></a>00060    ADC_CmdQ0 [3] = 0x40022900;   <span class="comment">// Enable Time Stamp; Convert Channel 41, VRL</span>
<a name="l00061"></a>00061                                <span class="comment">// Wait For Trigger</span>
<a name="l00062"></a>00062                                                                                                  
<a name="l00063"></a>00063    <span class="comment">//SLOW Queue-On ADC1=B/N=1, RFIFO1=Msg Tag=1 </span>
<a name="l00064"></a>00064    ADC_CmdQ1 [0] = 0x02100400;   <span class="comment">// Disable Time Stamp; Convert Channel 4, RV1 input=MAP, AN4, B8 </span>
<a name="l00065"></a>00065    ADC_CmdQ1 [1] = 0x02102A00;   <span class="comment">// Disable Time Stamp; Convert Channel 42,(VRH-VRL)/2  </span>
<a name="l00066"></a>00066    ADC_CmdQ1 [2] = 0x02102B00;   <span class="comment">// Disable Time Stamp; Convert Channel 43,.75*(VRH-VRL)  </span>
<a name="l00067"></a>00067    ADC_CmdQ1 [3] = 0x42102C00;   <span class="comment">// Disable Time Stamp; Convert Channel 44,.25*(VRH-VRL)  </span>
<a name="l00068"></a>00068                                <span class="comment">// Wait For Trigger</span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="comment">/*********************************************************************************************/</span>
<a name="l00071"></a>00071 <span class="comment">/*                       Prepare ADCs for User Mode                                          */</span>
<a name="l00072"></a>00072 <span class="comment">/*********************************************************************************************/</span>
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="comment">/* eQADC Module Configuration Register-see RM 19.3.2.1, 19-15, pg 745                        */</span>
<a name="l00075"></a>00075     EQADC.MCR.R = 0x00000000;  <span class="comment">// Synchronous Serial Interface-Disable; Debug-Disable</span>
<a name="l00076"></a>00076 
<a name="l00077"></a>00077 <span class="comment">/* eQADC Null Message Send Format Register-see RM 19.3.2.2, 19-16, pg 746                    */</span>
<a name="l00078"></a>00078      EQADC.NMSFR.R = 0x00000000;
<a name="l00079"></a>00079     
<a name="l00080"></a>00080 <span class="comment">/* eQADC Ext. Trigger Digital Filter Register-see RM 19.3.2.3, 19-17, pg 747                 */</span>
<a name="l00081"></a>00081      EQADC.ETDFR.R = 0x00000000;
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 <span class="comment">/* eQADC CFIFO Control RegisterS 0 and 1 (Note: 0-5 registers)-see RM 19.3.2.6, 19-20, pg 750*/</span>
<a name="l00084"></a>00084     EQADC.CFCR[0].R = 0x0010;  <span class="comment">// Single Scan Enable = 0</span>
<a name="l00085"></a>00085     EQADC.CFCR[1].R = 0x0010;  <span class="comment">// CFIFO Invalidate bit = 0</span>
<a name="l00086"></a>00086                                <span class="comment">// CFIFO Operation Mode = Software Triggered, Single Scan</span>
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 <span class="comment">/* eQADC Interrupt and DMA Control Registers 0 and 1-see RM 19.3.2.7, 19-22, pg 752          */</span>
<a name="l00089"></a>00089     EQADC.IDCR[0].R = 0x0000;  <span class="comment">// Non Coherency Interrupt = 0     </span>
<a name="l00090"></a>00090     EQADC.IDCR[1].R = 0x0000;  <span class="comment">// Trigger Overrun Interrupt = 0</span>
<a name="l00091"></a>00091                                <span class="comment">// Pause Interrupt = 0</span>
<a name="l00092"></a>00092                                <span class="comment">// End of Queue Interrupt = 0</span>
<a name="l00093"></a>00093                                <span class="comment">// CFIFO Underflow Interrupt = 0</span>
<a name="l00094"></a>00094                                <span class="comment">// CFIFO Fill Enable = 0</span>
<a name="l00095"></a>00095                                <span class="comment">// CFIFO Fill Select = Manual Mode = 0</span>
<a name="l00096"></a>00096                                <span class="comment">// RFIFO Overflow Interrupt = 0</span>
<a name="l00097"></a>00097                                <span class="comment">// RFIFO Drain = 0</span>
<a name="l00098"></a>00098                                <span class="comment">// RFIFO Drain Select = 0</span>
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="comment">/*********************************************************************************************/</span>
<a name="l00101"></a>00101 <span class="comment">/* Write Configuration Commands to Internal ADC Registers                                    */</span>
<a name="l00102"></a>00102 <span class="comment">/* -see RM 19.5.3, 19-113, pg 843                                                            */</span>
<a name="l00103"></a>00103 <span class="comment">/*                                                                                           */</span>
<a name="l00104"></a>00104 <span class="comment">/* PUSH Four Commands Only into CFIFO Using eQADC CFIFO Push Register                        */</span>
<a name="l00105"></a>00105 <span class="comment">/* -see RM 19.3.2.4, 19-18, pg 748                                                           */</span>
<a name="l00106"></a>00106 <span class="comment">/* Note:  eQADC Write Configuration Format-see RM 19.4.1.2.1, 19-53, pg 783                  */</span>
<a name="l00107"></a>00107 <span class="comment">/*     First Byte=EOQ, PAUSE Bit, &quot;000&quot;, ExtBufrBit,BN bit=ADC0 or 1, R/W=1/0,               */</span>
<a name="l00108"></a>00108 <span class="comment">/*     Next 2 Bytes=ADC Register High and Low Bytes,                                         */</span> 
<a name="l00109"></a>00109 <span class="comment">/*     Last Byte=ADC Register Address-see Table 19-25, 19-40, pg 770                         */</span>
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 <span class="comment">/* eQADC ADC Time Stamp Control Register (0)-see RM 19.3.3.2, 19-43, pg 773                  */</span>
<a name="l00112"></a>00112     EQADC.CFPR[0].B.CFPUSH = 0x00000802; <span class="comment">// ADC_TSCR = 0x0008=Clock divide=16     </span>
<a name="l00113"></a>00113                                          <span class="comment">// 0x02 is the register address</span>
<a name="l00114"></a>00114  
<a name="l00115"></a>00115 <span class="comment">/* eQADC ADC Time Base Counterl Register (0)-see RM 19.3.3.3, 19-44, pg 774                  */</span>
<a name="l00116"></a>00116     EQADC.CFPR[0].B.CFPUSH = 0x00000003; <span class="comment">// ADC_TBCR = 0x0000=     </span>
<a name="l00117"></a>00117                                          <span class="comment">// 0x03 is the register address</span>
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 <span class="comment">/* eQADC Initialize ADC0 Control Register-see RM 19.3.3.1, 19-40, pg 770                     */</span>
<a name="l00120"></a>00120     EQADC.CFPR[0].B.CFPUSH = 0x00801201; <span class="comment">// 0x00=EOQ=0, PAUSE, EB, BufrNmbr=0, R/W</span>
<a name="l00121"></a>00121                                              <span class="comment">// ADC0_CR = ADC Reg Hi/Lo=0x801F</span>
<a name="l00122"></a>00122                                             <span class="comment">// ADC0 Enable-Ready to Start-bit 0=1, &quot;000&quot;</span>
<a name="l00123"></a>00123                                             <span class="comment">// External Mux Disabled -bit 4=0, &quot;000000&quot;    </span>
<a name="l00124"></a>00124                                             <span class="comment">// Prescaler =22=0b01010=0x12=375K Samples/sec</span>
<a name="l00125"></a>00125                                          <span class="comment">// 0x01 is the register address</span>
<a name="l00126"></a>00126 
<a name="l00127"></a>00127 <span class="comment">/* eQADC Initialize ADC1 Control Register-see RM 19.3.3.1, 19-40, pg 770                     */</span>
<a name="l00128"></a>00128     EQADC.CFPR[0].B.CFPUSH = 0x82801F01; <span class="comment">// 0x82=EOQ=1, PAUSE, EB, BufrNmbr=1, R/W</span>
<a name="l00129"></a>00129                                              <span class="comment">// ADC1_CR = ADC Reg Hi/Lo=0x801F</span>
<a name="l00130"></a>00130                                            <span class="comment">// ADC0 Enable-Ready to Start-bit 0=1, &quot;000&quot;</span>
<a name="l00131"></a>00131                                            <span class="comment">// External Mux Disabled -bit 4=0, &quot;000000&quot;    </span>
<a name="l00132"></a>00132                                            <span class="comment">// Prescaler = 64=0b11111=0x1F=129K Samples/sec</span>
<a name="l00133"></a>00133                                          <span class="comment">// 0x01 is the register address</span>
<a name="l00134"></a>00134 
<a name="l00135"></a>00135 <span class="comment">/*********************************************************************************************/</span>
<a name="l00136"></a>00136 <span class="comment">/* Trigger CFIFO0 with Software Trigger, single Scan to Configure ADCx&#39;s                     */</span>
<a name="l00137"></a>00137 <span class="comment">/* -see RM 19.3.3.1, 19-40, pg 770                                                           */</span>
<a name="l00138"></a>00138     EQADC.CFCR[0].B.MODE = 0x01;         <span class="comment">// Left out of &quot;Revealed&quot;</span>
<a name="l00139"></a>00139         EQADC.CFCR[0].B.SSE = 0x01;  
<a name="l00140"></a>00140 <span class="comment">/* Wait for Triggered State end and Queue Done-see RM 19.3.2.11, 19-34, pg 764               */</span>
<a name="l00141"></a>00141 <span class="comment">/* Wait for Triggered State end and Queue Done-see RM 19.3.2.8, 19-24, pg 754                */</span>
<a name="l00142"></a>00142     <span class="keywordflow">while</span> (EQADC.FISR[0].B.EOQF == 0x0)  <span class="comment">// Serious Error in &quot;Revealed&quot;, Among Others... </span>
<a name="l00143"></a>00143     {}
<a name="l00144"></a>00144 <span class="comment">/* Now, Clear the End Of Queue Flag                                                          */</span>
<a name="l00145"></a>00145     EQADC.FISR[0].B.EOQF = 0x0;     
<a name="l00146"></a>00146 <span class="comment">/* Now, Disable Queue in Preparation for Queue Mode Change                                   */</span>
<a name="l00147"></a>00147 <span class="comment">/* -see RM 19.5.4, 19-114, pg 844                                                            */</span>
<a name="l00148"></a>00148     EQADC.CFCR[0].R = 0x0000; 
<a name="l00149"></a>00149 <span class="comment">/* Wait for Queue IDLE Before Changing to User Mode-see RM 19.3.2.11, 19-34, pg 764          */</span>
<a name="l00150"></a>00150     <span class="keywordflow">while</span> (EQADC.CFSR.B.CFS0 != 0x0)
<a name="l00151"></a>00151     {}
<a name="l00152"></a>00152 <span class="comment">/* Invalidate Command Queue                                                                  */</span>
<a name="l00153"></a>00153     EQADC.CFCR[0].B.CFINV = 1;
<a name="l00154"></a>00154     EQADC.CFCR[1].B.CFINV = 1;
<a name="l00155"></a>00155                  
<a name="l00156"></a>00156 <span class="comment">/*********************************************************************************************/</span>
<a name="l00157"></a>00157 <span class="comment">/*  Setup User Configuration for Both Queues                                                 */</span>
<a name="l00158"></a>00158 <span class="comment">/*********************************************************************************************/</span>
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="comment">/* eQADC Interrupt and DMA Control Register-see RM 19.3.2.7, 19-22, pg 752                   */</span>
<a name="l00161"></a>00161     EQADC.IDCR[0].R = 0x0303;  <span class="comment">// Non Coherency Interrupt = 0     </span>
<a name="l00162"></a>00162     EQADC.IDCR[1].R = 0x0303;  <span class="comment">// Trigger Overrun Interrupt = 0</span>
<a name="l00163"></a>00163                                <span class="comment">// Pause Interrupt = 0</span>
<a name="l00164"></a>00164                                <span class="comment">// End of Queue Interrupt = 0</span>
<a name="l00165"></a>00165                                <span class="comment">// CFIFO Underflow Interrupt = 0</span>
<a name="l00166"></a>00166                                <span class="comment">// CFIFO Fill Enable = 1</span>
<a name="l00167"></a>00167                                <span class="comment">// CFIFO Fill Select = 1, via eDMA</span>
<a name="l00168"></a>00168                                <span class="comment">// RFIFO Overflow Interrupt = 0</span>
<a name="l00169"></a>00169                                <span class="comment">// RFIFO Drain = 1</span>
<a name="l00170"></a>00170                                <span class="comment">// RFIFO Drain Select = 1, via eDMA</span>
<a name="l00171"></a>00171 
<a name="l00172"></a>00172 <span class="comment">/* eQADC CFIFO Control Register 0 (Note: 0-5 registers)-see RM 19.3.2.6, 19-20, pg 750       */</span>
<a name="l00173"></a>00173     EQADC.CFCR[0].B.MODE = 0x5;<span class="comment">// Rising Edge Ext.Trigger, Single Scan</span>
<a name="l00174"></a>00174     EQADC.CFCR[1].B.MODE = 0x5;
<a name="l00175"></a>00175         
<a name="l00176"></a>00176     EQADC.CFCR[0].B.SSE = 0x01;<span class="comment">// Single Scan Enable = 1, CFIFO Inval. bit = 0</span>
<a name="l00177"></a>00177     EQADC.CFCR[1].B.SSE = 0x01;                               
<a name="l00178"></a>00178                               
<a name="l00179"></a>00179 
<a name="l00180"></a>00180 }
<a name="l00181"></a>00181 
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address style="text-align: right;"><small>Generated on Mon Nov 14 12:33:03 2011 for O5E by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
