// Seed: 3903667711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(1'b0), .id_1(!(1'h0)), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    input tri id_5,
    input tri id_6,
    input wire id_7,
    input uwire id_8,
    input wand id_9,
    output supply1 id_10,
    output logic id_11
);
  wire id_13 = {1, 1'b0};
  initial id_11 = #1 1;
  or primCall (id_11, id_2, id_8, id_1, id_9, id_7, id_13, id_0, id_5, id_6);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
