# compile vhdl design source files
vhdl xil_defaultlib  \
"test_fifo_func_synth.vhd" \
"../../../../../test_fifo.0.vhd" \

# Do not sort compile order
nosort
