From 0a16a76b0dc8bdae037cbf43e955e62625e24d16 Mon Sep 17 00:00:00 2001
From: Renesas Electronics Corporation <someone@renesas.com>
Date: Wed, 11 Jan 2023 16:37:51 +0700
Subject: [PATCH 2/2] atf: bl31: setup IPMMU registers

---
 .../0002-bl31-setup-IPMMU-registers.patch     | 63 +++++++++++++++++++
 .../arm-trusted-firmware_git.bb               |  1 +
 2 files changed, 64 insertions(+)
 create mode 100755 meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware/0002-bl31-setup-IPMMU-registers.patch

diff --git a/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware/0002-bl31-setup-IPMMU-registers.patch b/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware/0002-bl31-setup-IPMMU-registers.patch
new file mode 100755
index 00000000..606d2f48
--- /dev/null
+++ b/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware/0002-bl31-setup-IPMMU-registers.patch
@@ -0,0 +1,63 @@
+From 6c43e74396b0142c3eb47cc0f1f66b8901e28193 Mon Sep 17 00:00:00 2001
+From: Renesas Electronics Corporation <someone@renesas.com>
+Date: Wed, 11 Jan 2023 16:17:29 +0700
+Subject: [PATCH 2/2] bl31: setup IPMMU registers
+
+---
+ plat/renesas/rcar_gen4/bl31_plat_setup.c  | 11 +++++++++++
+ plat/renesas/rcar_gen4/include/rcar_def.h | 11 +++++++++++
+ 2 files changed, 22 insertions(+)
+
+diff --git a/plat/renesas/rcar_gen4/bl31_plat_setup.c b/plat/renesas/rcar_gen4/bl31_plat_setup.c
+index eb208da6d..3ba75cc97 100644
+--- a/plat/renesas/rcar_gen4/bl31_plat_setup.c
++++ b/plat/renesas/rcar_gen4/bl31_plat_setup.c
+@@ -81,6 +81,16 @@ void bl31_plat_arch_setup(void)
+ 	rcar_pwrc_code_copy_to_system_ram();
+ }
+
++static void rcar_ipmmu_setup(void)
++{
++	mmio_write_32(IPMMU_MM_BASE + IMSAUXCTLR, 0x01000000);
++	mmio_write_32(IPMMU_MM_BASE + IMSCTLR, 0xC0000000);
++	mmio_write_32(IPMMU_BASE + IPMMU_DOMAIN_0 + IMSCTLR, 0xC0000000);
++	mmio_write_32(IPMMU_BASE + IPMMU_DOMAIN_1 + IMSCTLR, 0xC0000000);
++	mmio_write_32(IPMMU_BASE + IPMMU_DOMAIN_2 + IMSCTLR, 0xC0000000);
++	mmio_write_32(IPMMU_BASE + IPMMU_DOMAIN_4 + IMSCTLR, 0xC0000000);
++}
++
+ void bl31_platform_setup(void)
+ {
+ 	plat_rcar_gic_driver_init();
+@@ -98,6 +108,7 @@ void bl31_platform_setup(void)
+
+ 	plat_rcar_scmi_setup();
+ 	rcar_pwrc_setup();
++	rcar_ipmmu_setup();
+
+ 	/*
+ 	 * mask should match the kernel's MPIDR_HWID_BITMASK so the core can be
+diff --git a/plat/renesas/rcar_gen4/include/rcar_def.h b/plat/renesas/rcar_gen4/include/rcar_def.h
+index a644c400b..1ecf85a1e 100644
+--- a/plat/renesas/rcar_gen4/include/rcar_def.h
++++ b/plat/renesas/rcar_gen4/include/rcar_def.h
+@@ -119,6 +119,17 @@
+ /* CPUPWRCTLR */
+ #define CPUPWRCTLR_PWDN			U(0x00000001)
+
++/* IPMMU registers */
++#define IPMMU_BASE              U(0xEE000000)
++#define IPMMU_MM_BASE           U(0xEEFC0000)
++#define IPMMU_DOMAIN_0          U(0x480000)
++#define IPMMU_DOMAIN_1          U(0x4C0000)
++#define IPMMU_DOMAIN_2          U(0xD00000)
++#define IPMMU_DOMAIN_3          U(0xE00000)
++#define IPMMU_DOMAIN_4          U(0xD40000)
++#define IMSCTLR                 U(0x1500)
++#define IMSAUXCTLR              U(0x1504)
++
+ /* For DDR self refresh */
+ #define DBSC4_REG_BASE				UL(0xE6790000)
+ #define DBSC4_REG_DBSYSCNT0			(DBSC4_REG_BASE + UL(0x0100))
+--
+2.25.1
\ No newline at end of file
diff --git a/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb b/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb
index 4de26d87..5cb222cd 100644
--- a/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb
+++ b/meta-rcar-gateway/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb
@@ -15,6 +15,7 @@ SRCREV = "036ac52ca689f1f0491f4cf5fec3d646dc4cd46c"

 SRC_URI_append = "\
         file://0001-bl31-transfer-control-to-BL33-at-EL2.patch \
+        file://0002-bl31-setup-IPMMU-registers.patch \
 "

 PV = "v2.5+renesas+git${SRCPV}"
--
2.25.1

