

================================================================
== Vivado HLS Report for 'convolution'
================================================================
* Date:           Thu Dec 26 09:44:43 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        edge_prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.17|        0.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 5.17ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read22 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_read2)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read2_cast = zext i4 %p_read22 to i32"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_cast = sext i3 %p_read_3 to i32"
ST_1 : Operation 8 [1/1] (3.42ns)   --->   "%tmp_15 = mul nsw i32 %p_read_2, %p_read_cast" [edge_prj/main.c:77]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_1 = shl i32 %tmp_15, 1" [edge_prj/main.c:77]
ST_1 : Operation 10 [1/1] (3.42ns)   --->   "%tmp_15_2 = mul nsw i32 %p_read_1, %p_read2_cast" [edge_prj/main.c:77]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp = add i32 %tmp_1, %tmp_15" [edge_prj/main.c:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_2 = shl i32 %tmp_15_2, 1" [edge_prj/main.c:77]
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_15_2, %tmp_2" [edge_prj/main.c:77]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%value_2_2_2 = add nsw i32 %tmp, %tmp1" [edge_prj/main.c:77]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "ret i32 %value_2_2_2" [edge_prj/main.c:80]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.125ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	wire read on port 'p_read3' [6]  (0 ns)
	'mul' operation ('tmp_15', edge_prj/main.c:77) [11]  (3.42 ns)
	'add' operation ('tmp', edge_prj/main.c:77) [14]  (1.02 ns)
	'add' operation ('value_2_2_2', edge_prj/main.c:77) [17]  (0.731 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
