

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'
================================================================
* Date:           Sun Dec 10 18:03:28 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.324 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       52|       52| 0.520 us | 0.520 us |   53|   53| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_282  |dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0  |       50|       50| 0.500 us | 0.500 us |   51|   51| function |
        |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_322  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s        |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      5|    6260|   8924|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    347|    -|
|Register         |        -|      -|    1401|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    7661|   9613|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       7|     18|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_282  |dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0  |        0|      5|  5747|  8668|    0|
    |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_322  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s        |        0|      0|   513|   256|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                      |                                                                |        0|      5|  6260|  8924|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_943_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_954_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_897_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_908_p2        |     +    |      0|  0|  39|          32|           1|
    |and_ln289_1_fu_848_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_854_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_842_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state53           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_704           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_881           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op224  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_796_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_2_fu_816_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_3_fu_836_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_786_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_892_p2       |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln317_fu_938_p2       |   icmp   |      0|  0|  18|          32|           3|
    |select_ln323_fu_959_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_913_p3     |  select  |      0|  0|  32|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 342|         327|          27|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  233|         54|    1|         54|
    |ap_phi_mux_storemerge_phi_fu_275_p4  |   15|          3|   32|         96|
    |pX_2                                 |    9|          2|   32|         64|
    |pY_2                                 |    9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n          |    9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n          |    9|          2|    1|          2|
    |sX_2                                 |    9|          2|   32|         64|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  347|         79|  137|        358|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_1191                                                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                                                               |  53|   0|   53|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_282_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_1_reg_1174                                                                   |   1|   0|    1|          0|
    |icmp_ln289_reg_1164                                                                     |   1|   0|    1|          0|
    |kernel_data_V_1_0_ret_reg_1034                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_10                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_10_ret_reg_1069                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_11                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_11_ret_reg_1074                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_12_ret_reg_1014                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_13_ret_reg_1009                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_14_ret_reg_1004                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_15_ret_reg_999                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_16                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_16_ret_reg_1079                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_17                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_17_ret_reg_1084                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_18                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_18_ret_reg_1089                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_19                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_19_ret_reg_1094                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_1_ret_reg_1029                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_20                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_20_ret_reg_1099                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_21                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_21_ret_reg_1104                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_22                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_22_ret_reg_1109                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_23                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_23_ret_reg_1114                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_24_ret_reg_994                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_25_ret_reg_989                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_26_ret_reg_984                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_27_ret_reg_979                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_28                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_28_ret_reg_1119                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_29                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_29_ret_reg_1124                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_2_ret_reg_1024                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_30                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_30_ret_reg_1129                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_31                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_31_ret_reg_1134                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_32                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_32_ret_reg_1139                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_33                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_33_ret_reg_1144                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_34                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_34_ret_reg_1149                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_35                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_35_ret_reg_1154                                                         |  16|   0|   16|          0|
    |kernel_data_V_1_3_ret_reg_1019                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_4                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_4_ret_reg_1039                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_5                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_5_ret_reg_1044                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_6                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_6_ret_reg_1049                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_7                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_7_ret_reg_1054                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_8                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_8_ret_reg_1059                                                          |  16|   0|   16|          0|
    |kernel_data_V_1_9                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_9_ret_reg_1064                                                          |  16|   0|   16|          0|
    |pX_2                                                                                    |  32|   0|   32|          0|
    |pX_2_load_reg_1185                                                                      |  32|   0|   32|          0|
    |pY_2                                                                                    |  32|   0|   32|          0|
    |pY_2_load_reg_1179                                                                      |  32|   0|   32|          0|
    |sX_2                                                                                    |  32|   0|   32|          0|
    |sX_2_load_reg_1159                                                                      |  32|   0|   32|          0|
    |sY_2                                                                                    |  32|   0|   32|          0|
    |sY_2_load_reg_1169                                                                      |  32|   0|   32|          0|
    |tmp_data_0_V_reg_1195                                                                   |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1200                                                                   |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1205                                                                   |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1210                                                                   |  16|   0|   16|          0|
    |tmp_data_4_V_reg_1215                                                                   |  16|   0|   16|          0|
    |tmp_data_5_V_reg_1220                                                                   |  16|   0|   16|          0|
    |tmp_data_6_V_reg_1225                                                                   |  16|   0|   16|          0|
    |tmp_data_7_V_reg_1230                                                                   |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   |1401|   0| 1401|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_4_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_5_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_6_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_7_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|in_elem_data_0_V_read         |  in |   16|   ap_none  |                          in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |   16|   ap_none  |                          in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |   16|   ap_none  |                          in_elem_data_2_V_read                         |    scalar    |
|in_elem_data_3_V_read         |  in |   16|   ap_none  |                          in_elem_data_3_V_read                         |    scalar    |
|res_stream_V_data_0_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_4_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_5_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_6_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_7_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

