[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sat Mar 26 17:20:11 2022
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/asm_testsuite/tests/rv32ui-p-test2.vcd"
[dumpfile_mtime] "Sat Mar 26 17:08:01 2022"
[dumpfile_size] 2610471
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug.gtkw"
[timestart] 1
[size] 2560 1440
[pos] -1 -1
*-4.821385 63 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.genblk1.
[treeopen] friscv_testbench.friscv_testbench.genblk1.axi4l_ram.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.
[sst_width] 325
[signals_width] 476
[sst_expanded] 1
[sst_vpaned_height] 448
@c00200
-AXI4-lite RAM
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.aclk
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.aresetn
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_ar_lfsr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_araddr_s[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arid[7:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arid_s[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arready_lfsr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_r_lfsr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_raddr_empty
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_raddr_full
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_raddr_pull
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_random[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rcounter[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rd_position[7:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rvalid
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rvalid_lfsr[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wpull
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wr_position[7:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_aw_lfsr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awaddr_empty
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awaddr_full
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awaddr_s[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awid[7:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awid_s[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awready_lfsr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awaddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wdata_empty
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wdata_full
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wdata_s[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wpull
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wr_position[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wready
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wstrb[15:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wstrb_s[15:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_bready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_bvalid
@1401200
-AXI4-lite RAM
@c00200
-dCache
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.aclk
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_arready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_rready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_awready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_awvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_wvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_wdata[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_bready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.memfy_bvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arburst[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arcache[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arid[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arlen[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arlock[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arqos[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arready
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arregion[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arsize[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_rlast
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_rready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awaddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awburst[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awcache[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awid[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awlen[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awlock[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awqos[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awready
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awregion[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awsize[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_wlast
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_bready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.dcache_bvalid
@1401200
-dCache
@800200
-memfy
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.aclk
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.aresetn
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.addr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.arready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.arvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy_exceptions[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy_ready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy_valid
@200
-
@1000200
-memfy
@c00200
-control
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.aclk
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.aresetn
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.cfsm[3:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.arprot[2:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.arready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.rdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.rready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.rvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.branching
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.cant_jump
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.cant_lui_auipc
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.cant_process
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.cant_sys
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_busy
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_exceptions[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_fenceinfo[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_instbus[85:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_ready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_valid
@1401200
-control
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.proc_busy
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.proc_exceptions[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.proc_fenceinfo[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.proc_instbus[85:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.proc_instbus_p[85:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.proc_instbus_q[85:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.proc_ready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.proc_valid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.i_inst
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.ls_inst
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.m_inst
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.alu_ready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.alu_valid
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.m_ready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.m_valid
@29
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy_ready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy_valid
[pattern_trace] 1
[pattern_trace] 0
