# decade_clock_verilog
Dev plan:
- Phase 1:
  + 1 reset switch (0: counts, 1: reset back to 00:00:00, 01/01/2024)
  + 1 control switch (for hr, min, sec, day, mon, year)
  + 
- Phase 2:
