verilog xil_defaultlib --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test2023.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/sim/bd_36cd.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_36cd_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_1/sim/design_1_system_ila_0_1.v" \
"../../../bd/design_1/ip/design_1_D_trig_0_0/sim/design_1_D_trig_0_0.v" \
"../../../bd/design_1/ip/design_1_D_trig_0_1/sim/design_1_D_trig_0_1.v" \
"../../../bd/design_1/ip/design_1_system_ila_FM_0/bd_0/sim/bd_ac61.v" \
"../../../bd/design_1/ip/design_1_system_ila_FM_0/bd_0/ip/ip_0/sim/bd_ac61_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_FM_0/sim/design_1_system_ila_FM_0.v" \
"../../../bd/design_1/ip/design_1_DAC8830_WR_0_0/sim/design_1_DAC8830_WR_0_0.v" \
"../../../bd/design_1/ip/design_1_DAC8830_spi_0_0/sim/design_1_DAC8830_spi_0_0.v" \
"../../../bd/design_1/ip/design_1_DAC8830_WR_0_1/sim/design_1_DAC8830_WR_0_1.v" \
"../../../bd/design_1/ip/design_1_DAC8830_spi_0_1/sim/design_1_DAC8830_spi_0_1.v" \
"../../../bd/design_1/ip/design_1_system_ila_FM_2/bd_0/sim/bd_6de0.v" \
"../../../bd/design_1/ip/design_1_system_ila_FM_2/bd_0/ip/ip_0/sim/bd_6de0_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_FM_2/sim/design_1_system_ila_FM_2.v" \
"../../../bd/design_1/ip/design_1_MOV_VPP_TOP_0_0/sim/design_1_MOV_VPP_TOP_0_0.v" \
"../../../bd/design_1/ip/design_1_MOV_VPP_TOP_1_0/sim/design_1_MOV_VPP_TOP_1_0.v" \
"../../../bd/design_1/ip/design_1_D_trig_0_2/sim/design_1_D_trig_0_2.v" \
"../../../bd/design_1/ip/design_1_system_ila_VPP_0/bd_0/sim/bd_a0b7.v" \
"../../../bd/design_1/ip/design_1_system_ila_VPP_0/bd_0/ip/ip_0/sim/bd_a0b7_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_VPP_0/sim/design_1_system_ila_VPP_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_AM_0/bd_0/sim/bd_d860.v" \
"../../../bd/design_1/ip/design_1_system_ila_AM_0/bd_0/ip/ip_0/sim/bd_d860_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_AM_0/sim/design_1_system_ila_AM_0.v" \
"../../../bd/design_1/ip/design_1_FREQ_counter_0_0/sim/design_1_FREQ_counter_0_0.v" \
"../../../bd/design_1/ip/design_1_FREQ_counter_0_1/sim/design_1_FREQ_counter_0_1.v" \
"../../../bd/design_1/ip/design_1_clock_1M_0_0/sim/design_1_clock_1M_0_0.v" \
"../../../bd/design_1/ip/design_1_LTC2248_0_0/sim/design_1_LTC2248_0_0.v" \
"../../../bd/design_1/ip/design_1_FREQ_counter_FM_0/sim/design_1_FREQ_counter_FM_0.v" \
"../../../bd/design_1/ip/design_1_PSK_OUT_0_0/sim/design_1_PSK_OUT_0_0.v" \
"../../../bd/design_1/ip/design_1_DATA_SELE_0_0/sim/design_1_DATA_SELE_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_VPP_1/bd_0/sim/bd_6076.v" \
"../../../bd/design_1/ip/design_1_system_ila_VPP_1/bd_0/ip/ip_0/sim/bd_6076_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_VPP_1/sim/design_1_system_ila_VPP_1.v" \
"../../../bd/design_1/ip/design_1_AM_DM_0_0/sim/design_1_AM_DM_0_0.v" \
"../../../bd/design_1/ip/design_1_MOV_RMS_0_1/sim/design_1_MOV_RMS_0_1.v" \
"../../../bd/design_1/ip/design_1_MOV_RMS_AM_0/sim/design_1_MOV_RMS_AM_0.v" \
"../../../bd/design_1/ip/design_1_MOV_RMS_FM_1/sim/design_1_MOV_RMS_FM_1.v" \
"../../../bd/design_1/ip/design_1_FM_DM_0_0/sim/design_1_FM_DM_0_0.v" \
"../../../bd/design_1/ip/design_1_PSK_DM_0_0/sim/design_1_PSK_DM_0_0.v" \
"../../../bd/design_1/ip/design_1_AD5664_WR_0_0/sim/design_1_AD5664_WR_0_0.v" \
"../../../bd/design_1/ip/design_1_AD5664_spi_0_0/sim/design_1_AD5664_spi_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_SELE_0/bd_0/sim/bd_53e6.v" \
"../../../bd/design_1/ip/design_1_system_ila_SELE_0/bd_0/ip/ip_0/sim/bd_53e6_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_SELE_0/sim/design_1_system_ila_SELE_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
