<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.1 (Version 2021.1.0.17)</text>
<text>Date: Mon Jan 10 14:51:51 2022
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S005</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>aufgabe1</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\ds-02\Documents\DISY\aufgabe1_synth\synthesis\aufgabe1.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>39</cell>
 <cell>6060</cell>
 <cell>0.64</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>17</cell>
 <cell>6060</cell>
 <cell>0.28</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>252</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>26</cell>
 <cell>84</cell>
 <cell>30.95</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>26</cell>
 <cell>84</cell>
 <cell>30.95</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>38</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>11</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>10</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>11</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>2</cell>
 <cell>8</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>39</cell>
 <cell>17</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>39</cell>
 <cell>17</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>1</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>14</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>12</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 14</cell>
 <cell> 12</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : clk_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: clk_ibuf_RNIVTI2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : rst_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: rst_ibuf_RNIUUM5/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt4_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt4[0]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt4_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt4[1]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/sw_out[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/sw_out_1[3]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/sw_out[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/sw_out_1[2]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/sw_out[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/sw_out_1[1]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/sw_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/sw_out_1[0]</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : rst_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: rst_ibuf</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt14_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt14[0]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt14_Z[13]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt14[13]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt14_Z[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt14[12]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt4_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt4[0]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt4_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt4[1]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/sw_out[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/sw_out_1[3]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/sw_out[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/sw_out_1[2]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/sw_out[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/sw_out_1[1]</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/sw_out[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/sw_out_1[0]</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : rst_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: rst_ibuf</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt14_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt14[0]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt14_Z[13]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt14[13]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : u1/cnt14_Z[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: u1/cnt14[12]</cell>
</row>
</table>
</doc>
