// Seed: 86083796
module module_0;
  always id_1 <= 1;
  assign module_1.type_3 = "";
  wire id_2;
endmodule
macromodule module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = !$display(id_2) | -1;
  string id_3 = "", id_4;
  assign id_1 = 1;
  parameter id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0
);
  assign id_2 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_6;
  module_0 modCall_1 ();
  assign id_1.id_6[1] = id_2[(-1^-1)];
  wire id_7 = id_3;
endmodule
