#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 20 18:36:01 2018
# Process ID: 66684
# Log file: F:/FPGA_Study/MB_demo/MB_demo/planAhead_run_1/planAhead.log
# Journal file: F:/FPGA_Study/MB_demo/MB_demo/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/FPGA_Study/MB_demo/MB_demo/pa.fromHdl.tcl
# create_project -name MB_demo -dir "F:/FPGA_Study/MB_demo/MB_demo/planAhead_run_1" -part xc6slx16ftg256-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "mis603_soc_top.ucf" [current_fileset -constrset]
Adding file 'F:/FPGA_Study/MB_demo/MB_demo/mis603_soc_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {mis603_soc/mis603_soc_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top mis603_soc_top $srcset
# add_files [list {mis603_soc_top.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {F:/FPGA_Study/MB_demo/MB_demo/mis603_soc.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {F:/FPGA_Study/MB_demo/MB_demo/mis603_soc_axi4lite_0_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {F:/FPGA_Study/MB_demo/MB_demo/mis603_soc_clock_generator_0_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {F:/FPGA_Study/MB_demo/MB_demo/mis603_soc_microblaze_0_dlmb_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {F:/FPGA_Study/MB_demo/MB_demo/mis603_soc_microblaze_0_ilmb_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {F:/FPGA_Study/MB_demo/MB_demo/mis603_soc_microblaze_0_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16ftg256-2
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "F:/FPGA_Study/MB_demo/MB_demo/mis603_soc/mis603_soc_top.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'mis603_soc' instantiated as 'mis603_soc_i' [F:/FPGA_Study/MB_demo/MB_demo/mis603_soc/mis603_soc_top.v:17]
Resolution: File names need to match cell names: an EDIF definition will be found in mis603_soc.edf; an HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ftg256/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [F:/FPGA_Study/MB_demo/MB_demo/mis603_soc_top.ucf]
Finished Parsing UCF File [F:/FPGA_Study/MB_demo/MB_demo/mis603_soc_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c387fcc1
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 729.402 ; gain = 162.652
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See F:/FPGA_Study/MB_demo/MB_demo\planAhead_pid66684.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Apr 20 18:37:42 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
