Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 18 12:18:29 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_changeScene_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_changeScene_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_changeScene_reg[2]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: ats/ec1/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec1/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ats/ec2/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/ec2/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ats/ec2/hitEnemy_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ats/newpic_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ls/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[18].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[19].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[20].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[21].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[22].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[23].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[24].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[25].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ls/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.881        0.000                      0                  245        0.143        0.000                      0                  245        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.881        0.000                      0                  245        0.143        0.000                      0                  245        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 0.795ns (16.649%)  route 3.980ns (83.351%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    vga_sync_unit/CLK
    SLICE_X50Y9          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=29, routed)          2.509     8.117    vga_sync_unit/Q[0]
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.241 r  vga_sync_unit/h_count_reg[7]_i_2/O
                         net (fo=2, routed)           0.855     9.096    vga_sync_unit/h_count_reg[7]_i_2_n_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I2_O)        0.153     9.249 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.616     9.865    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.433    14.774    vga_sync_unit/CLK
    SLICE_X46Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)       -0.252    14.747    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.996ns (21.814%)  route 3.570ns (78.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    vga_sync_unit/CLK
    SLICE_X50Y9          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=29, routed)          2.458     8.067    vga_sync_unit/Q[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I1_O)        0.152     8.219 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.338     8.557    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.883 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.774     9.656    vga_sync_unit/v_count_reg0
    SLICE_X48Y23         FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    vga_sync_unit/CLK
    SLICE_X48Y23         FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.797    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.996ns (21.701%)  route 3.594ns (78.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    vga_sync_unit/CLK
    SLICE_X50Y9          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=29, routed)          2.458     8.067    vga_sync_unit/Q[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I1_O)        0.152     8.219 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.338     8.557    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.883 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.797     9.680    vga_sync_unit/v_count_reg0
    SLICE_X52Y22         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.438    14.779    vga_sync_unit/CLK
    SLICE_X52Y22         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.849    vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.247ns (25.752%)  route 3.595ns (74.248%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.549     5.070    vga_sync_unit/CLK
    SLICE_X46Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          2.810     8.359    vga_sync_unit/Q[3]
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.317     8.676 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.609     9.285    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328     9.613 f  vga_sync_unit/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.176     9.789    vga_sync_unit/h_count_reg[9]_i_5_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.913 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.913    vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X50Y15         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.446    14.787    vga_sync_unit/CLK
    SLICE_X50Y15         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)        0.077    15.089    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.247ns (25.768%)  route 3.592ns (74.232%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.549     5.070    vga_sync_unit/CLK
    SLICE_X46Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.478     5.548 f  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          2.810     8.359    vga_sync_unit/Q[3]
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.317     8.676 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.609     9.285    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328     9.613 f  vga_sync_unit/h_count_reg[9]_i_5/O
                         net (fo=2, routed)           0.173     9.786    vga_sync_unit/h_count_reg[9]_i_5_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.124     9.910 r  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     9.910    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X50Y15         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.446    14.787    vga_sync_unit/CLK
    SLICE_X50Y15         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y15         FDRE (Setup_fdre_C_D)        0.081    15.093    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.996ns (23.330%)  route 3.273ns (76.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    vga_sync_unit/CLK
    SLICE_X50Y9          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=29, routed)          2.458     8.067    vga_sync_unit/Q[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I1_O)        0.152     8.219 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.338     8.557    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.883 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.477     9.359    vga_sync_unit/v_count_reg0
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    vga_sync_unit/CLK
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.797    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.996ns (23.330%)  route 3.273ns (76.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    vga_sync_unit/CLK
    SLICE_X50Y9          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=29, routed)          2.458     8.067    vga_sync_unit/Q[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I1_O)        0.152     8.219 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.338     8.557    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.883 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.477     9.359    vga_sync_unit/v_count_reg0
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    vga_sync_unit/CLK
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.797    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.996ns (23.330%)  route 3.273ns (76.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    vga_sync_unit/CLK
    SLICE_X50Y9          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=29, routed)          2.458     8.067    vga_sync_unit/Q[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I1_O)        0.152     8.219 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.338     8.557    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.883 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.477     9.359    vga_sync_unit/v_count_reg0
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    vga_sync_unit/CLK
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.797    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.996ns (23.330%)  route 3.273ns (76.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    vga_sync_unit/CLK
    SLICE_X50Y9          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=29, routed)          2.458     8.067    vga_sync_unit/Q[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I1_O)        0.152     8.219 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.338     8.557    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.883 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.477     9.359    vga_sync_unit/v_count_reg0
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    vga_sync_unit/CLK
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.797    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.996ns (23.330%)  route 3.273ns (76.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    vga_sync_unit/CLK
    SLICE_X50Y9          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.518     5.608 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=29, routed)          2.458     8.067    vga_sync_unit/Q[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I1_O)        0.152     8.219 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.338     8.557    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.883 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.477     9.359    vga_sync_unit/v_count_reg0
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.436    14.777    vga_sync_unit/CLK
    SLICE_X45Y28         FDRE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.797    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ats/nolabel_line59/rightshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line59/rightshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ats/nolabel_line59/rightshiftreg_reg[4]/Q
                         net (fo=1, routed)           0.091     1.673    ats/nolabel_line59/rightshiftreg_reg_n_0_[4]
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.718 r  ats/nolabel_line59/rightshiftreg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.718    ats/nolabel_line59/rightshiftreg[3]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[3]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.121     1.575    ats/nolabel_line59/rightshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ats/nolabel_line59/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line59/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.559     1.442    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ats/nolabel_line59/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.115     1.698    ats/nolabel_line59/rightshiftreg_reg_n_0_[0]
    SLICE_X29Y35         FDSE                                         r  ats/nolabel_line59/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.828     1.955    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X29Y35         FDSE                                         r  ats/nolabel_line59/TxD_reg/C
                         clock pessimism             -0.478     1.477    
    SLICE_X29Y35         FDSE (Hold_fdse_C_D)         0.070     1.547    ats/nolabel_line59/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ats/receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.553     1.436    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  ats/receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ats/receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.087     1.664    ats/receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.049     1.713 r  ats/receiver_unit/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.713    ats/receiver_unit/samplecounter[1]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  ats/receiver_unit/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.820     1.947    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  ats/receiver_unit/samplecounter_reg[1]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.107     1.556    ats/receiver_unit/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ats/receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/samplecounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.553     1.436    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  ats/receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ats/receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.087     1.664    ats/receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X33Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.709 r  ats/receiver_unit/samplecounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.709    ats/receiver_unit/samplecounter[0]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  ats/receiver_unit/samplecounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.820     1.947    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  ats/receiver_unit/samplecounter_reg[0]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092     1.541    ats/receiver_unit/samplecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.552     1.435    vga_sync_unit/CLK
    SLICE_X47Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=38, routed)          0.121     1.698    vga_sync_unit/Q[5]
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.743 r  vga_sync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.743    vga_sync_unit/h_count_reg[7]_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.819     1.946    vga_sync_unit/CLK
    SLICE_X46Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.120     1.568    vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ats/nolabel_line59/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line59/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.558     1.441    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ats/nolabel_line59/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.140     1.722    ats/nolabel_line59/rightshiftreg_reg_n_0_[6]
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.046     1.768 r  ats/nolabel_line59/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    ats/nolabel_line59/rightshiftreg[5]_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.952    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[5]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.131     1.585    ats/nolabel_line59/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.555     1.438    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ats/receiver_unit/rxshiftreg_reg[8]/Q
                         net (fo=3, routed)           0.131     1.710    ats/receiver_unit/rxshiftreg[8]
    SLICE_X30Y29         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.821     1.948    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[7]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.063     1.514    ats/receiver_unit/rxshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ats/nolabel_line59/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line59/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.504%)  route 0.143ns (43.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.559     1.442    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  ats/nolabel_line59/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ats/nolabel_line59/counter_reg[13]/Q
                         net (fo=7, routed)           0.143     1.726    ats/nolabel_line59/counter_reg[13]
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  ats/nolabel_line59/state_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    ats/nolabel_line59/state_i_1__0_n_0
    SLICE_X31Y35         FDRE                                         r  ats/nolabel_line59/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.827     1.954    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  ats/nolabel_line59/state_reg/C
                         clock pessimism             -0.478     1.476    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.092     1.568    ats/nolabel_line59/state_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.376%)  route 0.163ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.555     1.438    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ats/receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=9, routed)           0.163     1.742    ats/receiver_unit/RxData[1]
    SLICE_X30Y30         LUT4 (Prop_lut4_I2_O)        0.046     1.788 r  ats/receiver_unit/TxData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    ats/p_1_out[1]
    SLICE_X30Y30         FDRE                                         r  ats/TxData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.822     1.949    ats/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  ats/TxData_reg[1]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.131     1.582    ats/TxData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.188ns (53.662%)  route 0.162ns (46.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.555     1.438    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ats/receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=9, routed)           0.162     1.741    ats/receiver_unit/RxData[1]
    SLICE_X30Y30         LUT5 (Prop_lut5_I3_O)        0.047     1.788 r  ats/receiver_unit/TxData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.788    ats/p_1_out[6]
    SLICE_X30Y30         FDRE                                         r  ats/TxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.822     1.949    ats/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  ats/TxData_reg[6]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.131     1.582    ats/TxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   ats/TxData_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   ats/TxData_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   ats/TxData_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   ats/TxData_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y31   ats/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   ats/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   ats/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y34   ats/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y34   ats/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   ats/ec2/genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   vga_sync_unit/h_count_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   ats/direc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   ats/direc_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   ats/direc_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   ats/ec2/genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y26   genblk1[0].fdiv2/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y26   genblk1[0].fdiv2/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   ats/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   ats/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   ats/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   ats/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   ats/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   ats/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   ats/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   ats/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   ats/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   ats/counter_reg[7]/C



