

================================================================
== Vivado HLS Report for 'obj_detector_FCL'
================================================================
* Date:           Thu Dec  1 08:41:02 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        proj1_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     15.48|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3460|  3460|  3460|  3460|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- FCL_label8  |  3458|  3458|         7|          4|          1|   864|    yes   |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     35|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     355|    723|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     53|
|Register         |        -|      -|     162|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     517|    811|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |obj_detector_fadd_32ns_32ns_32_4_full_dsp_U49  |obj_detector_fadd_32ns_32ns_32_4_full_dsp  |        0|      2|  227|  403|
    |obj_detector_fmul_32ns_32ns_32_1_max_dsp_U50   |obj_detector_fmul_32ns_32ns_32_1_max_dsp   |        0|      3|  128|  320|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                           |        0|      5|  355|  723|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_122_p2          |     +    |      0|  0|  10|          10|           1|
    |p_addr1_fu_137_p2      |     +    |      0|  0|  11|          11|          11|
    |tmp_16_cast_fu_108_p3  |  Select  |      0|  0|  10|           1|          10|
    |exitcond_fu_116_p2     |   icmp   |      0|  0|   4|          10|           9|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  35|          32|          31|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          7|    1|          7|
    |i_phi_fu_92_p4  |  10|          2|   10|         20|
    |i_reg_88        |  10|          2|   10|         20|
    |out_reg_76      |  32|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  53|         13|   53|        111|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |W_load_reg_176                         |  32|   0|   32|          0|
    |ap_CS_fsm                              |   6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_152_pp0_it1  |   1|   0|    1|          0|
    |exitcond_reg_152                       |   1|   0|    1|          0|
    |i_5_reg_156                            |  10|   0|   10|          0|
    |i_reg_88                               |  10|   0|   10|          0|
    |inp_load_reg_171                       |  32|   0|   32|          0|
    |out_reg_76                             |  32|   0|   32|          0|
    |tmp_16_cast_reg_147                    |   4|   0|   11|          7|
    |tmp_s_reg_181                          |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 162|   0|  169|          7|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------+-----+-----+------------+------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_start      |  in |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_done       | out |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_idle       | out |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_ready      | out |    1| ap_ctrl_hs | obj_detector_FCL | return value |
|ap_return     | out |   32| ap_ctrl_hs | obj_detector_FCL | return value |
|inp_address0  | out |   10|  ap_memory |        inp       |     array    |
|inp_ce0       | out |    1|  ap_memory |        inp       |     array    |
|inp_q0        |  in |   32|  ap_memory |        inp       |     array    |
|W_Addr_A      | out |   32|    bram    |         W        |     array    |
|W_EN_A        | out |    1|    bram    |         W        |     array    |
|W_WEN_A       | out |    4|    bram    |         W        |     array    |
|W_Din_A       | out |   32|    bram    |         W        |     array    |
|W_Dout_A      |  in |   32|    bram    |         W        |     array    |
|W_offset      |  in |    1|   ap_none  |     W_offset     |    scalar    |
+--------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 1
  Pipeline-0: II = 4, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
* FSM state operations: 

 <State 1>: 2.41ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface([1728 x float]* %W, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: W_offset_read [1/1] 1.04ns
:1  %W_offset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %W_offset)

ST_1: tmp_16_cast [1/1] 1.37ns
:2  %tmp_16_cast = select i1 %W_offset_read, i11 864, i11 0

ST_1: stg_13 [1/1] 1.57ns
:3  br label %1


 <State 2>: 4.55ns
ST_2: out [1/1] 0.00ns
:0  %out = phi float [ 0.000000e+00, %0 ], [ %out_1, %2 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i10 [ 0, %0 ], [ %i_5, %2 ]

ST_2: exitcond [1/1] 2.07ns
:2  %exitcond = icmp eq i10 %i, -160

ST_2: i_5 [1/1] 1.84ns
:3  %i_5 = add i10 %i, 1

ST_2: stg_18 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:4  %tmp = zext i10 %i to i64

ST_2: inp_addr [1/1] 0.00ns
:5  %inp_addr = getelementptr [864 x float]* %inp, i64 0, i64 %tmp

ST_2: inp_load [2/2] 2.71ns
:6  %inp_load = load float* %inp_addr, align 4

ST_2: tmp_trn_cast [1/1] 0.00ns
:7  %tmp_trn_cast = zext i10 %i to i11

ST_2: p_addr1 [1/1] 1.84ns
:8  %p_addr1 = add i11 %tmp_trn_cast, %tmp_16_cast

ST_2: tmp_16 [1/1] 0.00ns
:9  %tmp_16 = zext i11 %p_addr1 to i64

ST_2: W_addr [1/1] 0.00ns
:10  %W_addr = getelementptr [1728 x float]* %W, i64 0, i64 %tmp_16

ST_2: W_load [2/2] 2.71ns
:11  %W_load = load float* %W_addr, align 4


 <State 3>: 2.71ns
ST_3: inp_load [1/2] 2.71ns
:6  %inp_load = load float* %inp_addr, align 4

ST_3: W_load [1/2] 2.71ns
:11  %W_load = load float* %W_addr, align 4


 <State 4>: 15.48ns
ST_4: tmp_s [1/1] 15.48ns
:12  %tmp_s = fmul float %inp_load, %W_load


 <State 5>: 10.53ns
ST_5: out_1 [4/4] 10.53ns
:13  %out_1 = fadd float %out, %tmp_s


 <State 6>: 10.53ns
ST_6: out_1 [3/4] 10.53ns
:13  %out_1 = fadd float %out, %tmp_s


 <State 7>: 10.53ns
ST_7: out_1 [2/4] 10.53ns
:13  %out_1 = fadd float %out, %tmp_s


 <State 8>: 10.53ns
ST_8: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 864, i64 864, i64 864)

ST_8: stg_34 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str14) nounwind

ST_8: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str14)

ST_8: stg_36 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_8: out_1 [1/4] 10.53ns
:13  %out_1 = fadd float %out, %tmp_s

ST_8: empty_11 [1/1] 0.00ns
:14  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str14, i32 %tmp_6)

ST_8: stg_39 [1/1] 0.00ns
:15  br label %1


 <State 9>: 0.00ns
ST_9: stg_40 [1/1] 0.00ns
:0  ret float %out



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f4152c98d90; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f4152d0caa0; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ W_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4152eba210; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10        (specinterface    ) [ 0000000000]
W_offset_read (read             ) [ 0000000000]
tmp_16_cast   (select           ) [ 0011111110]
stg_13        (br               ) [ 0111111110]
out           (phi              ) [ 0011111111]
i             (phi              ) [ 0010000000]
exitcond      (icmp             ) [ 0011111110]
i_5           (add              ) [ 0111111110]
stg_18        (br               ) [ 0000000000]
tmp           (zext             ) [ 0000000000]
inp_addr      (getelementptr    ) [ 0001000000]
tmp_trn_cast  (zext             ) [ 0000000000]
p_addr1       (add              ) [ 0000000000]
tmp_16        (zext             ) [ 0000000000]
W_addr        (getelementptr    ) [ 0001000000]
inp_load      (load             ) [ 0000100000]
W_load        (load             ) [ 0000100000]
tmp_s         (fmul             ) [ 0011111110]
empty         (speclooptripcount) [ 0000000000]
stg_34        (specloopname     ) [ 0000000000]
tmp_6         (specregionbegin  ) [ 0000000000]
stg_36        (specpipeline     ) [ 0000000000]
out_1         (fadd             ) [ 0111111110]
empty_11      (specregionend    ) [ 0000000000]
stg_39        (br               ) [ 0111111110]
stg_40        (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="W_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_offset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="inp_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="10" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="10" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_load/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="W_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_load/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="out_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="32" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="1"/>
<pin id="90" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="3"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="out_1/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_16_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="10" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_5_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_trn_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_addr1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="11" slack="1"/>
<pin id="140" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_16_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_16_cast_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="1"/>
<pin id="149" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_cast "/>
</bind>
</comp>

<comp id="152" class="1005" name="exitcond_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_5_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="inp_addr_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="1"/>
<pin id="163" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inp_addr "/>
</bind>
</comp>

<comp id="166" class="1005" name="W_addr_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="1"/>
<pin id="168" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="W_addr "/>
</bind>
</comp>

<comp id="171" class="1005" name="inp_load_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_load "/>
</bind>
</comp>

<comp id="176" class="1005" name="W_load_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_load "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_s_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="186" class="1005" name="out_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="80" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="76" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="113"><net_src comp="46" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="92" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="92" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="92" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="136"><net_src comp="92" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="150"><net_src comp="108" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="155"><net_src comp="116" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="122" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="164"><net_src comp="52" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="169"><net_src comp="64" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="174"><net_src comp="59" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="179"><net_src comp="71" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="184"><net_src comp="104" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="189"><net_src comp="99" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W | {}
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_5 : 1
		stg_18 : 2
		tmp : 1
		inp_addr : 2
		inp_load : 3
		tmp_trn_cast : 1
		p_addr1 : 2
		tmp_16 : 3
		W_addr : 4
		W_load : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		empty_11 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |         grp_fu_99        |    2    |   227   |   403   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |       tmp_s_fu_104       |    3    |   128   |   320   |
|----------|--------------------------|---------|---------|---------|
|    add   |        i_5_fu_122        |    0    |    0    |    10   |
|          |      p_addr1_fu_137      |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|  select  |    tmp_16_cast_fu_108    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |      exitcond_fu_116     |    0    |    0    |    4    |
|----------|--------------------------|---------|---------|---------|
|   read   | W_offset_read_read_fu_46 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_128        |    0    |    0    |    0    |
|   zext   |    tmp_trn_cast_fu_133   |    0    |    0    |    0    |
|          |       tmp_16_fu_142      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   355   |   759   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   W_addr_reg_166  |   11   |
|   W_load_reg_176  |   32   |
|  exitcond_reg_152 |    1   |
|    i_5_reg_156    |   10   |
|      i_reg_88     |   10   |
|  inp_addr_reg_161 |   10   |
|  inp_load_reg_171 |   32   |
|   out_1_reg_186   |   32   |
|     out_reg_76    |   32   |
|tmp_16_cast_reg_147|   11   |
|   tmp_s_reg_181   |   32   |
+-------------------+--------+
|       Total       |   213  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_71 |  p0  |   2  |  11  |   22   ||    11   |
|    out_reg_76    |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   106  ||  4.713  ||    53   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   759  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   53   |
|  Register |    -   |    -   |   213  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   568  |   812  |
+-----------+--------+--------+--------+--------+
