#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 30 16:20:06 2024
# Process ID: 22508
# Current directory: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36224 D:\NEW\TYUT\FPGA\Code\1_Learning\PL\3_GoldDivision\uart_ram_tft\uart_ram_tft.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded}] [get_ips RAM_DISPLAY]
generate_target all [get_files  D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci]
catch { config_ip_cache -export [get_ips -all RAM_DISPLAY] }
export_ip_user_files -of_objects [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci]
launch_runs -jobs 8 RAM_DISPLAY_synth_1
export_simulation -of_objects [get_files D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.srcs/sources_1/ip/RAM_DISPLAY/RAM_DISPLAY.xci] -directory D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/Vivado/Vivado_library} {questa=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/uart_ram_tft/uart_ram_tft.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded}] [get_ips RAM_DISPLAY]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
