/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  reg [10:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  reg [16:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[175] & in_data[120]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[10] & celloutsig_0_1z[6]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[6] | celloutsig_0_1z[5]) & in_data[55]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z[2] ^ celloutsig_1_1z[0]);
  assign celloutsig_0_6z = celloutsig_0_5z[6:2] & celloutsig_0_1z[9:5];
  assign celloutsig_1_6z = { celloutsig_1_1z[4:3], celloutsig_1_3z } & { celloutsig_1_2z[6:5], celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z } === { celloutsig_1_7z[7:0], celloutsig_1_8z };
  assign celloutsig_1_4z = { celloutsig_1_2z[1], celloutsig_1_2z, celloutsig_1_1z } === { in_data[174:167], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[146:130] <= { celloutsig_1_7z[7:1], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = in_data[182:172] <= { celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_1z[0], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z } <= { celloutsig_1_2z[3:0], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_19z = { in_data[133:117], celloutsig_1_18z } <= { celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_0_21z = celloutsig_0_18z[7:3] <= in_data[41:37];
  assign celloutsig_0_5z = celloutsig_0_1z[17:11] % { 1'h1, in_data[22:17] };
  assign celloutsig_0_1z = in_data[43:26] * in_data[68:51];
  assign celloutsig_0_18z = celloutsig_0_0z[15:6] * { celloutsig_0_1z[17:13], celloutsig_0_16z };
  assign celloutsig_0_22z = { celloutsig_0_17z[9:6], celloutsig_0_14z } * celloutsig_0_18z[7:3];
  assign celloutsig_0_0z = in_data[6] ? in_data[76:59] : in_data[72:55];
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_0z[16:5] : celloutsig_0_0z[13:2];
  assign celloutsig_1_12z[6:1] = celloutsig_1_11z ? { celloutsig_1_2z[4:0], celloutsig_1_5z } : { in_data[137:136], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_16z = celloutsig_0_14z ? celloutsig_0_1z[15:11] : celloutsig_0_13z;
  assign celloutsig_1_2z = celloutsig_1_0z ? { in_data[135:134], celloutsig_1_1z } : in_data[165:159];
  assign celloutsig_1_1z = - { in_data[145:143], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = & in_data[183:181];
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[178:166] };
  assign celloutsig_1_18z = | celloutsig_1_13z[20:14];
  assign celloutsig_0_14z = ~^ { celloutsig_0_0z[15], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_12z[6:1], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z } >> { in_data[183:163], celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_6z[4:1], celloutsig_0_2z } - { celloutsig_0_6z[4:2], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } - { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_13z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_13z = celloutsig_0_5z[5:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 11'h000;
    else if (celloutsig_1_19z) celloutsig_0_17z = { celloutsig_0_3z[9:4], celloutsig_0_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_23z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_23z = { celloutsig_0_8z[1], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_1_12z[0] = celloutsig_1_4z;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
