-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv11_41C : STD_LOGIC_VECTOR (10 downto 0) := "10000011100";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_41A : STD_LOGIC_VECTOR (10 downto 0) := "10000011010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_41A : STD_LOGIC_VECTOR (11 downto 0) := "010000011010";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv14_832 : STD_LOGIC_VECTOR (13 downto 0) := "00100000110010";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_692 : STD_LOGIC_VECTOR (10 downto 0) := "11010010010";
    constant ap_const_lv12_690 : STD_LOGIC_VECTOR (11 downto 0) := "011010010000";
    constant ap_const_lv14_D1E : STD_LOGIC_VECTOR (13 downto 0) := "00110100011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_reg_2543 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_2543_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2552 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2552_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2492 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2483 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal or_cond_i_reg_2579 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2579_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_2_reg_528 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_539_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond1_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_561_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_2478 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_0_0_not_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_0_0_not_reg_2487 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_2497 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_0_1_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_0_1_reg_2501 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_2505 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_803_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_reg_2518 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_1_t_fu_817_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_1_t_reg_2523 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_2_t_fu_831_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_2_t_reg_2530 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_1_0_t_fu_863_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_1_0_t_reg_2537 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op222_read_state6 : BOOLEAN;
    signal ap_predicate_op234_read_state6 : BOOLEAN;
    signal ap_predicate_op264_read_state6 : BOOLEAN;
    signal ap_predicate_op276_read_state6 : BOOLEAN;
    signal ap_predicate_op303_read_state6 : BOOLEAN;
    signal ap_predicate_op312_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond_reg_2543_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_879_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1001_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_reg_2556 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_49_fu_1009_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_reg_2561 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_reg_2561_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2566 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2566_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2579_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2579_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2583 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_2589 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2595 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_addr_reg_2601 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2607 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2613 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2619 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2625 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2631 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_6_fu_1178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_2637 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1196_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_2644 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1214_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_2651 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_1346_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_2657 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1364_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_2664 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1382_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_2671 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_1496_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_2677 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1514_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_2684 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1532_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_2691 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_reg_2697 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_1685_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_reg_2703 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_reg_2708 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_1_reg_2713 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_fu_1853_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_reg_2719 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i1_fu_1869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i1_reg_2724 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_2_reg_2729 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_2021_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_reg_2735 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i2_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i2_reg_2740 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state6 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_506 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_517 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal tmp_35_fu_1026_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_164 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_168 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_172 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_176 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_180 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_184 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_188 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_192 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_196 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1083_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1102_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1448_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1121_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1251_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1429_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1270_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1289_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1410_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_579_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_cast_fu_551_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_613_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_653_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i413_i_fu_659_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i413_i_0_cast_ca_fu_667_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_6_0_1_fu_683_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_705_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_697_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_709_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_715_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_6_0_2_fu_727_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_21_fu_749_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_741_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_753_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_759_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_8_fu_677_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_11_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_779_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_783_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i412_i_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_775_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_787_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_795_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_689_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_719_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_809_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_733_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_763_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_823_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_771_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_837_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_851_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_843_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_855_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_885_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_2_cast_fu_869_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_901_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_47_fu_911_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_937_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_945_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_fu_951_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_cast_cast_fu_959_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_cast66_cas_fu_907_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_2_fu_969_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_30_not_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_975_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp1_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cast_fu_1023_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_2_0_t_fu_1066_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_1071_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_1090_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_1109_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_1167_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_1185_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_1203_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_1239_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1258_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1277_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1335_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_1353_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_1371_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1398_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_1417_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_1436_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_1485_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1503_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_1521_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_161_0_0_2_cast_fu_1552_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_0_cast_fu_1548_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_10_0_0_2_fu_1555_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1565_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_1573_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_0_1_fu_1577_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_0_1_2_fu_1595_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_2_cast_fu_1611_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_0_2_fu_1615_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_0_2_cast_fu_1621_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_0_1_cast_fu_1583_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_0_2_2_cast_c_fu_1629_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_10_0_0_2_ca_fu_1561_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp57_fu_1638_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_0_1_cast_55_fu_1602_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp69_cast_fu_1644_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp56_fu_1632_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp58_fu_1648_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_fu_1654_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_54_fu_1591_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1587_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1625_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_1606_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp60_fu_1674_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp59_fu_1668_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp61_fu_1679_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1691_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_161_1_0_2_cast_fu_1720_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_0_cast_fu_1716_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_10_1_0_2_fu_1723_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_1733_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_1741_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_1_1_fu_1745_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_1_1_2_fu_1763_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_2_cast_fu_1779_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_1_2_fu_1783_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_1_2_cast_fu_1789_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_1_1_cast_fu_1751_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_1_2_2_cast_c_fu_1797_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_10_1_0_2_ca_fu_1729_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp72_fu_1806_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_1_1_cast_57_fu_1770_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp77_cast_fu_1812_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp71_fu_1800_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp73_fu_1816_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_5_fu_1822_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_68_fu_1759_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_1755_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_1793_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_1774_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp76_fu_1842_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp75_fu_1836_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp77_fu_1847_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_1859_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_161_2_0_2_cast_fu_1888_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_0_cast_fu_1884_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_10_2_0_2_fu_1891_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_1901_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_1909_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_2_1_fu_1913_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_7_2_1_2_fu_1931_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_2_cast_fu_1947_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_2_2_fu_1951_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_2_2_cast_fu_1957_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_2_1_cast_fu_1919_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_2_2_2_cast_c_fu_1965_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_10_2_0_2_ca_fu_1897_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp85_fu_1974_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_2_1_cast_59_fu_1938_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp85_cast_fu_1980_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp83_fu_1968_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp84_fu_1984_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_1990_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_86_fu_1927_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_fu_1923_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_fu_1961_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_fu_1942_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp88_fu_2010_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp86_fu_2004_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp87_fu_2015_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_2027_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_i_i_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_56_fu_2169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_2161_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i1_fu_2182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_58_fu_2200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i30_cast_fu_2192_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i2_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_60_fu_2231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i39_cast_fu_2223_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_576 : BOOLEAN;
    signal ap_condition_570 : BOOLEAN;

    component subsamble_mux_32_ncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_2583,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_2589,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_2595,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_2601,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_2607,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_2613,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_2619,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_2625,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1680,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_2631,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    subsamble_mux_32_ncg_U23 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_236,
        din1 => right_border_buf_0_1_fu_240,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1066_p2,
        dout => tmp_36_fu_1071_p5);

    subsamble_mux_32_ncg_U24 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_248,
        din1 => right_border_buf_0_3_fu_252,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1066_p2,
        dout => tmp_37_fu_1090_p5);

    subsamble_mux_32_ncg_U25 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_260,
        din1 => right_border_buf_0_5_fu_264,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1066_p2,
        dout => tmp_38_fu_1109_p5);

    subsamble_mux_32_ncg_U26 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1083_p3,
        din1 => col_buf_0_val_1_0_fu_1102_p3,
        din2 => col_buf_0_val_2_0_fu_1121_p3,
        din3 => tmp_33_reg_2518,
        dout => tmp_39_fu_1167_p5);

    subsamble_mux_32_ncg_U27 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1083_p3,
        din1 => col_buf_0_val_1_0_fu_1102_p3,
        din2 => col_buf_0_val_2_0_fu_1121_p3,
        din3 => row_assign_9_0_1_t_reg_2523,
        dout => tmp_45_fu_1185_p5);

    subsamble_mux_32_ncg_U28 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1083_p3,
        din1 => col_buf_0_val_1_0_fu_1102_p3,
        din2 => col_buf_0_val_2_0_fu_1121_p3,
        din3 => row_assign_9_0_2_t_reg_2530,
        dout => tmp_51_fu_1203_p5);

    subsamble_mux_32_ncg_U29 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_272,
        din1 => right_border_buf_1_1_fu_276,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1066_p2,
        dout => tmp_58_fu_1239_p5);

    subsamble_mux_32_ncg_U30 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_284,
        din1 => right_border_buf_1_3_fu_288,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1066_p2,
        dout => tmp_59_fu_1258_p5);

    subsamble_mux_32_ncg_U31 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_296,
        din1 => right_border_buf_1_5_fu_300,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1066_p2,
        dout => tmp_60_fu_1277_p5);

    subsamble_mux_32_ncg_U32 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1251_p3,
        din1 => col_buf_1_val_1_0_fu_1270_p3,
        din2 => col_buf_1_val_2_0_fu_1289_p3,
        din3 => row_assign_9_1_0_t_reg_2537,
        dout => tmp_61_fu_1335_p5);

    subsamble_mux_32_ncg_U33 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1251_p3,
        din1 => col_buf_1_val_1_0_fu_1270_p3,
        din2 => col_buf_1_val_2_0_fu_1289_p3,
        din3 => row_assign_9_0_1_t_reg_2523,
        dout => tmp_65_fu_1353_p5);

    subsamble_mux_32_ncg_U34 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1251_p3,
        din1 => col_buf_1_val_1_0_fu_1270_p3,
        din2 => col_buf_1_val_2_0_fu_1289_p3,
        din3 => row_assign_9_0_2_t_reg_2530,
        dout => tmp_66_fu_1371_p5);

    subsamble_mux_32_ncg_U35 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_304,
        din1 => right_border_buf_2_4_fu_292,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1066_p2,
        dout => tmp_72_fu_1398_p5);

    subsamble_mux_32_ncg_U36 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_280,
        din1 => right_border_buf_2_2_fu_268,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1066_p2,
        dout => tmp_73_fu_1417_p5);

    subsamble_mux_32_ncg_U37 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_256,
        din1 => right_border_buf_2_s_fu_244,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1066_p2,
        dout => tmp_74_fu_1436_p5);

    subsamble_mux_32_ncg_U38 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1410_p3,
        din1 => col_buf_2_val_1_0_fu_1429_p3,
        din2 => col_buf_2_val_2_0_fu_1448_p3,
        din3 => row_assign_9_1_0_t_reg_2537,
        dout => tmp_75_fu_1485_p5);

    subsamble_mux_32_ncg_U39 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1410_p3,
        din1 => col_buf_2_val_1_0_fu_1429_p3,
        din2 => col_buf_2_val_2_0_fu_1448_p3,
        din3 => row_assign_9_0_1_t_reg_2523,
        dout => tmp_76_fu_1503_p5);

    subsamble_mux_32_ncg_U40 : component subsamble_mux_32_ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1410_p3,
        din1 => col_buf_2_val_1_0_fu_1429_p3,
        din2 => col_buf_2_val_2_0_fu_1448_p3,
        din3 => row_assign_9_0_2_t_reg_2530,
        dout => tmp_77_fu_1521_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond_fu_873_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond1_fu_555_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state6)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((exitcond1_fu_555_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_873_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_528 <= j_V_fu_879_p2;
            elsif (((exitcond1_fu_555_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_2_reg_528 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_fu_545_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_517 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                t_V_reg_517 <= i_V_reg_2478;
            end if; 
        end if;
    end process;

    tmp_5_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_5_reg_506 <= ap_const_lv2_0;
            elsif (((tmp_7_fu_545_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_5_reg_506 <= tmp_6_fu_539_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_873_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_2566 <= brmerge_fu_1013_p2;
                or_cond_i_i_reg_2552 <= or_cond_i_i_fu_931_p2;
                or_cond_i_reg_2579 <= or_cond_i_fu_1018_p2;
                tmp_49_reg_2561 <= tmp_49_fu_1009_p1;
                x_reg_2556 <= x_fu_1001_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_2566_pp0_iter1_reg <= brmerge_reg_2566;
                exitcond_reg_2543 <= exitcond_fu_873_p2;
                exitcond_reg_2543_pp0_iter1_reg <= exitcond_reg_2543;
                or_cond_i_i_reg_2552_pp0_iter1_reg <= or_cond_i_i_reg_2552;
                or_cond_i_reg_2579_pp0_iter1_reg <= or_cond_i_reg_2579;
                tmp_49_reg_2561_pp0_iter1_reg <= tmp_49_reg_2561;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond_reg_2543_pp0_iter2_reg <= exitcond_reg_2543_pp0_iter1_reg;
                or_cond_i_reg_2579_pp0_iter2_reg <= or_cond_i_reg_2579_pp0_iter1_reg;
                or_cond_i_reg_2579_pp0_iter3_reg <= or_cond_i_reg_2579_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2478 <= i_V_fu_561_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_555_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2492 <= icmp_fu_589_p2;
                row_assign_9_0_1_t_reg_2523 <= row_assign_9_0_1_t_fu_817_p2;
                row_assign_9_0_2_t_reg_2530 <= row_assign_9_0_2_t_fu_831_p2;
                row_assign_9_1_0_t_reg_2537 <= row_assign_9_1_0_t_fu_863_p2;
                tmp_117_0_1_reg_2501 <= tmp_117_0_1_fu_601_p2;
                tmp_1_reg_2483 <= tmp_1_fu_567_p2;
                tmp_2_reg_2497 <= tmp_2_fu_595_p2;
                tmp_33_reg_2518 <= tmp_33_fu_803_p2;
                tmp_3_reg_2505 <= tmp_3_fu_607_p2;
                tmp_73_0_0_not_reg_2487 <= tmp_73_0_0_not_fu_573_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2579_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                isneg_1_reg_2713 <= p_Val2_5_fu_1822_p2(10 downto 10);
                isneg_2_reg_2729 <= p_Val2_s_fu_1990_p2(10 downto 10);
                isneg_reg_2697 <= p_Val2_2_fu_1654_p2(10 downto 10);
                not_i_i_i1_reg_2724 <= not_i_i_i1_fu_1869_p2;
                not_i_i_i2_reg_2740 <= not_i_i_i2_fu_2037_p2;
                not_i_i_i_reg_2708 <= not_i_i_i_fu_1701_p2;
                p_Val2_1_reg_2703 <= p_Val2_1_fu_1685_p2;
                p_Val2_3_reg_2719 <= p_Val2_3_fu_1853_p2;
                p_Val2_6_reg_2735 <= p_Val2_6_fu_2021_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_2543 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_0_val_3_addr_reg_2583 <= tmp_35_fu_1026_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2589 <= tmp_35_fu_1026_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2595 <= tmp_35_fu_1026_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2601 <= tmp_35_fu_1026_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2607 <= tmp_35_fu_1026_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2613 <= tmp_35_fu_1026_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2619 <= tmp_35_fu_1026_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2625 <= tmp_35_fu_1026_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2631 <= tmp_35_fu_1026_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op234_read_state6 = ap_const_boolean_1))) then
                right_border_buf_0_1_fu_240 <= right_border_buf_0_s_fu_236;
                right_border_buf_0_2_fu_248 <= col_buf_0_val_1_0_fu_1102_p3;
                right_border_buf_0_3_fu_252 <= right_border_buf_0_2_fu_248;
                right_border_buf_0_4_fu_260 <= col_buf_0_val_2_0_fu_1121_p3;
                right_border_buf_0_5_fu_264 <= right_border_buf_0_4_fu_260;
                right_border_buf_0_s_fu_236 <= col_buf_0_val_0_0_fu_1083_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op276_read_state6 = ap_const_boolean_1))) then
                right_border_buf_1_1_fu_276 <= right_border_buf_1_s_fu_272;
                right_border_buf_1_2_fu_284 <= col_buf_1_val_1_0_fu_1270_p3;
                right_border_buf_1_3_fu_288 <= right_border_buf_1_2_fu_284;
                right_border_buf_1_4_fu_296 <= col_buf_1_val_2_0_fu_1289_p3;
                right_border_buf_1_5_fu_300 <= right_border_buf_1_4_fu_296;
                right_border_buf_1_s_fu_272 <= col_buf_1_val_0_0_fu_1251_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op312_read_state6 = ap_const_boolean_1))) then
                right_border_buf_2_1_fu_256 <= col_buf_2_val_2_0_fu_1448_p3;
                right_border_buf_2_2_fu_268 <= right_border_buf_2_3_fu_280;
                right_border_buf_2_3_fu_280 <= col_buf_2_val_1_0_fu_1429_p3;
                right_border_buf_2_4_fu_292 <= right_border_buf_2_5_fu_304;
                right_border_buf_2_5_fu_304 <= col_buf_2_val_0_0_fu_1410_p3;
                right_border_buf_2_s_fu_244 <= right_border_buf_2_1_fu_256;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_2543_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_168 <= src_kernel_win_0_va_fu_164;
                src_kernel_win_0_va_2_fu_172 <= src_kernel_win_0_va_7_reg_2644;
                src_kernel_win_0_va_3_fu_176 <= src_kernel_win_0_va_2_fu_172;
                src_kernel_win_0_va_4_fu_180 <= src_kernel_win_0_va_8_reg_2651;
                src_kernel_win_0_va_5_fu_184 <= src_kernel_win_0_va_4_fu_180;
                src_kernel_win_0_va_fu_164 <= src_kernel_win_0_va_6_reg_2637;
                src_kernel_win_1_va_1_fu_192 <= src_kernel_win_1_va_fu_188;
                src_kernel_win_1_va_2_fu_196 <= src_kernel_win_1_va_7_reg_2664;
                src_kernel_win_1_va_3_fu_200 <= src_kernel_win_1_va_2_fu_196;
                src_kernel_win_1_va_4_fu_204 <= src_kernel_win_1_va_8_reg_2671;
                src_kernel_win_1_va_5_fu_208 <= src_kernel_win_1_va_4_fu_204;
                src_kernel_win_1_va_fu_188 <= src_kernel_win_1_va_6_reg_2657;
                src_kernel_win_2_va_1_fu_216 <= src_kernel_win_2_va_fu_212;
                src_kernel_win_2_va_2_fu_220 <= src_kernel_win_2_va_10_reg_2684;
                src_kernel_win_2_va_3_fu_224 <= src_kernel_win_2_va_2_fu_220;
                src_kernel_win_2_va_4_fu_228 <= src_kernel_win_2_va_11_reg_2691;
                src_kernel_win_2_va_5_fu_232 <= src_kernel_win_2_va_4_fu_228;
                src_kernel_win_2_va_fu_212 <= src_kernel_win_2_va_9_reg_2677;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_6_reg_2637 <= src_kernel_win_0_va_6_fu_1178_p3;
                src_kernel_win_0_va_7_reg_2644 <= src_kernel_win_0_va_7_fu_1196_p3;
                src_kernel_win_0_va_8_reg_2651 <= src_kernel_win_0_va_8_fu_1214_p3;
                src_kernel_win_1_va_6_reg_2657 <= src_kernel_win_1_va_6_fu_1346_p3;
                src_kernel_win_1_va_7_reg_2664 <= src_kernel_win_1_va_7_fu_1364_p3;
                src_kernel_win_1_va_8_reg_2671 <= src_kernel_win_1_va_8_fu_1382_p3;
                src_kernel_win_2_va_10_reg_2684 <= src_kernel_win_2_va_10_fu_1514_p3;
                src_kernel_win_2_va_11_reg_2691 <= src_kernel_win_2_va_11_fu_1532_p3;
                src_kernel_win_2_va_9_reg_2677 <= src_kernel_win_2_va_9_fu_1496_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_CS_fsm_state2, exitcond1_fu_555_p2, ap_CS_fsm_state3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, tmp_7_fu_545_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_7_fu_545_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond1_fu_555_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
        ImagLoc_x_cast66_cas_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ImagLoc_x_fu_901_p2),14));

    ImagLoc_x_fu_901_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_2_cast_fu_869_p1));
    OP1_V_0_0_cast_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_184),9));
    OP1_V_0_2_cast_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_168),9));
    OP1_V_1_0_cast_fu_1716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_208),9));
    OP1_V_1_2_cast_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_192),9));
    OP1_V_2_0_cast_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_232),9));
    OP1_V_2_2_cast_fu_1947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_216),9));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state9 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_reg_2579_pp0_iter3_reg, ap_predicate_op222_read_state6, ap_predicate_op234_read_state6, ap_predicate_op264_read_state6, ap_predicate_op276_read_state6, ap_predicate_op303_read_state6, ap_predicate_op312_read_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op303_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op264_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_reg_2579_pp0_iter3_reg, ap_predicate_op222_read_state6, ap_predicate_op234_read_state6, ap_predicate_op264_read_state6, ap_predicate_op276_read_state6, ap_predicate_op303_read_state6, ap_predicate_op312_read_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op303_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op264_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_reg_2579_pp0_iter3_reg, ap_predicate_op222_read_state6, ap_predicate_op234_read_state6, ap_predicate_op264_read_state6, ap_predicate_op276_read_state6, ap_predicate_op303_read_state6, ap_predicate_op312_read_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op303_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op264_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state6 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op222_read_state6, ap_predicate_op234_read_state6, ap_predicate_op264_read_state6, ap_predicate_op276_read_state6, ap_predicate_op303_read_state6, ap_predicate_op312_read_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op303_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op264_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state6 = ap_const_boolean_1)));
    end process;

        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter4_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_2579_pp0_iter3_reg)
    begin
                ap_block_state8_pp0_stage0_iter4 <= (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_570_assign_proc : process(exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497)
    begin
                ap_condition_570 <= ((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_576_assign_proc : process(exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_117_0_1_reg_2501)
    begin
                ap_condition_576 <= ((tmp_117_0_1_reg_2501 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter2_state6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond1_fu_555_p2, ap_CS_fsm_state3)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond1_fu_555_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op222_read_state6_assign_proc : process(exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492)
    begin
                ap_predicate_op222_read_state6 <= ((or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op234_read_state6_assign_proc : process(exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_1_reg_2483)
    begin
                ap_predicate_op234_read_state6 <= ((tmp_1_reg_2483 = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op264_read_state6_assign_proc : process(exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492)
    begin
                ap_predicate_op264_read_state6 <= ((or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op276_read_state6_assign_proc : process(exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_1_reg_2483)
    begin
                ap_predicate_op276_read_state6 <= ((tmp_1_reg_2483 = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op303_read_state6_assign_proc : process(exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492)
    begin
                ap_predicate_op303_read_state6 <= ((or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op312_read_state6_assign_proc : process(exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_1_reg_2483)
    begin
                ap_predicate_op312_read_state6 <= ((tmp_1_reg_2483 = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond1_fu_555_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond1_fu_555_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1013_p2 <= (tmp_73_0_0_not_reg_2487 or tmp_30_fu_925_p2);
    col_assign_2_0_t_fu_1066_p2 <= (tmp_49_reg_2561_pp0_iter1_reg xor ap_const_lv2_3);
    col_buf_0_val_0_0_fu_1083_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2566_pp0_iter1_reg(0) = '1') else 
        tmp_36_fu_1071_p5;
    col_buf_0_val_1_0_fu_1102_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2566_pp0_iter1_reg(0) = '1') else 
        tmp_37_fu_1090_p5;
    col_buf_0_val_2_0_fu_1121_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2566_pp0_iter1_reg(0) = '1') else 
        tmp_38_fu_1109_p5;
    col_buf_1_val_0_0_fu_1251_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2566_pp0_iter1_reg(0) = '1') else 
        tmp_58_fu_1239_p5;
    col_buf_1_val_1_0_fu_1270_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2566_pp0_iter1_reg(0) = '1') else 
        tmp_59_fu_1258_p5;
    col_buf_1_val_2_0_fu_1289_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2566_pp0_iter1_reg(0) = '1') else 
        tmp_60_fu_1277_p5;
    col_buf_2_val_0_0_fu_1410_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2566_pp0_iter1_reg(0) = '1') else 
        tmp_72_fu_1398_p5;
    col_buf_2_val_1_0_fu_1429_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2566_pp0_iter1_reg(0) = '1') else 
        tmp_73_fu_1417_p5;
    col_buf_2_val_2_0_fu_1448_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2566_pp0_iter1_reg(0) = '1') else 
        tmp_74_fu_1436_p5;
    exitcond1_fu_555_p2 <= "1" when (t_V_reg_517 = ap_const_lv11_41C) else "0";
    exitcond_fu_873_p2 <= "1" when (t_V_2_reg_528 = ap_const_lv11_692) else "0";
    i_V_fu_561_p2 <= std_logic_vector(unsigned(t_V_reg_517) + unsigned(ap_const_lv11_1));
    icmp1_fu_895_p2 <= "0" when (tmp_46_fu_885_p4 = ap_const_lv10_0) else "1";
    icmp_fu_589_p2 <= "0" when (tmp_fu_579_p4 = ap_const_lv10_0) else "1";
    j_V_fu_879_p2 <= std_logic_vector(unsigned(t_V_2_reg_528) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= tmp_35_fu_1026_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op234_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op234_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_35_fu_1026_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_117_0_1_reg_2501, ap_predicate_op234_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2501 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op234_read_state6, k_buf_0_val_3_q0, ap_condition_576)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op234_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_576)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_117_0_1_reg_2501, ap_predicate_op234_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2501 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_35_fu_1026_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op234_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op234_read_state6, k_buf_0_val_4_q0, ap_condition_570)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op234_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_570)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op234_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_35_fu_1026_p1(11 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op276_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op276_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_35_fu_1026_p1(11 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_117_0_1_reg_2501, ap_predicate_op276_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2501 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op276_read_state6, k_buf_1_val_3_q0, ap_condition_576)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op276_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_576)) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_117_0_1_reg_2501, ap_predicate_op276_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2501 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_35_fu_1026_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op276_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op276_read_state6, k_buf_1_val_4_q0, ap_condition_570)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op276_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_570)) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op276_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_35_fu_1026_p1(11 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op312_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op312_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_35_fu_1026_p1(11 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_117_0_1_reg_2501, ap_predicate_op312_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2501 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op312_read_state6, k_buf_2_val_3_q0, ap_condition_576)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op312_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_576)) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_117_0_1_reg_2501, ap_predicate_op312_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_117_0_1_reg_2501 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_35_fu_1026_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op312_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op312_read_state6, k_buf_2_val_4_q0, ap_condition_570)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op312_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_570)) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_2_reg_2497, ap_predicate_op312_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_2497 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i1_fu_1869_p2 <= "0" when (tmp_71_fu_1859_p4 = ap_const_lv3_0) else "1";
    not_i_i_i2_fu_2037_p2 <= "0" when (tmp_78_fu_2027_p4 = ap_const_lv3_0) else "1";
    not_i_i_i_fu_1701_p2 <= "0" when (tmp_57_fu_1691_p4 = ap_const_lv3_0) else "1";
    or_cond_i412_i_fu_639_p2 <= (tmp_9_fu_633_p2 and rev_fu_627_p2);
    or_cond_i_fu_1018_p2 <= (icmp_reg_2492 and icmp1_fu_895_p2);
    or_cond_i_i_fu_931_p2 <= (tmp_30_fu_925_p2 and rev1_fu_919_p2);
    overflow_1_fu_2187_p2 <= (tmp_i_i1_fu_2182_p2 and not_i_i_i1_reg_2724);
    overflow_2_fu_2218_p2 <= (tmp_i_i2_fu_2213_p2 and not_i_i_i2_reg_2740);
    overflow_fu_2156_p2 <= (tmp_i_i_fu_2151_p2 and not_i_i_i_reg_2708);
        p_Val2_10_0_0_2_ca_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_0_0_2_fu_1555_p2),10));

    p_Val2_10_0_0_2_fu_1555_p2 <= std_logic_vector(unsigned(tmp_161_0_0_2_cast_fu_1552_p1) - unsigned(OP1_V_0_0_cast_fu_1548_p1));
        p_Val2_10_1_0_2_ca_fu_1729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_1_0_2_fu_1723_p2),10));

    p_Val2_10_1_0_2_fu_1723_p2 <= std_logic_vector(unsigned(tmp_161_1_0_2_cast_fu_1720_p1) - unsigned(OP1_V_1_0_cast_fu_1716_p1));
        p_Val2_10_2_0_2_ca_fu_1897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_10_2_0_2_fu_1891_p2),10));

    p_Val2_10_2_0_2_fu_1891_p2 <= std_logic_vector(unsigned(tmp_161_2_0_2_cast_fu_1888_p1) - unsigned(OP1_V_2_0_cast_fu_1884_p1));
    p_Val2_1_fu_1685_p2 <= std_logic_vector(unsigned(tmp59_fu_1668_p2) + unsigned(tmp61_fu_1679_p2));
    p_Val2_2_fu_1654_p2 <= std_logic_vector(unsigned(tmp56_fu_1632_p2) + unsigned(tmp58_fu_1648_p2));
    p_Val2_3_fu_1853_p2 <= std_logic_vector(unsigned(tmp75_fu_1836_p2) + unsigned(tmp77_fu_1847_p2));
    p_Val2_5_fu_1822_p2 <= std_logic_vector(unsigned(tmp71_fu_1800_p2) + unsigned(tmp73_fu_1816_p2));
    p_Val2_6_fu_2021_p2 <= std_logic_vector(unsigned(tmp86_fu_2004_p2) + unsigned(tmp87_fu_2015_p2));
    p_Val2_s_fu_1990_p2 <= std_logic_vector(unsigned(tmp83_fu_1968_p2) + unsigned(tmp84_fu_1984_p2));
    p_assign_1_fu_945_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_2_cast_fu_869_p1));
    p_assign_2_fu_969_p2 <= std_logic_vector(unsigned(ap_const_lv14_D1E) - unsigned(p_p2_i_i_cast_cast_fu_959_p1));
    p_assign_6_0_1_fu_683_p2 <= std_logic_vector(unsigned(t_V_cast_fu_551_p1) + unsigned(ap_const_lv12_FFE));
    p_assign_6_0_2_fu_727_p2 <= std_logic_vector(unsigned(t_V_cast_fu_551_p1) + unsigned(ap_const_lv12_FFD));
    p_assign_7_fu_653_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_cast_fu_551_p1));
    p_assign_8_fu_677_p2 <= std_logic_vector(unsigned(ap_const_lv14_832) - unsigned(p_p2_i413_i_0_cast_ca_fu_667_p1));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_2579_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_cast_fu_2161_p3 when (tmp_i_i_56_fu_2169_p2(0) = '1') else 
        p_Val2_1_reg_2703;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_2579_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_2579_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_mux_i_i30_cast_fu_2192_p3 when (tmp_i_i1_58_fu_2200_p2(0) = '1') else 
        p_Val2_3_reg_2719;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_2579_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_2579_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_mux_i_i39_cast_fu_2223_p3 when (tmp_i_i2_60_fu_2231_p2(0) = '1') else 
        p_Val2_6_reg_2735;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_2579_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2579_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i30_cast_fu_2192_p3 <= 
        ap_const_lv8_FF when (tmp_i_i1_fu_2182_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i39_cast_fu_2223_p3 <= 
        ap_const_lv8_FF when (tmp_i_i2_fu_2213_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_2161_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_2151_p2(0) = '1') else 
        ap_const_lv8_0;
        p_p2_i413_i_0_cast_ca_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_p2_i413_i_fu_659_p3),14));

    p_p2_i413_i_fu_659_p3 <= 
        p_assign_7_fu_653_p2 when (tmp_10_fu_645_p3(0) = '1') else 
        tmp_4_fu_613_p2;
        p_p2_i_i_cast_cast_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_p2_i_i_fu_951_p3),14));

    p_p2_i_i_fu_951_p3 <= 
        p_assign_1_fu_945_p2 when (tmp_48_fu_937_p3(0) = '1') else 
        ImagLoc_x_fu_901_p2;
    p_shl1_cast_fu_1741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1733_p3),10));
    p_shl1_fu_1733_p3 <= (src_kernel_win_1_va_3_fu_200 & ap_const_lv1_0);
    p_shl2_cast_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1901_p3),10));
    p_shl2_fu_1901_p3 <= (src_kernel_win_2_va_3_fu_224 & ap_const_lv1_0);
    p_shl_cast_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_1565_p3),10));
    p_shl_fu_1565_p3 <= (src_kernel_win_0_va_3_fu_176 & ap_const_lv1_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_1_reg_2483)
    begin
        if ((((or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_1_reg_2483 = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op222_read_state6, ap_predicate_op234_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op234_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_1_reg_2483)
    begin
        if ((((or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_1_reg_2483 = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op264_read_state6, ap_predicate_op276_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op276_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op264_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond_reg_2543_pp0_iter1_reg, or_cond_i_i_reg_2552_pp0_iter1_reg, icmp_reg_2492, tmp_1_reg_2483)
    begin
        if ((((or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_0) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_1_reg_2483 = ap_const_lv1_1) and (icmp_reg_2492 = ap_const_lv1_1) and (or_cond_i_i_reg_2552_pp0_iter1_reg = ap_const_lv1_1) and (exitcond_reg_2543_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op303_read_state6, ap_predicate_op312_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op312_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op303_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_7_0_1_2_fu_1595_p3 <= (src_kernel_win_0_va_7_reg_2644 & ap_const_lv1_0);
    r_V_7_0_1_fu_1577_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_1573_p1));
    r_V_7_0_2_fu_1615_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_0_2_cast_fu_1611_p1));
    r_V_7_1_1_2_fu_1763_p3 <= (src_kernel_win_1_va_7_reg_2664 & ap_const_lv1_0);
    r_V_7_1_1_fu_1745_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl1_cast_fu_1741_p1));
    r_V_7_1_2_fu_1783_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_1_2_cast_fu_1779_p1));
    r_V_7_2_1_2_fu_1931_p3 <= (src_kernel_win_2_va_10_reg_2684 & ap_const_lv1_0);
    r_V_7_2_1_fu_1913_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl2_cast_fu_1909_p1));
    r_V_7_2_2_fu_1951_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_2_2_cast_fu_1947_p1));
    rev1_fu_919_p2 <= (tmp_47_fu_911_p3 xor ap_const_lv1_1);
    rev_fu_627_p2 <= (tmp_8_fu_619_p3 xor ap_const_lv1_1);
    row_assign_9_0_1_t_fu_817_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_34_fu_809_p3));
    row_assign_9_0_2_t_fu_831_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_40_fu_823_p3));
    row_assign_9_1_0_t_fu_863_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_44_fu_855_p3));
    sel_tmp1_fu_989_p2 <= (tmp_47_fu_911_p3 or tmp_30_not_fu_983_p2);
    sel_tmp2_fu_995_p2 <= (tmp_32_fu_963_p2 and sel_tmp1_fu_989_p2);
    sel_tmp_fu_975_p3 <= 
        ImagLoc_x_cast66_cas_fu_907_p1 when (or_cond_i_i_fu_931_p2(0) = '1') else 
        p_assign_2_fu_969_p2;
    src_kernel_win_0_va_6_fu_1178_p3 <= 
        tmp_39_fu_1167_p5 when (tmp_3_reg_2505(0) = '1') else 
        col_buf_0_val_0_0_fu_1083_p3;
    src_kernel_win_0_va_7_fu_1196_p3 <= 
        tmp_45_fu_1185_p5 when (tmp_3_reg_2505(0) = '1') else 
        col_buf_0_val_1_0_fu_1102_p3;
    src_kernel_win_0_va_8_fu_1214_p3 <= 
        tmp_51_fu_1203_p5 when (tmp_3_reg_2505(0) = '1') else 
        col_buf_0_val_2_0_fu_1121_p3;
    src_kernel_win_1_va_6_fu_1346_p3 <= 
        tmp_61_fu_1335_p5 when (tmp_3_reg_2505(0) = '1') else 
        col_buf_1_val_0_0_fu_1251_p3;
    src_kernel_win_1_va_7_fu_1364_p3 <= 
        tmp_65_fu_1353_p5 when (tmp_3_reg_2505(0) = '1') else 
        col_buf_1_val_1_0_fu_1270_p3;
    src_kernel_win_1_va_8_fu_1382_p3 <= 
        tmp_66_fu_1371_p5 when (tmp_3_reg_2505(0) = '1') else 
        col_buf_1_val_2_0_fu_1289_p3;
    src_kernel_win_2_va_10_fu_1514_p3 <= 
        tmp_76_fu_1503_p5 when (tmp_3_reg_2505(0) = '1') else 
        col_buf_2_val_1_0_fu_1429_p3;
    src_kernel_win_2_va_11_fu_1532_p3 <= 
        tmp_77_fu_1521_p5 when (tmp_3_reg_2505(0) = '1') else 
        col_buf_2_val_2_0_fu_1448_p3;
    src_kernel_win_2_va_9_fu_1496_p3 <= 
        tmp_75_fu_1485_p5 when (tmp_3_reg_2505(0) = '1') else 
        col_buf_2_val_0_0_fu_1410_p3;
    t_V_2_cast_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_528),12));
    t_V_cast_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_517),12));
    tmp56_fu_1632_p2 <= std_logic_vector(signed(tmp_161_0_2_cast_fu_1621_p1) + signed(tmp_161_0_1_cast_fu_1583_p1));
    tmp57_fu_1638_p2 <= std_logic_vector(unsigned(tmp_161_0_2_2_cast_c_fu_1629_p1) + unsigned(p_Val2_10_0_0_2_ca_fu_1561_p1));
    tmp58_fu_1648_p2 <= std_logic_vector(unsigned(tmp_161_0_1_cast_55_fu_1602_p1) + unsigned(tmp69_cast_fu_1644_p1));
    tmp59_fu_1668_p2 <= std_logic_vector(unsigned(tmp_54_fu_1591_p1) + unsigned(tmp_53_fu_1587_p1));
    tmp60_fu_1674_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_reg_2637) + unsigned(tmp_56_fu_1625_p1));
    tmp61_fu_1679_p2 <= std_logic_vector(unsigned(tmp_55_fu_1606_p2) + unsigned(tmp60_fu_1674_p2));
        tmp69_cast_fu_1644_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp57_fu_1638_p2),11));

    tmp71_fu_1800_p2 <= std_logic_vector(signed(tmp_161_1_2_cast_fu_1789_p1) + signed(tmp_161_1_1_cast_fu_1751_p1));
    tmp72_fu_1806_p2 <= std_logic_vector(unsigned(tmp_161_1_2_2_cast_c_fu_1797_p1) + unsigned(p_Val2_10_1_0_2_ca_fu_1729_p1));
    tmp73_fu_1816_p2 <= std_logic_vector(unsigned(tmp_161_1_1_cast_57_fu_1770_p1) + unsigned(tmp77_cast_fu_1812_p1));
    tmp75_fu_1836_p2 <= std_logic_vector(unsigned(tmp_68_fu_1759_p1) + unsigned(tmp_67_fu_1755_p1));
    tmp76_fu_1842_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_6_reg_2657) + unsigned(tmp_70_fu_1793_p1));
        tmp77_cast_fu_1812_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp72_fu_1806_p2),11));

    tmp77_fu_1847_p2 <= std_logic_vector(unsigned(tmp_69_fu_1774_p2) + unsigned(tmp76_fu_1842_p2));
    tmp83_fu_1968_p2 <= std_logic_vector(signed(tmp_161_2_2_cast_fu_1957_p1) + signed(tmp_161_2_1_cast_fu_1919_p1));
    tmp84_fu_1984_p2 <= std_logic_vector(unsigned(tmp_161_2_1_cast_59_fu_1938_p1) + unsigned(tmp85_cast_fu_1980_p1));
        tmp85_cast_fu_1980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp85_fu_1974_p2),11));

    tmp85_fu_1974_p2 <= std_logic_vector(unsigned(tmp_161_2_2_2_cast_c_fu_1965_p1) + unsigned(p_Val2_10_2_0_2_ca_fu_1897_p1));
    tmp86_fu_2004_p2 <= std_logic_vector(unsigned(tmp_86_fu_1927_p1) + unsigned(tmp_85_fu_1923_p1));
    tmp87_fu_2015_p2 <= std_logic_vector(unsigned(tmp_88_fu_1942_p2) + unsigned(tmp88_fu_2010_p2));
    tmp88_fu_2010_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_9_reg_2677) + unsigned(tmp_89_fu_1961_p1));
    tmp_10_fu_645_p3 <= tmp_4_fu_613_p2(11 downto 11);
    tmp_117_0_1_fu_601_p2 <= "1" when (t_V_reg_517 = ap_const_lv11_0) else "0";
    tmp_11_fu_671_p2 <= "1" when (signed(p_p2_i413_i_fu_659_p3) < signed(ap_const_lv12_41A)) else "0";
    tmp_12_fu_689_p3 <= p_assign_6_0_1_fu_683_p2(11 downto 11);
    tmp_13_fu_697_p3 <= p_assign_6_0_1_fu_683_p2(11 downto 11);
    tmp_14_fu_705_p1 <= t_V_reg_517(2 - 1 downto 0);
    tmp_15_fu_709_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_14_fu_705_p1));
    tmp_161_0_0_2_cast_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_2651),9));
    tmp_161_0_1_cast_55_fu_1602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_1_2_fu_1595_p3),11));
        tmp_161_0_1_cast_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_1_fu_1577_p2),11));

    tmp_161_0_2_2_cast_c_fu_1629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_2637),10));
        tmp_161_0_2_cast_fu_1621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_2_fu_1615_p2),11));

    tmp_161_1_0_2_cast_fu_1720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_reg_2671),9));
    tmp_161_1_1_cast_57_fu_1770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_1_2_fu_1763_p3),11));
        tmp_161_1_1_cast_fu_1751_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_1_fu_1745_p2),11));

    tmp_161_1_2_2_cast_c_fu_1797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_reg_2657),10));
        tmp_161_1_2_cast_fu_1789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_2_fu_1783_p2),11));

    tmp_161_2_0_2_cast_fu_1888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_reg_2691),9));
    tmp_161_2_1_cast_59_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_1_2_fu_1931_p3),11));
        tmp_161_2_1_cast_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_1_fu_1913_p2),11));

    tmp_161_2_2_2_cast_c_fu_1965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_reg_2677),10));
        tmp_161_2_2_cast_fu_1957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_2_fu_1951_p2),11));

    tmp_16_fu_715_p1 <= p_assign_6_0_1_fu_683_p2(2 - 1 downto 0);
    tmp_18_fu_719_p3 <= 
        tmp_15_fu_709_p2 when (tmp_13_fu_697_p3(0) = '1') else 
        tmp_16_fu_715_p1;
    tmp_19_fu_733_p3 <= p_assign_6_0_2_fu_727_p2(11 downto 11);
    tmp_1_fu_567_p2 <= "1" when (unsigned(t_V_reg_517) < unsigned(ap_const_lv11_41A)) else "0";
    tmp_20_fu_741_p3 <= p_assign_6_0_2_fu_727_p2(11 downto 11);
    tmp_21_fu_749_p1 <= t_V_reg_517(2 - 1 downto 0);
    tmp_22_fu_753_p2 <= (tmp_21_fu_749_p1 xor ap_const_lv2_3);
    tmp_23_fu_759_p1 <= p_assign_6_0_2_fu_727_p2(2 - 1 downto 0);
    tmp_24_fu_763_p3 <= 
        tmp_22_fu_753_p2 when (tmp_20_fu_741_p3(0) = '1') else 
        tmp_23_fu_759_p1;
    tmp_25_fu_771_p1 <= p_p2_i413_i_fu_659_p3(2 - 1 downto 0);
    tmp_26_fu_775_p1 <= tmp_4_fu_613_p2(2 - 1 downto 0);
    tmp_27_fu_779_p1 <= p_p2_i413_i_fu_659_p3(2 - 1 downto 0);
    tmp_28_fu_783_p1 <= p_assign_8_fu_677_p2(2 - 1 downto 0);
    tmp_29_fu_787_p3 <= 
        tmp_27_fu_779_p1 when (tmp_11_fu_671_p2(0) = '1') else 
        tmp_28_fu_783_p1;
    tmp_2_fu_595_p2 <= "1" when (t_V_reg_517 = ap_const_lv11_1) else "0";
    tmp_30_fu_925_p2 <= "1" when (signed(ImagLoc_x_fu_901_p2) < signed(ap_const_lv12_690)) else "0";
    tmp_30_not_fu_983_p2 <= (tmp_30_fu_925_p2 xor ap_const_lv1_1);
    tmp_31_fu_795_p3 <= 
        tmp_26_fu_775_p1 when (or_cond_i412_i_fu_639_p2(0) = '1') else 
        tmp_29_fu_787_p3;
    tmp_32_fu_963_p2 <= "1" when (signed(p_p2_i_i_fu_951_p3) < signed(ap_const_lv12_690)) else "0";
    tmp_33_fu_803_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_31_fu_795_p3));
    tmp_34_fu_809_p3 <= 
        tmp_18_fu_719_p3 when (tmp_12_fu_689_p3(0) = '1') else 
        tmp_16_fu_715_p1;
    tmp_35_fu_1026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_cast_fu_1023_p1),64));
    tmp_3_fu_607_p2 <= "1" when (unsigned(t_V_reg_517) > unsigned(ap_const_lv11_41A)) else "0";
    tmp_40_fu_823_p3 <= 
        tmp_24_fu_763_p3 when (tmp_19_fu_733_p3(0) = '1') else 
        tmp_23_fu_759_p1;
    tmp_41_fu_837_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_25_fu_771_p1));
    tmp_42_fu_843_p3 <= 
        tmp_25_fu_771_p1 when (tmp_11_fu_671_p2(0) = '1') else 
        tmp_41_fu_837_p2;
    tmp_43_fu_851_p1 <= tmp_4_fu_613_p2(2 - 1 downto 0);
    tmp_44_fu_855_p3 <= 
        tmp_43_fu_851_p1 when (or_cond_i412_i_fu_639_p2(0) = '1') else 
        tmp_42_fu_843_p3;
    tmp_46_fu_885_p4 <= t_V_2_reg_528(10 downto 1);
    tmp_47_fu_911_p3 <= ImagLoc_x_fu_901_p2(11 downto 11);
    tmp_48_fu_937_p3 <= ImagLoc_x_fu_901_p2(11 downto 11);
    tmp_49_fu_1009_p1 <= x_fu_1001_p3(2 - 1 downto 0);
    tmp_4_fu_613_p2 <= std_logic_vector(unsigned(t_V_cast_fu_551_p1) + unsigned(ap_const_lv12_FFF));
    tmp_53_fu_1587_p1 <= p_Val2_10_0_0_2_fu_1555_p2(8 - 1 downto 0);
    tmp_54_fu_1591_p1 <= r_V_7_0_1_fu_1577_p2(8 - 1 downto 0);
    tmp_55_fu_1606_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_7_reg_2644),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_56_fu_1625_p1 <= r_V_7_0_2_fu_1615_p2(8 - 1 downto 0);
    tmp_57_fu_1691_p4 <= p_Val2_2_fu_1654_p2(10 downto 8);
    tmp_67_fu_1755_p1 <= p_Val2_10_1_0_2_fu_1723_p2(8 - 1 downto 0);
    tmp_68_fu_1759_p1 <= r_V_7_1_1_fu_1745_p2(8 - 1 downto 0);
    tmp_69_fu_1774_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_1_va_7_reg_2664),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_6_fu_539_p2 <= std_logic_vector(unsigned(tmp_5_reg_506) + unsigned(ap_const_lv2_1));
    tmp_70_fu_1793_p1 <= r_V_7_1_2_fu_1783_p2(8 - 1 downto 0);
    tmp_71_fu_1859_p4 <= p_Val2_5_fu_1822_p2(10 downto 8);
    tmp_73_0_0_not_fu_573_p2 <= (tmp_1_fu_567_p2 xor ap_const_lv1_1);
    tmp_78_fu_2027_p4 <= p_Val2_s_fu_1990_p2(10 downto 8);
    tmp_7_fu_545_p2 <= "1" when (tmp_5_reg_506 = ap_const_lv2_2) else "0";
    tmp_85_fu_1923_p1 <= p_Val2_10_2_0_2_fu_1891_p2(8 - 1 downto 0);
    tmp_86_fu_1927_p1 <= r_V_7_2_1_fu_1913_p2(8 - 1 downto 0);
    tmp_88_fu_1942_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_2_va_10_reg_2684),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_89_fu_1961_p1 <= r_V_7_2_2_fu_1951_p2(8 - 1 downto 0);
    tmp_8_fu_619_p3 <= tmp_4_fu_613_p2(11 downto 11);
    tmp_9_fu_633_p2 <= "1" when (signed(tmp_4_fu_613_p2) < signed(ap_const_lv12_41A)) else "0";
    tmp_fu_579_p4 <= t_V_reg_517(10 downto 1);
    tmp_i_i1_58_fu_2200_p2 <= (overflow_1_fu_2187_p2 or isneg_1_reg_2713);
    tmp_i_i1_fu_2182_p2 <= (isneg_1_reg_2713 xor ap_const_lv1_1);
    tmp_i_i2_60_fu_2231_p2 <= (overflow_2_fu_2218_p2 or isneg_2_reg_2729);
    tmp_i_i2_fu_2213_p2 <= (isneg_2_reg_2729 xor ap_const_lv1_1);
    tmp_i_i_56_fu_2169_p2 <= (overflow_fu_2156_p2 or isneg_reg_2697);
    tmp_i_i_fu_2151_p2 <= (isneg_reg_2697 xor ap_const_lv1_1);
        x_cast_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_reg_2556),32));

    x_fu_1001_p3 <= 
        p_p2_i_i_cast_cast_fu_959_p1 when (sel_tmp2_fu_995_p2(0) = '1') else 
        sel_tmp_fu_975_p3;
end behav;
