-- VHDL for IBM SMS ALD group ChannelCharDetection
-- Title: ChannelCharDetection
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/10/2020 9:23:03 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ChannelCharDetection is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_E1_INPUT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MS_E1_INPUT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PB_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PB_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_F1_INPUT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MS_F1_INPUT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MS_E_CH_WORD_SEPARATOR: out STD_LOGIC;
		PS_A_CH_NOT_GROUP_MARK_DOT_WM: out STD_LOGIC;
		PS_A_CH_GROUP_MARK_DOT_WM: out STD_LOGIC;
		MS_A_CH_CHAR_NOT_A_BIT: out STD_LOGIC;
		PS_A_CH_CHAR_A_BIT_ONLY: out STD_LOGIC;
		MB_B_CH_NOT_BLANK: out STD_LOGIC;
		PB_B_CH_BLANK: out STD_LOGIC;
		PS_A_CH_NOT_RECORD_MARK: out STD_LOGIC;
		PS_A_CH_RECORD_MARK: out STD_LOGIC;
		PS_B_CH_NOT_GROUP_MARK_WM: out STD_LOGIC;
		PS_B_CH_GROUP_MARK_DOT_WM: out STD_LOGIC;
		MS_B_CH_GROUP_MARK_DOT_WM: out STD_LOGIC;
		PB_B_CH_GROUP_MARK_WM: out STD_LOGIC;
		PB_B_CH_NOT_GROUP_MARK_WM: out STD_LOGIC;
		PS_F_CH_NOT_WORD_SEPARATOR: out STD_LOGIC);
end ChannelCharDetection;


ARCHITECTURE structural of ChannelCharDetection is

BEGIN

Page_15_41_01_1: ENTITY ALD_15_41_01_1_CHANNEL_CHARACTER_DETECTION_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E1_INPUT_C_BIT =>
		PS_E1_INPUT_BUS(7),
	PS_E1_INPUT_1_BIT =>
		PS_E1_INPUT_BUS(0),
	MS_E1_INPUT_B_BIT =>
		MS_E1_INPUT_BUS(5),
	PS_E1_INPUT_A_BIT =>
		PS_E1_INPUT_BUS(4),
	PS_E1_INPUT_8_BIT =>
		PS_E1_INPUT_BUS(3),
	PS_E1_INPUT_4_BIT =>
		PS_E1_INPUT_BUS(2),
	MS_E1_INPUT_2_BIT =>
		MS_E1_INPUT_BUS(1),
	MS_E_CH_WORD_SEPARATOR =>
		MS_E_CH_WORD_SEPARATOR
	);

Page_15_41_02_1: ENTITY ALD_15_41_02_1_CHANNEL_CHARACTER_DETECTION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_WM_BIT =>
		PS_A_CH_BUS(6),
	PS_A_CH_1_BIT =>
		PS_A_CH_BUS(0),
	PS_A_CH_8_BIT =>
		PS_A_CH_BUS(3),
	PS_A_CH_2_BIT =>
		PS_A_CH_BUS(1),
	PS_A_CH_4_BIT =>
		PS_A_CH_BUS(2),
	PS_A_CH_B_BIT =>
		PS_A_CH_BUS(5),
	PS_A_CH_A_BIT =>
		PS_A_CH_BUS(4),
	PS_A_CH_NOT_C_BIT =>
		PS_A_CH_NOT_BUS(7),
	PS_A_CH_NOT_GROUP_MARK_DOT_WM =>
		PS_A_CH_NOT_GROUP_MARK_DOT_WM,
	PS_A_CH_GROUP_MARK_DOT_WM =>
		PS_A_CH_GROUP_MARK_DOT_WM
	);

Page_15_41_03_1: ENTITY ALD_15_41_03_1_CHANNEL_CHARACTER_DETECTION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_NOT_B_BIT =>
		PS_A_CH_NOT_BUS(5),
	PS_A_CH_A_BIT =>
		PS_A_CH_BUS(4),
	PS_A_CH_NOT_8_BIT =>
		PS_A_CH_NOT_BUS(3),
	PS_A_CH_NOT_4_BIT =>
		PS_A_CH_NOT_BUS(2),
	PS_A_CH_NOT_2_BIT =>
		PS_A_CH_NOT_BUS(1),
	PS_A_CH_NOT_1_BIT =>
		PS_A_CH_NOT_BUS(0),
	MS_A_CH_CHAR_NOT_A_BIT =>
		MS_A_CH_CHAR_NOT_A_BIT,
	PS_A_CH_CHAR_A_BIT_ONLY =>
		PS_A_CH_CHAR_A_BIT_ONLY
	);

Page_15_41_04_1: ENTITY ALD_15_41_04_1_CHANNEL_CHARACTER_DETECTION_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_1_BIT =>
		PB_B_CH_BUS(0),
	PB_B_CH_2_BIT =>
		PB_B_CH_BUS(1),
	PB_B_CH_4_BIT =>
		PB_B_CH_BUS(2),
	PB_B_CH_8_BIT =>
		PB_B_CH_BUS(3),
	PB_B_CH_A_BIT =>
		PB_B_CH_BUS(4),
	PB_B_CH_B_BIT =>
		PB_B_CH_BUS(5),
	MB_B_CH_NOT_BLANK =>
		MB_B_CH_NOT_BLANK,
	PB_B_CH_BLANK =>
		PB_B_CH_BLANK
	);

Page_15_41_06_1: ENTITY ALD_15_41_06_1_CHANNEL_CHARACTER_DETECTION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_NOT_B_BIT =>
		PS_A_CH_NOT_BUS(5),
	PS_A_CH_A_BIT =>
		PS_A_CH_BUS(4),
	PS_A_CH_8_BIT =>
		PS_A_CH_BUS(3),
	PS_A_CH_NOT_4_BIT =>
		PS_A_CH_NOT_BUS(2),
	PS_A_CH_2_BIT =>
		PS_A_CH_BUS(1),
	PS_A_CH_NOT_1_BIT =>
		PS_A_CH_NOT_BUS(0),
	PS_A_CH_NOT_RECORD_MARK =>
		PS_A_CH_NOT_RECORD_MARK,
	PS_A_CH_RECORD_MARK =>
		PS_A_CH_RECORD_MARK
	);

Page_15_41_07_1: ENTITY ALD_15_41_07_1_CHANNEL_CHARACTER_DETECTION_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_BUS(0),
	PB_B_CH_NOT_2_BIT =>
		PB_B_CH_NOT_BUS(1),
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_BUS(2),
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_BUS(3),
	PB_B_CH_NOT_A_BIT =>
		PB_B_CH_NOT_BUS(4),
	PB_B_CH_NOT_B_BIT =>
		PB_B_CH_NOT_BUS(5),
	PB_B_CH_NOT_WM_BIT =>
		PB_B_CH_NOT_BUS(6),
	PB_B_CH_C_BIT =>
		PB_B_CH_BUS(7),
	MS_B_CH_GROUP_MARK_DOT_WM =>
		MS_B_CH_GROUP_MARK_DOT_WM,
	PB_B_CH_GROUP_MARK_WM =>
		PB_B_CH_GROUP_MARK_WM,
	PS_B_CH_GROUP_MARK_DOT_WM =>
		PS_B_CH_GROUP_MARK_DOT_WM,
	PS_B_CH_NOT_GROUP_MARK_WM =>
		PS_B_CH_NOT_GROUP_MARK_WM,
	PB_B_CH_NOT_GROUP_MARK_WM =>
		PB_B_CH_NOT_GROUP_MARK_WM
	);

Page_15_41_08_1: ENTITY ALD_15_41_08_1_CH_CHAR_DECITION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F1_INPUT_C_BIT =>
		PS_F1_INPUT_BUS(7),
	PS_F1_INPUT_1_BIT =>
		PS_F1_INPUT_BUS(0),
	MS_F1_INPUT_B_BIT =>
		MS_F1_INPUT_BUS(5),
	PS_F1_INPUT_A_BIT =>
		PS_F1_INPUT_BUS(4),
	PS_F1_INPUT_8_BIT =>
		PS_F1_INPUT_BUS(3),
	PS_F1_INPUT_4_BIT =>
		PS_F1_INPUT_BUS(2),
	MS_F1_INPUT_2_BIT =>
		MS_F1_INPUT_BUS(1),
	PS_F_CH_NOT_WORD_SEPARATOR =>
		PS_F_CH_NOT_WORD_SEPARATOR
	);


END;
