

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Mon Aug 12 18:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.856 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16401|    16401|  82.005 us|  82.005 us|  16401|  16401|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                      |                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_histogram_Pipeline_loop_0_fu_52   |histogram_Pipeline_loop_0  |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
        |grp_histogram_Pipeline_loop_1_fu_60   |histogram_Pipeline_loop_1  |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
        |grp_histogram_Pipeline_loop_2_fu_68   |histogram_Pipeline_loop_2  |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
        |grp_histogram_Pipeline_loop_3_fu_76   |histogram_Pipeline_loop_3  |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
        |grp_histogram_Pipeline_loop_4_fu_84   |histogram_Pipeline_loop_4  |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
        |grp_histogram_Pipeline_loop_5_fu_92   |histogram_Pipeline_loop_5  |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
        |grp_histogram_Pipeline_loop_6_fu_100  |histogram_Pipeline_loop_6  |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
        |grp_histogram_Pipeline_loop_7_fu_108  |histogram_Pipeline_loop_7  |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
        |grp_histogram_Pipeline_loop_8_fu_116  |histogram_Pipeline_loop_8  |       11|       11|  55.000 ns|  55.000 ns|     11|     11|       no|
        +--------------------------------------+---------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_0, i32 %results_0, i7 %array_0"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_1, i32 %results_1, i7 %array_1"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_2, i32 %results_2, i7 %array_2"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_3, i32 %results_3, i7 %array_3"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_4, i32 %results_4, i7 %array_4"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_5, i32 %results_5, i7 %array_5"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_6, i32 %results_6, i7 %array_6"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_7, i32 %results_7, i7 %array_7"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_0, i32 %results_0, i7 %array_0"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_1, i32 %results_1, i7 %array_1"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_2, i32 %results_2, i7 %array_2"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_3, i32 %results_3, i7 %array_3"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_4, i32 %results_4, i7 %array_4"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_5, i32 %results_5, i7 %array_5"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_6, i32 %results_6, i7 %array_6"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_7, i32 %results_7, i7 %array_7"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_8, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_Pipeline_loop_8, i32 %results_0, i32 %results_1, i32 %results_2, i32 %results_3, i32 %results_4, i32 %results_5, i32 %results_6, i32 %results_7, i32 %results"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln168 = ret" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:168]   --->   Operation 23 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ array_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ results_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ results_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ results_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ results_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ results_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ results_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ results_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ results_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ results]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
ret_ln168 (ret ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="array_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="array_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="array_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="array_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="array_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="array_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="results_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="results_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="results_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="results_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="results_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="results_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="results_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="results_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="results">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_loop_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_loop_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_loop_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_loop_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_loop_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_loop_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_loop_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_loop_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histogram_Pipeline_loop_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="grp_histogram_Pipeline_loop_0_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_histogram_Pipeline_loop_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="7" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_histogram_Pipeline_loop_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_histogram_Pipeline_loop_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_histogram_Pipeline_loop_4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_histogram_Pipeline_loop_5_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_histogram_Pipeline_loop_6_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="7" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_histogram_Pipeline_loop_7_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_histogram_Pipeline_loop_8_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="0" index="3" bw="32" slack="0"/>
<pin id="121" dir="0" index="4" bw="32" slack="0"/>
<pin id="122" dir="0" index="5" bw="32" slack="0"/>
<pin id="123" dir="0" index="6" bw="32" slack="0"/>
<pin id="124" dir="0" index="7" bw="32" slack="0"/>
<pin id="125" dir="0" index="8" bw="32" slack="0"/>
<pin id="126" dir="0" index="9" bw="32" slack="0"/>
<pin id="127" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="116" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: results_0 | {1 2 }
	Port: results_1 | {1 2 }
	Port: results_2 | {1 2 }
	Port: results_3 | {1 2 }
	Port: results_4 | {1 2 }
	Port: results_5 | {1 2 }
	Port: results_6 | {1 2 }
	Port: results_7 | {1 2 }
	Port: results | {3 4 }
 - Input state : 
	Port: histogram : array_0 | {1 2 }
	Port: histogram : array_1 | {1 2 }
	Port: histogram : array_2 | {1 2 }
	Port: histogram : array_3 | {1 2 }
	Port: histogram : array_4 | {1 2 }
	Port: histogram : array_5 | {1 2 }
	Port: histogram : array_6 | {1 2 }
	Port: histogram : array_7 | {1 2 }
	Port: histogram : results_0 | {1 2 3 4 }
	Port: histogram : results_1 | {1 2 3 4 }
	Port: histogram : results_2 | {1 2 3 4 }
	Port: histogram : results_3 | {1 2 3 4 }
	Port: histogram : results_4 | {1 2 3 4 }
	Port: histogram : results_5 | {1 2 3 4 }
	Port: histogram : results_6 | {1 2 3 4 }
	Port: histogram : results_7 | {1 2 3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |  grp_histogram_Pipeline_loop_0_fu_52 |  4.1304 |   116   |   249   |
|          |  grp_histogram_Pipeline_loop_1_fu_60 |  4.1304 |   116   |   249   |
|          |  grp_histogram_Pipeline_loop_2_fu_68 |  4.1304 |   116   |   249   |
|          |  grp_histogram_Pipeline_loop_3_fu_76 |  4.1304 |   116   |   249   |
|   call   |  grp_histogram_Pipeline_loop_4_fu_84 |  4.1304 |   116   |   249   |
|          |  grp_histogram_Pipeline_loop_5_fu_92 |  4.1304 |   116   |   249   |
|          | grp_histogram_Pipeline_loop_6_fu_100 |  4.1304 |   116   |   249   |
|          | grp_histogram_Pipeline_loop_7_fu_108 |  4.1304 |   116   |   249   |
|          | grp_histogram_Pipeline_loop_8_fu_116 |  12.704 |   572   |   367   |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      | 45.7472 |   1500  |   2359  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   45   |  1500  |  2359  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   45   |  1500  |  2359  |
+-----------+--------+--------+--------+
