

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Fri Dec 27 22:26:40 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.440|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       8|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        98|          -|          -|       ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 101
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 77 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 77 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 77 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 3 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)"   --->   Operation 102 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)"   --->   Operation 103 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 104 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)"   --->   Operation 105 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%output_width_cast = zext i5 %output_width_read to i16"   --->   Operation 106 'zext' 'output_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 107 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %input_width_read to i13" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 108 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 109 'zext' 'zext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln19_cast = zext i5 %output_width_read to i12"   --->   Operation 110 'zext' 'zext_ln19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_height_read to i4"   --->   Operation 111 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 112 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 113 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln19_100, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 114 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%phi_mul80 = phi i7 [ 0, %0 ], [ %add_ln19, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 115 'phi' 'phi_mul80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln19 = add i7 %phi_mul80, %zext_ln36_8" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 116 'add' 'add_ln19' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.87ns)   --->   "%add_ln19_100 = add i7 %phi_mul, %zext_ln28" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 117 'add' 'add_ln19_100' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %out_d_0, -8" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 118 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 119 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 120 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %4, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %out_d_0 to i64" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 122 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln23" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 123 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln28_88 = zext i4 %out_d_0 to i6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 124 'zext' 'zext_ln28_88' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %out_d_0 to i3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 125 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln28, i3 0)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 126 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.82ns)   --->   "%add_ln28 = add i6 %zext_ln28_88, %shl_ln" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 127 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln28_90 = zext i6 %add_ln28 to i7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 128 'zext' 'zext_ln28_90' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln28_53 = zext i6 %add_ln28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 129 'zext' 'zext_ln28_53' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_53" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 130 'getelementptr' 'kernel_0_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.82ns)   --->   "%add_ln28_72 = add i7 1, %zext_ln28_90" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 131 'add' 'add_ln28_72' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln28_55 = zext i7 %add_ln28_72 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 132 'zext' 'zext_ln28_55' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_0_addr_1 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_55" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 133 'getelementptr' 'kernel_0_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.82ns)   --->   "%add_ln28_73 = add i7 2, %zext_ln28_90" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 134 'add' 'add_ln28_73' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln28_57 = zext i7 %add_ln28_73 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 135 'zext' 'zext_ln28_57' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%kernel_0_addr_2 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 136 'getelementptr' 'kernel_0_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.82ns)   --->   "%add_ln28_74 = add i7 3, %zext_ln28_90" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 137 'add' 'add_ln28_74' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln28_59 = zext i7 %add_ln28_74 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 138 'zext' 'zext_ln28_59' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_0_addr_3 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_59" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 139 'getelementptr' 'kernel_0_addr_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.82ns)   --->   "%add_ln28_75 = add i7 4, %zext_ln28_90" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 140 'add' 'add_ln28_75' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln28_61 = zext i7 %add_ln28_75 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 141 'zext' 'zext_ln28_61' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_0_addr_4 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_61" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 142 'getelementptr' 'kernel_0_addr_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.82ns)   --->   "%add_ln28_76 = add i7 5, %zext_ln28_90" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 143 'add' 'add_ln28_76' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln28_63 = zext i7 %add_ln28_76 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 144 'zext' 'zext_ln28_63' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_0_addr_5 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_63" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 145 'getelementptr' 'kernel_0_addr_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (1.82ns)   --->   "%add_ln28_77 = add i7 6, %zext_ln28_90" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 146 'add' 'add_ln28_77' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln28_65 = zext i7 %add_ln28_77 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 147 'zext' 'zext_ln28_65' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_0_addr_6 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_65" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 148 'getelementptr' 'kernel_0_addr_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.82ns)   --->   "%add_ln28_78 = add i7 7, %zext_ln28_90" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 149 'add' 'add_ln28_78' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln28_67 = zext i7 %add_ln28_78 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 150 'zext' 'zext_ln28_67' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_0_addr_7 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_67" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 151 'getelementptr' 'kernel_0_addr_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.82ns)   --->   "%add_ln28_79 = add i7 8, %zext_ln28_90" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 152 'add' 'add_ln28_79' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln28_69 = zext i7 %add_ln28_79 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 153 'zext' 'zext_ln28_69' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%kernel_0_addr_8 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_69" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 154 'getelementptr' 'kernel_0_addr_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 155 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 156 'ret' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.48>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %out_h, %3 ], [ 0, %.preheader5.preheader ]"   --->   Operation 157 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 158 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %out_h_0, %empty" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 159 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 160 'add' 'out_h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln28_3_cast = zext i4 %out_h_0 to i7" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 162 'zext' 'zext_ln28_3_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.87ns)   --->   "%tmp_0_0_0 = add i7 %zext_ln28_3_cast, %phi_mul" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 163 'add' 'tmp_0_0_0' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_0_0_0_cast_cast = zext i7 %tmp_0_0_0 to i13" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 164 'zext' 'tmp_0_0_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (3.74ns)   --->   "%tmp5_0_0_0 = mul i13 %zext_ln36, %tmp_0_0_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 165 'mul' 'tmp5_0_0_0' <Predicate = (!icmp_ln20)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp5_0_0_0_cast = zext i13 %tmp5_0_0_0 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 166 'zext' 'tmp5_0_0_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.87ns)   --->   "%tmp_0_1_0 = add i7 %tmp_0_0_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 167 'add' 'tmp_0_1_0' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_0_1_0_cast_cast = zext i7 %tmp_0_1_0 to i13" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 168 'zext' 'tmp_0_1_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (3.74ns)   --->   "%tmp5_0_1_0 = mul i13 %zext_ln36, %tmp_0_1_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 169 'mul' 'tmp5_0_1_0' <Predicate = (!icmp_ln20)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp5_0_1_0_cast = zext i13 %tmp5_0_1_0 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 170 'zext' 'tmp5_0_1_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.87ns)   --->   "%tmp_0_2_0 = add i7 %tmp_0_0_0, 2" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 171 'add' 'tmp_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_0_2_0_cast_cast = zext i7 %tmp_0_2_0 to i13" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 172 'zext' 'tmp_0_2_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (3.74ns)   --->   "%tmp5_0_2_0 = mul i13 %zext_ln36, %tmp_0_2_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 173 'mul' 'tmp5_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp5_0_2_0_cast = zext i13 %tmp5_0_2_0 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 174 'zext' 'tmp5_0_2_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.87ns)   --->   "%tmp6_0 = add i7 %zext_ln28_3_cast, %phi_mul80" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 175 'add' 'tmp6_0' <Predicate = (!icmp_ln20)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp6_0_cast_cast = zext i7 %tmp6_0 to i12" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 176 'zext' 'tmp6_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (3.74ns)   --->   "%tmp7_0 = mul i12 %zext_ln19_cast, %tmp6_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 177 'mul' 'tmp7_0' <Predicate = (!icmp_ln20)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp7_0_cast = zext i12 %tmp7_0 to i17" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 178 'zext' 'tmp7_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.76ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 179 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 180 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.45>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%out_w_0_0 = phi i16 [ %add_ln21, %2 ], [ 0, %.preheader.preheader ]" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 181 'phi' 'out_w_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (2.42ns)   --->   "%icmp_ln21 = icmp eq i16 %out_w_0_0, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 182 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %3, label %.preheader.1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln28_91 = zext i16 %out_w_0_0 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 184 'zext' 'zext_ln28_91' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (2.07ns)   --->   "%add_ln28_80 = add i17 %tmp5_0_0_0_cast, %zext_ln28_91" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 185 'add' 'add_ln28_80' <Predicate = (!icmp_ln21)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln28_94 = zext i17 %add_ln28_80 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 186 'zext' 'zext_ln28_94' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28 = mul i36 %zext_ln28_94, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 187 'mul' 'mul_ln28' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_510 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 188 'partselect' 'tmp_510' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 189 [21/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 189 'urem' 'urem_ln28' <Predicate = (!icmp_ln21)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.45>
ST_5 : Operation 190 [20/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 190 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln28 = or i16 %out_w_0_0, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 191 'or' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln28_100 = zext i16 %or_ln28 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 192 'zext' 'zext_ln28_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (2.07ns)   --->   "%add_ln28_81 = add i17 %tmp5_0_0_0_cast, %zext_ln28_100" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 193 'add' 'add_ln28_81' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln28_101 = zext i17 %add_ln28_81 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 194 'zext' 'zext_ln28_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_72 = mul i36 %zext_ln28_101, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 195 'mul' 'mul_ln28_72' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_511 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_72, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 196 'partselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [21/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 197 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%or_ln28_3 = or i16 %out_w_0_0, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 198 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln28_103 = zext i16 %or_ln28_3 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 199 'zext' 'zext_ln28_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (2.07ns)   --->   "%add_ln28_82 = add i17 %tmp5_0_0_0_cast, %zext_ln28_103" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 200 'add' 'add_ln28_82' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln28_104 = zext i17 %add_ln28_82 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 201 'zext' 'zext_ln28_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_73 = mul i36 %zext_ln28_104, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 202 'mul' 'mul_ln28_73' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_512 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_73, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 203 'partselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [21/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 204 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.45>
ST_6 : Operation 205 [19/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 205 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [20/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 206 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [20/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 207 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (2.07ns)   --->   "%add_ln28_83 = add i17 %tmp5_0_1_0_cast, %zext_ln28_91" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 208 'add' 'add_ln28_83' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln28_106 = zext i17 %add_ln28_83 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 209 'zext' 'zext_ln28_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_74 = mul i36 %zext_ln28_106, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 210 'mul' 'mul_ln28_74' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_513 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_74, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 211 'partselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [21/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 212 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (2.07ns)   --->   "%add_ln28_84 = add i17 %tmp5_0_1_0_cast, %zext_ln28_100" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 213 'add' 'add_ln28_84' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln28_108 = zext i17 %add_ln28_84 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 214 'zext' 'zext_ln28_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_75 = mul i36 %zext_ln28_108, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 215 'mul' 'mul_ln28_75' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_514 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_75, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 216 'partselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [21/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 217 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.45>
ST_7 : Operation 218 [18/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 218 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [19/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 219 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [19/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 220 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [20/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 221 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [20/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 222 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (2.07ns)   --->   "%add_ln28_85 = add i17 %tmp5_0_1_0_cast, %zext_ln28_103" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 223 'add' 'add_ln28_85' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln28_110 = zext i17 %add_ln28_85 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 224 'zext' 'zext_ln28_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_76 = mul i36 %zext_ln28_110, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 225 'mul' 'mul_ln28_76' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_515 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_76, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 226 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [21/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 227 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (2.07ns)   --->   "%add_ln28_86 = add i17 %tmp5_0_2_0_cast, %zext_ln28_91" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 228 'add' 'add_ln28_86' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln28_112 = zext i17 %add_ln28_86 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 229 'zext' 'zext_ln28_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_77 = mul i36 %zext_ln28_112, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 230 'mul' 'mul_ln28_77' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_516 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_77, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 231 'partselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [21/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 232 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.45>
ST_8 : Operation 233 [17/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 233 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [18/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 234 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [18/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 235 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [19/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 236 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [19/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 237 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [20/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 238 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [20/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 239 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (2.07ns)   --->   "%add_ln28_87 = add i17 %tmp5_0_2_0_cast, %zext_ln28_100" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 240 'add' 'add_ln28_87' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln28_114 = zext i17 %add_ln28_87 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 241 'zext' 'zext_ln28_114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_78 = mul i36 %zext_ln28_114, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 242 'mul' 'mul_ln28_78' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_517 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_78, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 243 'partselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [21/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 244 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (2.07ns)   --->   "%add_ln28_88 = add i17 %tmp5_0_2_0_cast, %zext_ln28_103" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 245 'add' 'add_ln28_88' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln28_116 = zext i17 %add_ln28_88 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 246 'zext' 'zext_ln28_116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_79 = mul i36 %zext_ln28_116, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 247 'mul' 'mul_ln28_79' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_518 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_79, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 248 'partselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [21/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 249 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.68>
ST_9 : Operation 250 [16/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 250 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [17/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 251 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [17/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 252 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [18/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 253 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [18/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 254 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [19/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 255 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [19/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 256 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [20/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 257 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [20/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 258 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.45>
ST_10 : Operation 259 [15/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 259 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [16/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 260 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [16/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 261 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [17/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 262 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [17/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 263 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [18/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 264 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [18/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 265 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [19/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 266 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [19/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 267 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (2.07ns)   --->   "%add_ln36 = add i17 %tmp7_0_cast, %zext_ln28_91" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 268 'add' 'add_ln36' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i17 %add_ln36 to i36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 269 'zext' 'zext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36 = mul i36 %zext_ln36_10, 149131" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 270 'mul' 'mul_ln36' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_519 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln36, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 271 'partselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [21/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 272 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.68>
ST_11 : Operation 273 [14/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 273 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [15/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 274 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [15/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 275 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [16/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 276 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [16/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 277 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [17/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 278 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [17/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 279 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [18/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 280 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [18/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 281 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [20/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 282 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.68>
ST_12 : Operation 283 [13/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 283 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [14/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 284 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 285 [14/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 285 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [15/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 286 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [15/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 287 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [16/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 288 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [16/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 289 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [17/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 290 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [17/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 291 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [19/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 292 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 293 [12/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 293 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [13/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 294 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [13/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 295 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [14/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 296 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [14/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 297 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [15/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 298 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [15/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 299 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [16/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 300 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [16/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 301 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [18/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 302 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 303 [11/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 303 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [12/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 304 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 305 [12/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 305 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [13/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 306 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 307 [13/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 307 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 308 [14/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 308 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [14/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 309 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [15/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 310 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [15/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 311 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [17/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 312 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.68>
ST_15 : Operation 313 [10/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 313 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [11/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 314 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [11/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 315 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 316 [12/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 316 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [12/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 317 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [13/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 318 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [13/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 319 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 320 [14/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 320 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [14/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 321 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 322 [16/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 322 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.68>
ST_16 : Operation 323 [9/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 323 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [10/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 324 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [10/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 325 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [11/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 326 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [11/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 327 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [12/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 328 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [12/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 329 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [13/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 330 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [13/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 331 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 332 [15/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 332 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.68>
ST_17 : Operation 333 [8/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 333 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 334 [9/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 334 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 335 [9/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 335 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [10/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 336 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [10/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 337 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [11/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 338 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 339 [11/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 339 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 340 [12/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 340 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [12/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 341 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [14/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 342 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.68>
ST_18 : Operation 343 [7/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 343 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 344 [8/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 344 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 345 [8/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 345 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 346 [9/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 346 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 347 [9/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 347 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 348 [10/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 348 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [10/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 349 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [11/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 350 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [11/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 351 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [13/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 352 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.68>
ST_19 : Operation 353 [6/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 353 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 354 [7/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 354 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [7/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 355 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 356 [8/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 356 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 357 [8/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 357 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [9/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 358 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 359 [9/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 359 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [10/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 360 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 361 [10/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 361 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 362 [12/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 362 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.68>
ST_20 : Operation 363 [5/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 363 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 364 [6/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 364 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [6/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 365 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [7/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 366 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 367 [7/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 367 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 368 [8/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 368 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [8/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 369 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 370 [9/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 370 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [9/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 371 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 372 [11/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 372 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.68>
ST_21 : Operation 373 [4/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 373 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 374 [5/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 374 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 375 [5/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 375 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 376 [6/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 376 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 377 [6/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 377 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 378 [7/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 378 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [7/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 379 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [8/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 380 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 381 [8/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 381 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 382 [10/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 382 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.68>
ST_22 : Operation 383 [3/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 383 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 384 [4/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 384 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 385 [4/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 385 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 386 [5/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 386 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 387 [5/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 387 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 388 [6/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 388 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 389 [6/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 389 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 390 [7/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 390 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 391 [7/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 391 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [9/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 392 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.68>
ST_23 : Operation 393 [2/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 393 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [3/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 394 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 395 [3/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 395 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 396 [4/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 396 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 397 [4/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 397 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 398 [5/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 398 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 399 [5/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 399 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [6/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 400 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 401 [6/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 401 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [8/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 402 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.93>
ST_24 : Operation 403 [1/21] (3.68ns)   --->   "%urem_ln28 = urem i17 %add_ln28_80, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 403 'urem' 'urem_ln28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln28_52 = zext i17 %urem_ln28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 404 'zext' 'zext_ln28_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 405 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 406 [2/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 406 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 407 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 407 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 408 [2/2] (3.25ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 408 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 409 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 410 [2/2] (3.25ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 410 'load' 'input_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 411 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 412 [2/2] (3.25ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 412 'load' 'input_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 413 'getelementptr' 'input_4_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 414 [2/2] (3.25ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 414 'load' 'input_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 415 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 415 'getelementptr' 'input_5_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 416 [2/2] (3.25ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 416 'load' 'input_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 417 'getelementptr' 'input_6_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 418 [2/2] (3.25ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 418 'load' 'input_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 419 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 419 'getelementptr' 'input_7_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 420 [2/2] (3.25ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 420 'load' 'input_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 421 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 421 'getelementptr' 'input_8_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 422 [2/2] (3.25ns)   --->   "%input_8_load = load i16* %input_8_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 422 'load' 'input_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 423 'getelementptr' 'input_9_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 424 [2/2] (3.25ns)   --->   "%input_9_load = load i16* %input_9_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 424 'load' 'input_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 425 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 425 'getelementptr' 'input_10_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 426 [2/2] (3.25ns)   --->   "%input_10_load = load i16* %input_10_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 426 'load' 'input_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 427 'getelementptr' 'input_11_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 428 [2/2] (3.25ns)   --->   "%input_11_load = load i16* %input_11_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 428 'load' 'input_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 429 'getelementptr' 'input_12_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 430 [2/2] (3.25ns)   --->   "%input_12_load = load i16* %input_12_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 430 'load' 'input_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 431 'getelementptr' 'input_13_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 432 [2/2] (3.25ns)   --->   "%input_13_load = load i16* %input_13_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 432 'load' 'input_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 433 'getelementptr' 'input_14_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 434 [2/2] (3.25ns)   --->   "%input_14_load = load i16* %input_14_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 434 'load' 'input_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_52" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 435 'getelementptr' 'input_15_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 436 [2/2] (3.25ns)   --->   "%input_15_load = load i16* %input_15_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 436 'load' 'input_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 437 [2/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 437 'load' 'kernel_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_24 : Operation 438 [2/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 438 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 439 [2/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 439 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 440 [3/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 440 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 441 [3/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 441 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 442 [4/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 442 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 443 [4/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 443 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 444 [5/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 444 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 445 [5/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 445 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 446 [7/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 446 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.93>
ST_25 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln28_89 = sext i9 %tmp_510 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 447 'sext' 'sext_ln28_89' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln28_97 = zext i17 %sext_ln28_89 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 448 'zext' 'zext_ln28_97' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 449 [1/2] (3.25ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 449 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 450 [1/2] (3.25ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 450 'load' 'input_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 451 [1/2] (3.25ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 451 'load' 'input_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 452 [1/2] (3.25ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 452 'load' 'input_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 453 [1/2] (3.25ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 453 'load' 'input_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 454 [1/2] (3.25ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 454 'load' 'input_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 455 [1/2] (3.25ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 455 'load' 'input_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 456 [1/2] (3.25ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 456 'load' 'input_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 457 [1/2] (3.25ns)   --->   "%input_8_load = load i16* %input_8_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 457 'load' 'input_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 458 [1/2] (3.25ns)   --->   "%input_9_load = load i16* %input_9_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 458 'load' 'input_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 459 [1/2] (3.25ns)   --->   "%input_10_load = load i16* %input_10_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 459 'load' 'input_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 460 [1/2] (3.25ns)   --->   "%input_11_load = load i16* %input_11_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 460 'load' 'input_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 461 [1/2] (3.25ns)   --->   "%input_12_load = load i16* %input_12_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 461 'load' 'input_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 462 [1/2] (3.25ns)   --->   "%input_13_load = load i16* %input_13_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 462 'load' 'input_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 463 [1/2] (3.25ns)   --->   "%input_14_load = load i16* %input_14_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 463 'load' 'input_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 464 [1/2] (3.25ns)   --->   "%input_15_load = load i16* %input_15_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 464 'load' 'input_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 465 [1/1] (2.06ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load, i16 %input_1_load, i16 %input_2_load, i16 %input_3_load, i16 %input_4_load, i16 %input_5_load, i16 %input_6_load, i16 %input_7_load, i16 %input_8_load, i16 %input_9_load, i16 %input_10_load, i16 %input_11_load, i16 %input_12_load, i16 %input_13_load, i16 %input_14_load, i16 %input_15_load, i32 %zext_ln28_97)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 465 'mux' 'tmp' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 466 [1/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 466 'load' 'kernel_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 467 [1/21] (3.68ns)   --->   "%urem_ln28_24 = urem i17 %add_ln28_81, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 467 'urem' 'urem_ln28_24' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln28_54 = zext i17 %urem_ln28_24 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 468 'zext' 'zext_ln28_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 469 [1/1] (0.00ns)   --->   "%input_0_addr_227 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 469 'getelementptr' 'input_0_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 470 [2/2] (3.25ns)   --->   "%input_0_load_227 = load i16* %input_0_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 470 'load' 'input_0_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 471 [1/1] (0.00ns)   --->   "%input_1_addr_227 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 471 'getelementptr' 'input_1_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 472 [2/2] (3.25ns)   --->   "%input_1_load_227 = load i16* %input_1_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 472 'load' 'input_1_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%input_2_addr_227 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 473 'getelementptr' 'input_2_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 474 [2/2] (3.25ns)   --->   "%input_2_load_227 = load i16* %input_2_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 474 'load' 'input_2_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 475 [1/1] (0.00ns)   --->   "%input_3_addr_227 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 475 'getelementptr' 'input_3_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 476 [2/2] (3.25ns)   --->   "%input_3_load_227 = load i16* %input_3_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 476 'load' 'input_3_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 477 [1/1] (0.00ns)   --->   "%input_4_addr_227 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 477 'getelementptr' 'input_4_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 478 [2/2] (3.25ns)   --->   "%input_4_load_227 = load i16* %input_4_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 478 'load' 'input_4_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%input_5_addr_227 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 479 'getelementptr' 'input_5_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 480 [2/2] (3.25ns)   --->   "%input_5_load_227 = load i16* %input_5_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 480 'load' 'input_5_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 481 [1/1] (0.00ns)   --->   "%input_6_addr_227 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 481 'getelementptr' 'input_6_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 482 [2/2] (3.25ns)   --->   "%input_6_load_227 = load i16* %input_6_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 482 'load' 'input_6_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 483 [1/1] (0.00ns)   --->   "%input_7_addr_227 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 483 'getelementptr' 'input_7_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 484 [2/2] (3.25ns)   --->   "%input_7_load_227 = load i16* %input_7_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 484 'load' 'input_7_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 485 [1/1] (0.00ns)   --->   "%input_8_addr_227 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 485 'getelementptr' 'input_8_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 486 [2/2] (3.25ns)   --->   "%input_8_load_227 = load i16* %input_8_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 486 'load' 'input_8_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 487 [1/1] (0.00ns)   --->   "%input_9_addr_227 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 487 'getelementptr' 'input_9_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 488 [2/2] (3.25ns)   --->   "%input_9_load_227 = load i16* %input_9_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 488 'load' 'input_9_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 489 [1/1] (0.00ns)   --->   "%input_10_addr_227 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 489 'getelementptr' 'input_10_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 490 [2/2] (3.25ns)   --->   "%input_10_load_227 = load i16* %input_10_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 490 'load' 'input_10_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 491 [1/1] (0.00ns)   --->   "%input_11_addr_227 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 491 'getelementptr' 'input_11_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 492 [2/2] (3.25ns)   --->   "%input_11_load_227 = load i16* %input_11_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 492 'load' 'input_11_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 493 [1/1] (0.00ns)   --->   "%input_12_addr_227 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 493 'getelementptr' 'input_12_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 494 [2/2] (3.25ns)   --->   "%input_12_load_227 = load i16* %input_12_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 494 'load' 'input_12_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 495 [1/1] (0.00ns)   --->   "%input_13_addr_227 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 495 'getelementptr' 'input_13_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 496 [2/2] (3.25ns)   --->   "%input_13_load_227 = load i16* %input_13_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 496 'load' 'input_13_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 497 [1/1] (0.00ns)   --->   "%input_14_addr_227 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 497 'getelementptr' 'input_14_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 498 [2/2] (3.25ns)   --->   "%input_14_load_227 = load i16* %input_14_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 498 'load' 'input_14_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 499 [1/1] (0.00ns)   --->   "%input_15_addr_227 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_54" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 499 'getelementptr' 'input_15_addr_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 500 [2/2] (3.25ns)   --->   "%input_15_load_227 = load i16* %input_15_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 500 'load' 'input_15_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 501 [2/2] (3.25ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 501 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 502 [1/21] (3.68ns)   --->   "%urem_ln28_25 = urem i17 %add_ln28_82, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 502 'urem' 'urem_ln28_25' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln28_56 = zext i17 %urem_ln28_25 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 503 'zext' 'zext_ln28_56' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 504 [1/1] (0.00ns)   --->   "%input_0_addr_228 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 504 'getelementptr' 'input_0_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 505 [2/2] (3.25ns)   --->   "%input_0_load_228 = load i16* %input_0_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 505 'load' 'input_0_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 506 [1/1] (0.00ns)   --->   "%input_1_addr_228 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 506 'getelementptr' 'input_1_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 507 [2/2] (3.25ns)   --->   "%input_1_load_228 = load i16* %input_1_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 507 'load' 'input_1_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 508 [1/1] (0.00ns)   --->   "%input_2_addr_228 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 508 'getelementptr' 'input_2_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 509 [2/2] (3.25ns)   --->   "%input_2_load_228 = load i16* %input_2_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 509 'load' 'input_2_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 510 [1/1] (0.00ns)   --->   "%input_3_addr_228 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 510 'getelementptr' 'input_3_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 511 [2/2] (3.25ns)   --->   "%input_3_load_228 = load i16* %input_3_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 511 'load' 'input_3_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 512 [1/1] (0.00ns)   --->   "%input_4_addr_228 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 512 'getelementptr' 'input_4_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 513 [2/2] (3.25ns)   --->   "%input_4_load_228 = load i16* %input_4_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 513 'load' 'input_4_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 514 [1/1] (0.00ns)   --->   "%input_5_addr_228 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 514 'getelementptr' 'input_5_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 515 [2/2] (3.25ns)   --->   "%input_5_load_228 = load i16* %input_5_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 515 'load' 'input_5_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 516 [1/1] (0.00ns)   --->   "%input_6_addr_228 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 516 'getelementptr' 'input_6_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 517 [2/2] (3.25ns)   --->   "%input_6_load_228 = load i16* %input_6_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 517 'load' 'input_6_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 518 [1/1] (0.00ns)   --->   "%input_7_addr_228 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 518 'getelementptr' 'input_7_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 519 [2/2] (3.25ns)   --->   "%input_7_load_228 = load i16* %input_7_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 519 'load' 'input_7_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 520 [1/1] (0.00ns)   --->   "%input_8_addr_228 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 520 'getelementptr' 'input_8_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 521 [2/2] (3.25ns)   --->   "%input_8_load_228 = load i16* %input_8_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 521 'load' 'input_8_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 522 [1/1] (0.00ns)   --->   "%input_9_addr_228 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 522 'getelementptr' 'input_9_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 523 [2/2] (3.25ns)   --->   "%input_9_load_228 = load i16* %input_9_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 523 'load' 'input_9_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 524 [1/1] (0.00ns)   --->   "%input_10_addr_228 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 524 'getelementptr' 'input_10_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 525 [2/2] (3.25ns)   --->   "%input_10_load_228 = load i16* %input_10_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 525 'load' 'input_10_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 526 [1/1] (0.00ns)   --->   "%input_11_addr_228 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 526 'getelementptr' 'input_11_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 527 [2/2] (3.25ns)   --->   "%input_11_load_228 = load i16* %input_11_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 527 'load' 'input_11_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 528 [1/1] (0.00ns)   --->   "%input_12_addr_228 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 528 'getelementptr' 'input_12_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 529 [2/2] (3.25ns)   --->   "%input_12_load_228 = load i16* %input_12_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 529 'load' 'input_12_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 530 [1/1] (0.00ns)   --->   "%input_13_addr_228 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 530 'getelementptr' 'input_13_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 531 [2/2] (3.25ns)   --->   "%input_13_load_228 = load i16* %input_13_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 531 'load' 'input_13_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 532 [1/1] (0.00ns)   --->   "%input_14_addr_228 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 532 'getelementptr' 'input_14_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 533 [2/2] (3.25ns)   --->   "%input_14_load_228 = load i16* %input_14_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 533 'load' 'input_14_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 534 [1/1] (0.00ns)   --->   "%input_15_addr_228 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_56" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 534 'getelementptr' 'input_15_addr_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 535 [2/2] (3.25ns)   --->   "%input_15_load_228 = load i16* %input_15_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 535 'load' 'input_15_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 536 [2/2] (3.25ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 536 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_25 : Operation 537 [2/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 537 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 538 [2/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 538 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 539 [3/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 539 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 540 [3/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 540 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 541 [4/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 541 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 542 [4/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 542 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 543 [6/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 543 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.93>
ST_26 : Operation 544 [1/2] (3.25ns)   --->   "%input_0_load_227 = load i16* %input_0_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 544 'load' 'input_0_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 545 [1/2] (3.25ns)   --->   "%input_1_load_227 = load i16* %input_1_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 545 'load' 'input_1_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 546 [1/2] (3.25ns)   --->   "%input_2_load_227 = load i16* %input_2_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 546 'load' 'input_2_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 547 [1/2] (3.25ns)   --->   "%input_3_load_227 = load i16* %input_3_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 547 'load' 'input_3_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 548 [1/2] (3.25ns)   --->   "%input_4_load_227 = load i16* %input_4_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 548 'load' 'input_4_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 549 [1/2] (3.25ns)   --->   "%input_5_load_227 = load i16* %input_5_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 549 'load' 'input_5_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 550 [1/2] (3.25ns)   --->   "%input_6_load_227 = load i16* %input_6_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 550 'load' 'input_6_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 551 [1/2] (3.25ns)   --->   "%input_7_load_227 = load i16* %input_7_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 551 'load' 'input_7_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 552 [1/2] (3.25ns)   --->   "%input_8_load_227 = load i16* %input_8_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 552 'load' 'input_8_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 553 [1/2] (3.25ns)   --->   "%input_9_load_227 = load i16* %input_9_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 553 'load' 'input_9_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 554 [1/2] (3.25ns)   --->   "%input_10_load_227 = load i16* %input_10_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 554 'load' 'input_10_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 555 [1/2] (3.25ns)   --->   "%input_11_load_227 = load i16* %input_11_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 555 'load' 'input_11_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 556 [1/2] (3.25ns)   --->   "%input_12_load_227 = load i16* %input_12_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 556 'load' 'input_12_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 557 [1/2] (3.25ns)   --->   "%input_13_load_227 = load i16* %input_13_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 557 'load' 'input_13_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 558 [1/2] (3.25ns)   --->   "%input_14_load_227 = load i16* %input_14_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 558 'load' 'input_14_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 559 [1/2] (3.25ns)   --->   "%input_15_load_227 = load i16* %input_15_addr_227, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 559 'load' 'input_15_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 560 [1/2] (3.25ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 560 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 561 [1/2] (3.25ns)   --->   "%input_0_load_228 = load i16* %input_0_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 561 'load' 'input_0_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 562 [1/2] (3.25ns)   --->   "%input_1_load_228 = load i16* %input_1_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 562 'load' 'input_1_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 563 [1/2] (3.25ns)   --->   "%input_2_load_228 = load i16* %input_2_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 563 'load' 'input_2_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 564 [1/2] (3.25ns)   --->   "%input_3_load_228 = load i16* %input_3_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 564 'load' 'input_3_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 565 [1/2] (3.25ns)   --->   "%input_4_load_228 = load i16* %input_4_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 565 'load' 'input_4_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 566 [1/2] (3.25ns)   --->   "%input_5_load_228 = load i16* %input_5_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 566 'load' 'input_5_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 567 [1/2] (3.25ns)   --->   "%input_6_load_228 = load i16* %input_6_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 567 'load' 'input_6_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 568 [1/2] (3.25ns)   --->   "%input_7_load_228 = load i16* %input_7_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 568 'load' 'input_7_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 569 [1/2] (3.25ns)   --->   "%input_8_load_228 = load i16* %input_8_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 569 'load' 'input_8_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 570 [1/2] (3.25ns)   --->   "%input_9_load_228 = load i16* %input_9_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 570 'load' 'input_9_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 571 [1/2] (3.25ns)   --->   "%input_10_load_228 = load i16* %input_10_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 571 'load' 'input_10_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 572 [1/2] (3.25ns)   --->   "%input_11_load_228 = load i16* %input_11_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 572 'load' 'input_11_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 573 [1/2] (3.25ns)   --->   "%input_12_load_228 = load i16* %input_12_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 573 'load' 'input_12_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 574 [1/2] (3.25ns)   --->   "%input_13_load_228 = load i16* %input_13_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 574 'load' 'input_13_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 575 [1/2] (3.25ns)   --->   "%input_14_load_228 = load i16* %input_14_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 575 'load' 'input_14_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 576 [1/2] (3.25ns)   --->   "%input_15_load_228 = load i16* %input_15_addr_228, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 576 'load' 'input_15_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 577 [1/2] (3.25ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 577 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 578 [1/21] (3.68ns)   --->   "%urem_ln28_26 = urem i17 %add_ln28_83, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 578 'urem' 'urem_ln28_26' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln28_58 = zext i17 %urem_ln28_26 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 579 'zext' 'zext_ln28_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 580 [1/1] (0.00ns)   --->   "%input_0_addr_229 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 580 'getelementptr' 'input_0_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 581 [2/2] (3.25ns)   --->   "%input_0_load_229 = load i16* %input_0_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 581 'load' 'input_0_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 582 [1/1] (0.00ns)   --->   "%input_1_addr_229 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 582 'getelementptr' 'input_1_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 583 [2/2] (3.25ns)   --->   "%input_1_load_229 = load i16* %input_1_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 583 'load' 'input_1_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 584 [1/1] (0.00ns)   --->   "%input_2_addr_229 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 584 'getelementptr' 'input_2_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 585 [2/2] (3.25ns)   --->   "%input_2_load_229 = load i16* %input_2_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 585 'load' 'input_2_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 586 [1/1] (0.00ns)   --->   "%input_3_addr_229 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 586 'getelementptr' 'input_3_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 587 [2/2] (3.25ns)   --->   "%input_3_load_229 = load i16* %input_3_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 587 'load' 'input_3_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 588 [1/1] (0.00ns)   --->   "%input_4_addr_229 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 588 'getelementptr' 'input_4_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 589 [2/2] (3.25ns)   --->   "%input_4_load_229 = load i16* %input_4_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 589 'load' 'input_4_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 590 [1/1] (0.00ns)   --->   "%input_5_addr_229 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 590 'getelementptr' 'input_5_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 591 [2/2] (3.25ns)   --->   "%input_5_load_229 = load i16* %input_5_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 591 'load' 'input_5_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 592 [1/1] (0.00ns)   --->   "%input_6_addr_229 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 592 'getelementptr' 'input_6_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 593 [2/2] (3.25ns)   --->   "%input_6_load_229 = load i16* %input_6_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 593 'load' 'input_6_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 594 [1/1] (0.00ns)   --->   "%input_7_addr_229 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 594 'getelementptr' 'input_7_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 595 [2/2] (3.25ns)   --->   "%input_7_load_229 = load i16* %input_7_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 595 'load' 'input_7_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 596 [1/1] (0.00ns)   --->   "%input_8_addr_229 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 596 'getelementptr' 'input_8_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 597 [2/2] (3.25ns)   --->   "%input_8_load_229 = load i16* %input_8_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 597 'load' 'input_8_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 598 [1/1] (0.00ns)   --->   "%input_9_addr_229 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 598 'getelementptr' 'input_9_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 599 [2/2] (3.25ns)   --->   "%input_9_load_229 = load i16* %input_9_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 599 'load' 'input_9_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 600 [1/1] (0.00ns)   --->   "%input_10_addr_229 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 600 'getelementptr' 'input_10_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 601 [2/2] (3.25ns)   --->   "%input_10_load_229 = load i16* %input_10_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 601 'load' 'input_10_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 602 [1/1] (0.00ns)   --->   "%input_11_addr_229 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 602 'getelementptr' 'input_11_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 603 [2/2] (3.25ns)   --->   "%input_11_load_229 = load i16* %input_11_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 603 'load' 'input_11_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 604 [1/1] (0.00ns)   --->   "%input_12_addr_229 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 604 'getelementptr' 'input_12_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 605 [2/2] (3.25ns)   --->   "%input_12_load_229 = load i16* %input_12_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 605 'load' 'input_12_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 606 [1/1] (0.00ns)   --->   "%input_13_addr_229 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 606 'getelementptr' 'input_13_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 607 [2/2] (3.25ns)   --->   "%input_13_load_229 = load i16* %input_13_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 607 'load' 'input_13_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 608 [1/1] (0.00ns)   --->   "%input_14_addr_229 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 608 'getelementptr' 'input_14_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 609 [2/2] (3.25ns)   --->   "%input_14_load_229 = load i16* %input_14_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 609 'load' 'input_14_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 610 [1/1] (0.00ns)   --->   "%input_15_addr_229 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 610 'getelementptr' 'input_15_addr_229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 611 [2/2] (3.25ns)   --->   "%input_15_load_229 = load i16* %input_15_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 611 'load' 'input_15_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 612 [2/2] (3.25ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 612 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 613 [1/21] (3.68ns)   --->   "%urem_ln28_27 = urem i17 %add_ln28_84, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 613 'urem' 'urem_ln28_27' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln28_60 = zext i17 %urem_ln28_27 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 614 'zext' 'zext_ln28_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 615 [1/1] (0.00ns)   --->   "%input_0_addr_230 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 615 'getelementptr' 'input_0_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 616 [2/2] (3.25ns)   --->   "%input_0_load_230 = load i16* %input_0_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 616 'load' 'input_0_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 617 [1/1] (0.00ns)   --->   "%input_1_addr_230 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 617 'getelementptr' 'input_1_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 618 [2/2] (3.25ns)   --->   "%input_1_load_230 = load i16* %input_1_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 618 'load' 'input_1_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 619 [1/1] (0.00ns)   --->   "%input_2_addr_230 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 619 'getelementptr' 'input_2_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 620 [2/2] (3.25ns)   --->   "%input_2_load_230 = load i16* %input_2_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 620 'load' 'input_2_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 621 [1/1] (0.00ns)   --->   "%input_3_addr_230 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 621 'getelementptr' 'input_3_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 622 [2/2] (3.25ns)   --->   "%input_3_load_230 = load i16* %input_3_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 622 'load' 'input_3_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 623 [1/1] (0.00ns)   --->   "%input_4_addr_230 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 623 'getelementptr' 'input_4_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 624 [2/2] (3.25ns)   --->   "%input_4_load_230 = load i16* %input_4_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 624 'load' 'input_4_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 625 [1/1] (0.00ns)   --->   "%input_5_addr_230 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 625 'getelementptr' 'input_5_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 626 [2/2] (3.25ns)   --->   "%input_5_load_230 = load i16* %input_5_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 626 'load' 'input_5_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 627 [1/1] (0.00ns)   --->   "%input_6_addr_230 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 627 'getelementptr' 'input_6_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 628 [2/2] (3.25ns)   --->   "%input_6_load_230 = load i16* %input_6_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 628 'load' 'input_6_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 629 [1/1] (0.00ns)   --->   "%input_7_addr_230 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 629 'getelementptr' 'input_7_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 630 [2/2] (3.25ns)   --->   "%input_7_load_230 = load i16* %input_7_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 630 'load' 'input_7_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 631 [1/1] (0.00ns)   --->   "%input_8_addr_230 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 631 'getelementptr' 'input_8_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 632 [2/2] (3.25ns)   --->   "%input_8_load_230 = load i16* %input_8_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 632 'load' 'input_8_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 633 [1/1] (0.00ns)   --->   "%input_9_addr_230 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 633 'getelementptr' 'input_9_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 634 [2/2] (3.25ns)   --->   "%input_9_load_230 = load i16* %input_9_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 634 'load' 'input_9_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 635 [1/1] (0.00ns)   --->   "%input_10_addr_230 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 635 'getelementptr' 'input_10_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 636 [2/2] (3.25ns)   --->   "%input_10_load_230 = load i16* %input_10_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 636 'load' 'input_10_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 637 [1/1] (0.00ns)   --->   "%input_11_addr_230 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 637 'getelementptr' 'input_11_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 638 [2/2] (3.25ns)   --->   "%input_11_load_230 = load i16* %input_11_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 638 'load' 'input_11_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 639 [1/1] (0.00ns)   --->   "%input_12_addr_230 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 639 'getelementptr' 'input_12_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 640 [2/2] (3.25ns)   --->   "%input_12_load_230 = load i16* %input_12_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 640 'load' 'input_12_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 641 [1/1] (0.00ns)   --->   "%input_13_addr_230 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 641 'getelementptr' 'input_13_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 642 [2/2] (3.25ns)   --->   "%input_13_load_230 = load i16* %input_13_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 642 'load' 'input_13_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 643 [1/1] (0.00ns)   --->   "%input_14_addr_230 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 643 'getelementptr' 'input_14_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 644 [2/2] (3.25ns)   --->   "%input_14_load_230 = load i16* %input_14_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 644 'load' 'input_14_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 645 [1/1] (0.00ns)   --->   "%input_15_addr_230 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 645 'getelementptr' 'input_15_addr_230' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 646 [2/2] (3.25ns)   --->   "%input_15_load_230 = load i16* %input_15_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 646 'load' 'input_15_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 647 [2/2] (3.25ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 647 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_26 : Operation 648 [2/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 648 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 649 [2/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 649 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 650 [3/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 650 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 651 [3/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 651 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 652 [5/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 652 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.93>
ST_27 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln28_92 = sext i9 %tmp_513 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 653 'sext' 'sext_ln28_92' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln28_107 = zext i17 %sext_ln28_92 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 654 'zext' 'zext_ln28_107' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 655 [1/2] (3.25ns)   --->   "%input_0_load_229 = load i16* %input_0_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 655 'load' 'input_0_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 656 [1/2] (3.25ns)   --->   "%input_1_load_229 = load i16* %input_1_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 656 'load' 'input_1_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 657 [1/2] (3.25ns)   --->   "%input_2_load_229 = load i16* %input_2_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 657 'load' 'input_2_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 658 [1/2] (3.25ns)   --->   "%input_3_load_229 = load i16* %input_3_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 658 'load' 'input_3_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 659 [1/2] (3.25ns)   --->   "%input_4_load_229 = load i16* %input_4_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 659 'load' 'input_4_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 660 [1/2] (3.25ns)   --->   "%input_5_load_229 = load i16* %input_5_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 660 'load' 'input_5_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 661 [1/2] (3.25ns)   --->   "%input_6_load_229 = load i16* %input_6_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 661 'load' 'input_6_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 662 [1/2] (3.25ns)   --->   "%input_7_load_229 = load i16* %input_7_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 662 'load' 'input_7_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 663 [1/2] (3.25ns)   --->   "%input_8_load_229 = load i16* %input_8_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 663 'load' 'input_8_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 664 [1/2] (3.25ns)   --->   "%input_9_load_229 = load i16* %input_9_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 664 'load' 'input_9_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 665 [1/2] (3.25ns)   --->   "%input_10_load_229 = load i16* %input_10_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 665 'load' 'input_10_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 666 [1/2] (3.25ns)   --->   "%input_11_load_229 = load i16* %input_11_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 666 'load' 'input_11_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 667 [1/2] (3.25ns)   --->   "%input_12_load_229 = load i16* %input_12_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 667 'load' 'input_12_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 668 [1/2] (3.25ns)   --->   "%input_13_load_229 = load i16* %input_13_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 668 'load' 'input_13_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 669 [1/2] (3.25ns)   --->   "%input_14_load_229 = load i16* %input_14_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 669 'load' 'input_14_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 670 [1/2] (3.25ns)   --->   "%input_15_load_229 = load i16* %input_15_addr_229, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 670 'load' 'input_15_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 671 [1/1] (2.06ns)   --->   "%tmp_238 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_229, i16 %input_1_load_229, i16 %input_2_load_229, i16 %input_3_load_229, i16 %input_4_load_229, i16 %input_5_load_229, i16 %input_6_load_229, i16 %input_7_load_229, i16 %input_8_load_229, i16 %input_9_load_229, i16 %input_10_load_229, i16 %input_11_load_229, i16 %input_12_load_229, i16 %input_13_load_229, i16 %input_14_load_229, i16 %input_15_load_229, i32 %zext_ln28_107)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 671 'mux' 'tmp_238' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 672 [1/2] (3.25ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 672 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 673 [1/2] (3.25ns)   --->   "%input_0_load_230 = load i16* %input_0_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 673 'load' 'input_0_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 674 [1/2] (3.25ns)   --->   "%input_1_load_230 = load i16* %input_1_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 674 'load' 'input_1_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 675 [1/2] (3.25ns)   --->   "%input_2_load_230 = load i16* %input_2_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 675 'load' 'input_2_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 676 [1/2] (3.25ns)   --->   "%input_3_load_230 = load i16* %input_3_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 676 'load' 'input_3_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 677 [1/2] (3.25ns)   --->   "%input_4_load_230 = load i16* %input_4_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 677 'load' 'input_4_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 678 [1/2] (3.25ns)   --->   "%input_5_load_230 = load i16* %input_5_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 678 'load' 'input_5_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 679 [1/2] (3.25ns)   --->   "%input_6_load_230 = load i16* %input_6_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 679 'load' 'input_6_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 680 [1/2] (3.25ns)   --->   "%input_7_load_230 = load i16* %input_7_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 680 'load' 'input_7_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 681 [1/2] (3.25ns)   --->   "%input_8_load_230 = load i16* %input_8_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 681 'load' 'input_8_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 682 [1/2] (3.25ns)   --->   "%input_9_load_230 = load i16* %input_9_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 682 'load' 'input_9_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 683 [1/2] (3.25ns)   --->   "%input_10_load_230 = load i16* %input_10_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 683 'load' 'input_10_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 684 [1/2] (3.25ns)   --->   "%input_11_load_230 = load i16* %input_11_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 684 'load' 'input_11_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 685 [1/2] (3.25ns)   --->   "%input_12_load_230 = load i16* %input_12_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 685 'load' 'input_12_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 686 [1/2] (3.25ns)   --->   "%input_13_load_230 = load i16* %input_13_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 686 'load' 'input_13_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 687 [1/2] (3.25ns)   --->   "%input_14_load_230 = load i16* %input_14_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 687 'load' 'input_14_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 688 [1/2] (3.25ns)   --->   "%input_15_load_230 = load i16* %input_15_addr_230, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 688 'load' 'input_15_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 689 [1/2] (3.25ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 689 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 690 [1/21] (3.68ns)   --->   "%urem_ln28_28 = urem i17 %add_ln28_85, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 690 'urem' 'urem_ln28_28' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln28_62 = zext i17 %urem_ln28_28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 691 'zext' 'zext_ln28_62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 692 [1/1] (0.00ns)   --->   "%input_0_addr_231 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 692 'getelementptr' 'input_0_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 693 [2/2] (3.25ns)   --->   "%input_0_load_231 = load i16* %input_0_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 693 'load' 'input_0_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 694 [1/1] (0.00ns)   --->   "%input_1_addr_231 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 694 'getelementptr' 'input_1_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 695 [2/2] (3.25ns)   --->   "%input_1_load_231 = load i16* %input_1_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 695 'load' 'input_1_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 696 [1/1] (0.00ns)   --->   "%input_2_addr_231 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 696 'getelementptr' 'input_2_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 697 [2/2] (3.25ns)   --->   "%input_2_load_231 = load i16* %input_2_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 697 'load' 'input_2_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 698 [1/1] (0.00ns)   --->   "%input_3_addr_231 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 698 'getelementptr' 'input_3_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 699 [2/2] (3.25ns)   --->   "%input_3_load_231 = load i16* %input_3_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 699 'load' 'input_3_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 700 [1/1] (0.00ns)   --->   "%input_4_addr_231 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 700 'getelementptr' 'input_4_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 701 [2/2] (3.25ns)   --->   "%input_4_load_231 = load i16* %input_4_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 701 'load' 'input_4_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 702 [1/1] (0.00ns)   --->   "%input_5_addr_231 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 702 'getelementptr' 'input_5_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 703 [2/2] (3.25ns)   --->   "%input_5_load_231 = load i16* %input_5_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 703 'load' 'input_5_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 704 [1/1] (0.00ns)   --->   "%input_6_addr_231 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 704 'getelementptr' 'input_6_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 705 [2/2] (3.25ns)   --->   "%input_6_load_231 = load i16* %input_6_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 705 'load' 'input_6_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 706 [1/1] (0.00ns)   --->   "%input_7_addr_231 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 706 'getelementptr' 'input_7_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 707 [2/2] (3.25ns)   --->   "%input_7_load_231 = load i16* %input_7_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 707 'load' 'input_7_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 708 [1/1] (0.00ns)   --->   "%input_8_addr_231 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 708 'getelementptr' 'input_8_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 709 [2/2] (3.25ns)   --->   "%input_8_load_231 = load i16* %input_8_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 709 'load' 'input_8_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 710 [1/1] (0.00ns)   --->   "%input_9_addr_231 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 710 'getelementptr' 'input_9_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 711 [2/2] (3.25ns)   --->   "%input_9_load_231 = load i16* %input_9_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 711 'load' 'input_9_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 712 [1/1] (0.00ns)   --->   "%input_10_addr_231 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 712 'getelementptr' 'input_10_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 713 [2/2] (3.25ns)   --->   "%input_10_load_231 = load i16* %input_10_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 713 'load' 'input_10_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 714 [1/1] (0.00ns)   --->   "%input_11_addr_231 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 714 'getelementptr' 'input_11_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 715 [2/2] (3.25ns)   --->   "%input_11_load_231 = load i16* %input_11_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 715 'load' 'input_11_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 716 [1/1] (0.00ns)   --->   "%input_12_addr_231 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 716 'getelementptr' 'input_12_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 717 [2/2] (3.25ns)   --->   "%input_12_load_231 = load i16* %input_12_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 717 'load' 'input_12_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 718 [1/1] (0.00ns)   --->   "%input_13_addr_231 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 718 'getelementptr' 'input_13_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 719 [2/2] (3.25ns)   --->   "%input_13_load_231 = load i16* %input_13_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 719 'load' 'input_13_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 720 [1/1] (0.00ns)   --->   "%input_14_addr_231 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 720 'getelementptr' 'input_14_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 721 [2/2] (3.25ns)   --->   "%input_14_load_231 = load i16* %input_14_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 721 'load' 'input_14_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 722 [1/1] (0.00ns)   --->   "%input_15_addr_231 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 722 'getelementptr' 'input_15_addr_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 723 [2/2] (3.25ns)   --->   "%input_15_load_231 = load i16* %input_15_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 723 'load' 'input_15_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 724 [2/2] (3.25ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 724 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 725 [1/21] (3.68ns)   --->   "%urem_ln28_29 = urem i17 %add_ln28_86, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 725 'urem' 'urem_ln28_29' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln28_64 = zext i17 %urem_ln28_29 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 726 'zext' 'zext_ln28_64' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 727 [1/1] (0.00ns)   --->   "%input_0_addr_232 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 727 'getelementptr' 'input_0_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 728 [2/2] (3.25ns)   --->   "%input_0_load_232 = load i16* %input_0_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 728 'load' 'input_0_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 729 [1/1] (0.00ns)   --->   "%input_1_addr_232 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 729 'getelementptr' 'input_1_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 730 [2/2] (3.25ns)   --->   "%input_1_load_232 = load i16* %input_1_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 730 'load' 'input_1_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 731 [1/1] (0.00ns)   --->   "%input_2_addr_232 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 731 'getelementptr' 'input_2_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 732 [2/2] (3.25ns)   --->   "%input_2_load_232 = load i16* %input_2_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 732 'load' 'input_2_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 733 [1/1] (0.00ns)   --->   "%input_3_addr_232 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 733 'getelementptr' 'input_3_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 734 [2/2] (3.25ns)   --->   "%input_3_load_232 = load i16* %input_3_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 734 'load' 'input_3_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 735 [1/1] (0.00ns)   --->   "%input_4_addr_232 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 735 'getelementptr' 'input_4_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 736 [2/2] (3.25ns)   --->   "%input_4_load_232 = load i16* %input_4_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 736 'load' 'input_4_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 737 [1/1] (0.00ns)   --->   "%input_5_addr_232 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 737 'getelementptr' 'input_5_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 738 [2/2] (3.25ns)   --->   "%input_5_load_232 = load i16* %input_5_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 738 'load' 'input_5_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 739 [1/1] (0.00ns)   --->   "%input_6_addr_232 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 739 'getelementptr' 'input_6_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 740 [2/2] (3.25ns)   --->   "%input_6_load_232 = load i16* %input_6_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 740 'load' 'input_6_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 741 [1/1] (0.00ns)   --->   "%input_7_addr_232 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 741 'getelementptr' 'input_7_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 742 [2/2] (3.25ns)   --->   "%input_7_load_232 = load i16* %input_7_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 742 'load' 'input_7_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 743 [1/1] (0.00ns)   --->   "%input_8_addr_232 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 743 'getelementptr' 'input_8_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 744 [2/2] (3.25ns)   --->   "%input_8_load_232 = load i16* %input_8_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 744 'load' 'input_8_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 745 [1/1] (0.00ns)   --->   "%input_9_addr_232 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 745 'getelementptr' 'input_9_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 746 [2/2] (3.25ns)   --->   "%input_9_load_232 = load i16* %input_9_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 746 'load' 'input_9_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 747 [1/1] (0.00ns)   --->   "%input_10_addr_232 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 747 'getelementptr' 'input_10_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 748 [2/2] (3.25ns)   --->   "%input_10_load_232 = load i16* %input_10_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 748 'load' 'input_10_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 749 [1/1] (0.00ns)   --->   "%input_11_addr_232 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 749 'getelementptr' 'input_11_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 750 [2/2] (3.25ns)   --->   "%input_11_load_232 = load i16* %input_11_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 750 'load' 'input_11_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 751 [1/1] (0.00ns)   --->   "%input_12_addr_232 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 751 'getelementptr' 'input_12_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 752 [2/2] (3.25ns)   --->   "%input_12_load_232 = load i16* %input_12_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 752 'load' 'input_12_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 753 [1/1] (0.00ns)   --->   "%input_13_addr_232 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 753 'getelementptr' 'input_13_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 754 [2/2] (3.25ns)   --->   "%input_13_load_232 = load i16* %input_13_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 754 'load' 'input_13_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 755 [1/1] (0.00ns)   --->   "%input_14_addr_232 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 755 'getelementptr' 'input_14_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 756 [2/2] (3.25ns)   --->   "%input_14_load_232 = load i16* %input_14_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 756 'load' 'input_14_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 757 [1/1] (0.00ns)   --->   "%input_15_addr_232 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 757 'getelementptr' 'input_15_addr_232' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 758 [2/2] (3.25ns)   --->   "%input_15_load_232 = load i16* %input_15_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 758 'load' 'input_15_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 759 [2/2] (3.25ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 759 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_27 : Operation 760 [2/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 760 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 761 [2/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 761 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 762 [4/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 762 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.93>
ST_28 : Operation 763 [1/2] (3.25ns)   --->   "%input_0_load_231 = load i16* %input_0_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 763 'load' 'input_0_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 764 [1/2] (3.25ns)   --->   "%input_1_load_231 = load i16* %input_1_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 764 'load' 'input_1_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 765 [1/2] (3.25ns)   --->   "%input_2_load_231 = load i16* %input_2_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 765 'load' 'input_2_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 766 [1/2] (3.25ns)   --->   "%input_3_load_231 = load i16* %input_3_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 766 'load' 'input_3_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 767 [1/2] (3.25ns)   --->   "%input_4_load_231 = load i16* %input_4_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 767 'load' 'input_4_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 768 [1/2] (3.25ns)   --->   "%input_5_load_231 = load i16* %input_5_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 768 'load' 'input_5_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 769 [1/2] (3.25ns)   --->   "%input_6_load_231 = load i16* %input_6_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 769 'load' 'input_6_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 770 [1/2] (3.25ns)   --->   "%input_7_load_231 = load i16* %input_7_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 770 'load' 'input_7_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 771 [1/2] (3.25ns)   --->   "%input_8_load_231 = load i16* %input_8_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 771 'load' 'input_8_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 772 [1/2] (3.25ns)   --->   "%input_9_load_231 = load i16* %input_9_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 772 'load' 'input_9_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 773 [1/2] (3.25ns)   --->   "%input_10_load_231 = load i16* %input_10_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 773 'load' 'input_10_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 774 [1/2] (3.25ns)   --->   "%input_11_load_231 = load i16* %input_11_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 774 'load' 'input_11_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 775 [1/2] (3.25ns)   --->   "%input_12_load_231 = load i16* %input_12_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 775 'load' 'input_12_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 776 [1/2] (3.25ns)   --->   "%input_13_load_231 = load i16* %input_13_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 776 'load' 'input_13_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 777 [1/2] (3.25ns)   --->   "%input_14_load_231 = load i16* %input_14_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 777 'load' 'input_14_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 778 [1/2] (3.25ns)   --->   "%input_15_load_231 = load i16* %input_15_addr_231, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 778 'load' 'input_15_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 779 [1/2] (3.25ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 779 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln28_95 = sext i9 %tmp_516 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 780 'sext' 'sext_ln28_95' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln28_113 = zext i17 %sext_ln28_95 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 781 'zext' 'zext_ln28_113' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 782 [1/2] (3.25ns)   --->   "%input_0_load_232 = load i16* %input_0_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 782 'load' 'input_0_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 783 [1/2] (3.25ns)   --->   "%input_1_load_232 = load i16* %input_1_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 783 'load' 'input_1_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 784 [1/2] (3.25ns)   --->   "%input_2_load_232 = load i16* %input_2_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 784 'load' 'input_2_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 785 [1/2] (3.25ns)   --->   "%input_3_load_232 = load i16* %input_3_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 785 'load' 'input_3_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 786 [1/2] (3.25ns)   --->   "%input_4_load_232 = load i16* %input_4_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 786 'load' 'input_4_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 787 [1/2] (3.25ns)   --->   "%input_5_load_232 = load i16* %input_5_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 787 'load' 'input_5_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 788 [1/2] (3.25ns)   --->   "%input_6_load_232 = load i16* %input_6_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 788 'load' 'input_6_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 789 [1/2] (3.25ns)   --->   "%input_7_load_232 = load i16* %input_7_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 789 'load' 'input_7_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 790 [1/2] (3.25ns)   --->   "%input_8_load_232 = load i16* %input_8_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 790 'load' 'input_8_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 791 [1/2] (3.25ns)   --->   "%input_9_load_232 = load i16* %input_9_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 791 'load' 'input_9_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 792 [1/2] (3.25ns)   --->   "%input_10_load_232 = load i16* %input_10_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 792 'load' 'input_10_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 793 [1/2] (3.25ns)   --->   "%input_11_load_232 = load i16* %input_11_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 793 'load' 'input_11_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 794 [1/2] (3.25ns)   --->   "%input_12_load_232 = load i16* %input_12_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 794 'load' 'input_12_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 795 [1/2] (3.25ns)   --->   "%input_13_load_232 = load i16* %input_13_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 795 'load' 'input_13_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 796 [1/2] (3.25ns)   --->   "%input_14_load_232 = load i16* %input_14_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 796 'load' 'input_14_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 797 [1/2] (3.25ns)   --->   "%input_15_load_232 = load i16* %input_15_addr_232, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 797 'load' 'input_15_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 798 [1/1] (2.06ns)   --->   "%tmp_241 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_232, i16 %input_1_load_232, i16 %input_2_load_232, i16 %input_3_load_232, i16 %input_4_load_232, i16 %input_5_load_232, i16 %input_6_load_232, i16 %input_7_load_232, i16 %input_8_load_232, i16 %input_9_load_232, i16 %input_10_load_232, i16 %input_11_load_232, i16 %input_12_load_232, i16 %input_13_load_232, i16 %input_14_load_232, i16 %input_15_load_232, i32 %zext_ln28_113)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 798 'mux' 'tmp_241' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 799 [1/2] (3.25ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 799 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 800 [1/21] (3.68ns)   --->   "%urem_ln28_30 = urem i17 %add_ln28_87, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 800 'urem' 'urem_ln28_30' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln28_66 = zext i17 %urem_ln28_30 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 801 'zext' 'zext_ln28_66' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 802 [1/1] (0.00ns)   --->   "%input_0_addr_233 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 802 'getelementptr' 'input_0_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 803 [2/2] (3.25ns)   --->   "%input_0_load_233 = load i16* %input_0_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 803 'load' 'input_0_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 804 [1/1] (0.00ns)   --->   "%input_1_addr_233 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 804 'getelementptr' 'input_1_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 805 [2/2] (3.25ns)   --->   "%input_1_load_233 = load i16* %input_1_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 805 'load' 'input_1_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 806 [1/1] (0.00ns)   --->   "%input_2_addr_233 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 806 'getelementptr' 'input_2_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 807 [2/2] (3.25ns)   --->   "%input_2_load_233 = load i16* %input_2_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 807 'load' 'input_2_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 808 [1/1] (0.00ns)   --->   "%input_3_addr_233 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 808 'getelementptr' 'input_3_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 809 [2/2] (3.25ns)   --->   "%input_3_load_233 = load i16* %input_3_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 809 'load' 'input_3_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 810 [1/1] (0.00ns)   --->   "%input_4_addr_233 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 810 'getelementptr' 'input_4_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 811 [2/2] (3.25ns)   --->   "%input_4_load_233 = load i16* %input_4_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 811 'load' 'input_4_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 812 [1/1] (0.00ns)   --->   "%input_5_addr_233 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 812 'getelementptr' 'input_5_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 813 [2/2] (3.25ns)   --->   "%input_5_load_233 = load i16* %input_5_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 813 'load' 'input_5_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 814 [1/1] (0.00ns)   --->   "%input_6_addr_233 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 814 'getelementptr' 'input_6_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 815 [2/2] (3.25ns)   --->   "%input_6_load_233 = load i16* %input_6_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 815 'load' 'input_6_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 816 [1/1] (0.00ns)   --->   "%input_7_addr_233 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 816 'getelementptr' 'input_7_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 817 [2/2] (3.25ns)   --->   "%input_7_load_233 = load i16* %input_7_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 817 'load' 'input_7_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 818 [1/1] (0.00ns)   --->   "%input_8_addr_233 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 818 'getelementptr' 'input_8_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 819 [2/2] (3.25ns)   --->   "%input_8_load_233 = load i16* %input_8_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 819 'load' 'input_8_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 820 [1/1] (0.00ns)   --->   "%input_9_addr_233 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 820 'getelementptr' 'input_9_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 821 [2/2] (3.25ns)   --->   "%input_9_load_233 = load i16* %input_9_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 821 'load' 'input_9_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 822 [1/1] (0.00ns)   --->   "%input_10_addr_233 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 822 'getelementptr' 'input_10_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 823 [2/2] (3.25ns)   --->   "%input_10_load_233 = load i16* %input_10_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 823 'load' 'input_10_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 824 [1/1] (0.00ns)   --->   "%input_11_addr_233 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 824 'getelementptr' 'input_11_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 825 [2/2] (3.25ns)   --->   "%input_11_load_233 = load i16* %input_11_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 825 'load' 'input_11_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 826 [1/1] (0.00ns)   --->   "%input_12_addr_233 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 826 'getelementptr' 'input_12_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 827 [2/2] (3.25ns)   --->   "%input_12_load_233 = load i16* %input_12_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 827 'load' 'input_12_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 828 [1/1] (0.00ns)   --->   "%input_13_addr_233 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 828 'getelementptr' 'input_13_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 829 [2/2] (3.25ns)   --->   "%input_13_load_233 = load i16* %input_13_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 829 'load' 'input_13_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 830 [1/1] (0.00ns)   --->   "%input_14_addr_233 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 830 'getelementptr' 'input_14_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 831 [2/2] (3.25ns)   --->   "%input_14_load_233 = load i16* %input_14_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 831 'load' 'input_14_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 832 [1/1] (0.00ns)   --->   "%input_15_addr_233 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 832 'getelementptr' 'input_15_addr_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 833 [2/2] (3.25ns)   --->   "%input_15_load_233 = load i16* %input_15_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 833 'load' 'input_15_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 834 [2/2] (3.25ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 834 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 835 [1/21] (3.68ns)   --->   "%urem_ln28_31 = urem i17 %add_ln28_88, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 835 'urem' 'urem_ln28_31' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln28_68 = zext i17 %urem_ln28_31 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 836 'zext' 'zext_ln28_68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 837 [1/1] (0.00ns)   --->   "%input_0_addr_234 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 837 'getelementptr' 'input_0_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 838 [2/2] (3.25ns)   --->   "%input_0_load_234 = load i16* %input_0_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 838 'load' 'input_0_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 839 [1/1] (0.00ns)   --->   "%input_1_addr_234 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 839 'getelementptr' 'input_1_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 840 [2/2] (3.25ns)   --->   "%input_1_load_234 = load i16* %input_1_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 840 'load' 'input_1_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 841 [1/1] (0.00ns)   --->   "%input_2_addr_234 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 841 'getelementptr' 'input_2_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 842 [2/2] (3.25ns)   --->   "%input_2_load_234 = load i16* %input_2_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 842 'load' 'input_2_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 843 [1/1] (0.00ns)   --->   "%input_3_addr_234 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 843 'getelementptr' 'input_3_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 844 [2/2] (3.25ns)   --->   "%input_3_load_234 = load i16* %input_3_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 844 'load' 'input_3_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 845 [1/1] (0.00ns)   --->   "%input_4_addr_234 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 845 'getelementptr' 'input_4_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 846 [2/2] (3.25ns)   --->   "%input_4_load_234 = load i16* %input_4_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 846 'load' 'input_4_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 847 [1/1] (0.00ns)   --->   "%input_5_addr_234 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 847 'getelementptr' 'input_5_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 848 [2/2] (3.25ns)   --->   "%input_5_load_234 = load i16* %input_5_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 848 'load' 'input_5_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 849 [1/1] (0.00ns)   --->   "%input_6_addr_234 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 849 'getelementptr' 'input_6_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 850 [2/2] (3.25ns)   --->   "%input_6_load_234 = load i16* %input_6_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 850 'load' 'input_6_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 851 [1/1] (0.00ns)   --->   "%input_7_addr_234 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 851 'getelementptr' 'input_7_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 852 [2/2] (3.25ns)   --->   "%input_7_load_234 = load i16* %input_7_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 852 'load' 'input_7_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 853 [1/1] (0.00ns)   --->   "%input_8_addr_234 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 853 'getelementptr' 'input_8_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 854 [2/2] (3.25ns)   --->   "%input_8_load_234 = load i16* %input_8_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 854 'load' 'input_8_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 855 [1/1] (0.00ns)   --->   "%input_9_addr_234 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 855 'getelementptr' 'input_9_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 856 [2/2] (3.25ns)   --->   "%input_9_load_234 = load i16* %input_9_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 856 'load' 'input_9_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 857 [1/1] (0.00ns)   --->   "%input_10_addr_234 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 857 'getelementptr' 'input_10_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 858 [2/2] (3.25ns)   --->   "%input_10_load_234 = load i16* %input_10_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 858 'load' 'input_10_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 859 [1/1] (0.00ns)   --->   "%input_11_addr_234 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 859 'getelementptr' 'input_11_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 860 [2/2] (3.25ns)   --->   "%input_11_load_234 = load i16* %input_11_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 860 'load' 'input_11_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 861 [1/1] (0.00ns)   --->   "%input_12_addr_234 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 861 'getelementptr' 'input_12_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 862 [2/2] (3.25ns)   --->   "%input_12_load_234 = load i16* %input_12_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 862 'load' 'input_12_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 863 [1/1] (0.00ns)   --->   "%input_13_addr_234 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 863 'getelementptr' 'input_13_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 864 [2/2] (3.25ns)   --->   "%input_13_load_234 = load i16* %input_13_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 864 'load' 'input_13_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 865 [1/1] (0.00ns)   --->   "%input_14_addr_234 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 865 'getelementptr' 'input_14_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 866 [2/2] (3.25ns)   --->   "%input_14_load_234 = load i16* %input_14_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 866 'load' 'input_14_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 867 [1/1] (0.00ns)   --->   "%input_15_addr_234 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 867 'getelementptr' 'input_15_addr_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 868 [2/2] (3.25ns)   --->   "%input_15_load_234 = load i16* %input_15_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 868 'load' 'input_15_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 869 [2/2] (3.25ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 869 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_28 : Operation 870 [3/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 870 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 15.6>
ST_29 : Operation 871 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 871 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln28_90 = sext i9 %tmp_511 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 872 'sext' 'sext_ln28_90' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln28_102 = zext i17 %sext_ln28_90 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 873 'zext' 'zext_ln28_102' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 874 [1/1] (2.06ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_227, i16 %input_1_load_227, i16 %input_2_load_227, i16 %input_3_load_227, i16 %input_4_load_227, i16 %input_5_load_227, i16 %input_6_load_227, i16 %input_7_load_227, i16 %input_8_load_227, i16 %input_9_load_227, i16 %input_10_load_227, i16 %input_11_load_227, i16 %input_12_load_227, i16 %input_13_load_227, i16 %input_14_load_227, i16 %input_15_load_227, i32 %zext_ln28_102)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 874 'mux' 'tmp_s' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln28_46 = sext i16 %tmp_s to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 875 'sext' 'sext_ln28_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln28_47 = sext i16 %kernel_0_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 876 'sext' 'sext_ln28_47' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 877 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_37 = mul i30 %sext_ln28_46, %sext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 877 'mul' 'mul_ln28_37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln28_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_37, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 878 'partselect' 'trunc_ln28_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln28_91 = sext i9 %tmp_512 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 879 'sext' 'sext_ln28_91' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln28_105 = zext i17 %sext_ln28_91 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 880 'zext' 'zext_ln28_105' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 881 [1/1] (2.06ns)   --->   "%tmp_237 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_228, i16 %input_1_load_228, i16 %input_2_load_228, i16 %input_3_load_228, i16 %input_4_load_228, i16 %input_5_load_228, i16 %input_6_load_228, i16 %input_7_load_228, i16 %input_8_load_228, i16 %input_9_load_228, i16 %input_10_load_228, i16 %input_11_load_228, i16 %input_12_load_228, i16 %input_13_load_228, i16 %input_14_load_228, i16 %input_15_load_228, i32 %zext_ln28_105)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 881 'mux' 'tmp_237' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln28_48 = sext i16 %tmp_237 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 882 'sext' 'sext_ln28_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln28_49 = sext i16 %kernel_0_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 883 'sext' 'sext_ln28_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 884 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_38 = mul i30 %sext_ln28_48, %sext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 884 'mul' 'mul_ln28_38' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 885 [1/1] (0.00ns)   --->   "%trunc_ln28_35 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_38, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 885 'partselect' 'trunc_ln28_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln28_93 = sext i9 %tmp_514 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 886 'sext' 'sext_ln28_93' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln28_109 = zext i17 %sext_ln28_93 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 887 'zext' 'zext_ln28_109' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 888 [1/1] (2.06ns)   --->   "%tmp_239 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_230, i16 %input_1_load_230, i16 %input_2_load_230, i16 %input_3_load_230, i16 %input_4_load_230, i16 %input_5_load_230, i16 %input_6_load_230, i16 %input_7_load_230, i16 %input_8_load_230, i16 %input_9_load_230, i16 %input_10_load_230, i16 %input_11_load_230, i16 %input_12_load_230, i16 %input_13_load_230, i16 %input_14_load_230, i16 %input_15_load_230, i32 %zext_ln28_109)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 888 'mux' 'tmp_239' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln28_94 = sext i9 %tmp_515 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 889 'sext' 'sext_ln28_94' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln28_111 = zext i17 %sext_ln28_94 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 890 'zext' 'zext_ln28_111' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 891 [1/1] (2.06ns)   --->   "%tmp_240 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_231, i16 %input_1_load_231, i16 %input_2_load_231, i16 %input_3_load_231, i16 %input_4_load_231, i16 %input_5_load_231, i16 %input_6_load_231, i16 %input_7_load_231, i16 %input_8_load_231, i16 %input_9_load_231, i16 %input_10_load_231, i16 %input_11_load_231, i16 %input_12_load_231, i16 %input_13_load_231, i16 %input_14_load_231, i16 %input_15_load_231, i32 %zext_ln28_111)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 891 'mux' 'tmp_240' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln28_96 = sext i9 %tmp_517 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 892 'sext' 'sext_ln28_96' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln28_115 = zext i17 %sext_ln28_96 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 893 'zext' 'zext_ln28_115' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 894 [1/2] (3.25ns)   --->   "%input_0_load_233 = load i16* %input_0_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 894 'load' 'input_0_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 895 [1/2] (3.25ns)   --->   "%input_1_load_233 = load i16* %input_1_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 895 'load' 'input_1_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 896 [1/2] (3.25ns)   --->   "%input_2_load_233 = load i16* %input_2_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 896 'load' 'input_2_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 897 [1/2] (3.25ns)   --->   "%input_3_load_233 = load i16* %input_3_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 897 'load' 'input_3_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 898 [1/2] (3.25ns)   --->   "%input_4_load_233 = load i16* %input_4_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 898 'load' 'input_4_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 899 [1/2] (3.25ns)   --->   "%input_5_load_233 = load i16* %input_5_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 899 'load' 'input_5_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 900 [1/2] (3.25ns)   --->   "%input_6_load_233 = load i16* %input_6_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 900 'load' 'input_6_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 901 [1/2] (3.25ns)   --->   "%input_7_load_233 = load i16* %input_7_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 901 'load' 'input_7_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 902 [1/2] (3.25ns)   --->   "%input_8_load_233 = load i16* %input_8_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 902 'load' 'input_8_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 903 [1/2] (3.25ns)   --->   "%input_9_load_233 = load i16* %input_9_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 903 'load' 'input_9_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 904 [1/2] (3.25ns)   --->   "%input_10_load_233 = load i16* %input_10_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 904 'load' 'input_10_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 905 [1/2] (3.25ns)   --->   "%input_11_load_233 = load i16* %input_11_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 905 'load' 'input_11_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 906 [1/2] (3.25ns)   --->   "%input_12_load_233 = load i16* %input_12_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 906 'load' 'input_12_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 907 [1/2] (3.25ns)   --->   "%input_13_load_233 = load i16* %input_13_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 907 'load' 'input_13_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 908 [1/2] (3.25ns)   --->   "%input_14_load_233 = load i16* %input_14_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 908 'load' 'input_14_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 909 [1/2] (3.25ns)   --->   "%input_15_load_233 = load i16* %input_15_addr_233, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 909 'load' 'input_15_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 910 [1/1] (2.06ns)   --->   "%tmp_242 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_233, i16 %input_1_load_233, i16 %input_2_load_233, i16 %input_3_load_233, i16 %input_4_load_233, i16 %input_5_load_233, i16 %input_6_load_233, i16 %input_7_load_233, i16 %input_8_load_233, i16 %input_9_load_233, i16 %input_10_load_233, i16 %input_11_load_233, i16 %input_12_load_233, i16 %input_13_load_233, i16 %input_14_load_233, i16 %input_15_load_233, i32 %zext_ln28_115)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 910 'mux' 'tmp_242' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 911 [1/2] (3.25ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 911 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln28_97 = sext i9 %tmp_518 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 912 'sext' 'sext_ln28_97' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln28_117 = zext i17 %sext_ln28_97 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 913 'zext' 'zext_ln28_117' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 914 [1/2] (3.25ns)   --->   "%input_0_load_234 = load i16* %input_0_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 914 'load' 'input_0_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 915 [1/2] (3.25ns)   --->   "%input_1_load_234 = load i16* %input_1_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 915 'load' 'input_1_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 916 [1/2] (3.25ns)   --->   "%input_2_load_234 = load i16* %input_2_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 916 'load' 'input_2_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 917 [1/2] (3.25ns)   --->   "%input_3_load_234 = load i16* %input_3_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 917 'load' 'input_3_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 918 [1/2] (3.25ns)   --->   "%input_4_load_234 = load i16* %input_4_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 918 'load' 'input_4_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 919 [1/2] (3.25ns)   --->   "%input_5_load_234 = load i16* %input_5_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 919 'load' 'input_5_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 920 [1/2] (3.25ns)   --->   "%input_6_load_234 = load i16* %input_6_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 920 'load' 'input_6_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 921 [1/2] (3.25ns)   --->   "%input_7_load_234 = load i16* %input_7_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 921 'load' 'input_7_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 922 [1/2] (3.25ns)   --->   "%input_8_load_234 = load i16* %input_8_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 922 'load' 'input_8_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 923 [1/2] (3.25ns)   --->   "%input_9_load_234 = load i16* %input_9_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 923 'load' 'input_9_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 924 [1/2] (3.25ns)   --->   "%input_10_load_234 = load i16* %input_10_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 924 'load' 'input_10_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 925 [1/2] (3.25ns)   --->   "%input_11_load_234 = load i16* %input_11_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 925 'load' 'input_11_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 926 [1/2] (3.25ns)   --->   "%input_12_load_234 = load i16* %input_12_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 926 'load' 'input_12_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 927 [1/2] (3.25ns)   --->   "%input_13_load_234 = load i16* %input_13_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 927 'load' 'input_13_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 928 [1/2] (3.25ns)   --->   "%input_14_load_234 = load i16* %input_14_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 928 'load' 'input_14_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 929 [1/2] (3.25ns)   --->   "%input_15_load_234 = load i16* %input_15_addr_234, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 929 'load' 'input_15_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 930 [1/1] (2.06ns)   --->   "%tmp_243 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_234, i16 %input_1_load_234, i16 %input_2_load_234, i16 %input_3_load_234, i16 %input_4_load_234, i16 %input_5_load_234, i16 %input_6_load_234, i16 %input_7_load_234, i16 %input_8_load_234, i16 %input_9_load_234, i16 %input_10_load_234, i16 %input_11_load_234, i16 %input_12_load_234, i16 %input_13_load_234, i16 %input_14_load_234, i16 %input_15_load_234, i32 %zext_ln28_117)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 930 'mux' 'tmp_243' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln28_60 = sext i16 %tmp_243 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 931 'sext' 'sext_ln28_60' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 932 [1/2] (3.25ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 932 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_29 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln28_61 = sext i16 %kernel_0_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 933 'sext' 'sext_ln28_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 934 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_44 = mul i30 %sext_ln28_60, %sext_ln28_61" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 934 'mul' 'mul_ln28_44' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln28_41 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_44, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 935 'partselect' 'trunc_ln28_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_94 = add i16 %trunc_ln28_s, %trunc_ln28_41" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 936 'add' 'add_ln28_94' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 937 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_95 = add i16 %add_ln28_94, %trunc_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 937 'add' 'add_ln28_95' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 938 [2/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 938 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 17.4>
ST_30 : Operation 939 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 939 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %tmp to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 940 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln28_45 = sext i16 %kernel_0_load to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 941 'sext' 'sext_ln28_45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 942 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_36 = mul i30 %sext_ln28, %sext_ln28_45" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 942 'mul' 'mul_ln28_36' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_36, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 943 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln28_50 = sext i16 %tmp_238 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 944 'sext' 'sext_ln28_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln28_51 = sext i16 %kernel_0_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 945 'sext' 'sext_ln28_51' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 946 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_39 = mul i30 %sext_ln28_50, %sext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 946 'mul' 'mul_ln28_39' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln28_36 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_39, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 947 'partselect' 'trunc_ln28_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln28_52 = sext i16 %tmp_239 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 948 'sext' 'sext_ln28_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln28_53 = sext i16 %kernel_0_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 949 'sext' 'sext_ln28_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 950 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_40 = mul i30 %sext_ln28_52, %sext_ln28_53" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 950 'mul' 'mul_ln28_40' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln28_37 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_40, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 951 'partselect' 'trunc_ln28_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln28_54 = sext i16 %tmp_240 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 952 'sext' 'sext_ln28_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln28_55 = sext i16 %kernel_0_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 953 'sext' 'sext_ln28_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 954 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_41 = mul i30 %sext_ln28_54, %sext_ln28_55" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 954 'mul' 'mul_ln28_41' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln28_38 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_41, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 955 'partselect' 'trunc_ln28_38' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln28_56 = sext i16 %tmp_241 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 956 'sext' 'sext_ln28_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln28_57 = sext i16 %kernel_0_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 957 'sext' 'sext_ln28_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 958 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_42 = mul i30 %sext_ln28_56, %sext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 958 'mul' 'mul_ln28_42' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln28_39 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_42, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 959 'partselect' 'trunc_ln28_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln28_58 = sext i16 %tmp_242 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 960 'sext' 'sext_ln28_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln28_59 = sext i16 %kernel_0_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 961 'sext' 'sext_ln28_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 962 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_43 = mul i30 %sext_ln28_58, %sext_ln28_59" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 962 'mul' 'mul_ln28_43' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln28_40 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_43, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 963 'partselect' 'trunc_ln28_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 964 [1/1] (2.07ns)   --->   "%add_ln28_89 = add i16 %bias_load, %trunc_ln28_39" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 964 'add' 'add_ln28_89' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_90 = add i16 %trunc_ln28_38, %trunc_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 965 'add' 'add_ln28_90' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 966 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_91 = add i16 %add_ln28_90, %trunc_ln28_40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 966 'add' 'add_ln28_91' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_92 = add i16 %add_ln28_91, %add_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 967 'add' 'add_ln28_92' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_93 = add i16 %trunc_ln28_36, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 968 'add' 'add_ln28_93' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 969 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_96 = add i16 %add_ln28_95, %add_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 969 'add' 'add_ln28_96' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 970 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_97 = add i16 %add_ln28_96, %add_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 970 'add' 'add_ln28_97' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i9 %tmp_519 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 971 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 972 [1/21] (3.68ns)   --->   "%urem_ln36 = urem i17 %add_ln36, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 972 'urem' 'urem_ln36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i17 %urem_ln36 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 973 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 974 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 974 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 975 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 975 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 976 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 976 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 977 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 977 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 978 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 978 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 979 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 979 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 980 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 980 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 981 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 981 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 982 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 982 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 983 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 983 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 984 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 984 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 985 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 985 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 986 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 986 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 987 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 987 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 988 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 988 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 989 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 989 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 990 [1/1] (1.42ns)   --->   "switch i17 %sext_ln36, label %branch63 [
    i17 0, label %branch48
    i17 1, label %branch49
    i17 2, label %branch50
    i17 3, label %branch51
    i17 4, label %branch52
    i17 5, label %branch53
    i17 6, label %branch54
    i17 7, label %branch55
    i17 8, label %branch56
    i17 9, label %branch57
    i17 10, label %branch58
    i17 11, label %branch59
    i17 12, label %branch60
    i17 13, label %branch61
    i17 14, label %branch62
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 990 'switch' <Predicate = true> <Delay = 1.42>
ST_30 : Operation 991 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_14_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 991 'store' <Predicate = (sext_ln36 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 992 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 992 'br' <Predicate = (sext_ln36 == 14)> <Delay = 0.00>
ST_30 : Operation 993 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_13_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 993 'store' <Predicate = (sext_ln36 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 994 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 994 'br' <Predicate = (sext_ln36 == 13)> <Delay = 0.00>
ST_30 : Operation 995 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_12_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 995 'store' <Predicate = (sext_ln36 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 996 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 996 'br' <Predicate = (sext_ln36 == 12)> <Delay = 0.00>
ST_30 : Operation 997 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_11_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 997 'store' <Predicate = (sext_ln36 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 998 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 998 'br' <Predicate = (sext_ln36 == 11)> <Delay = 0.00>
ST_30 : Operation 999 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_10_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 999 'store' <Predicate = (sext_ln36 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1000 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1000 'br' <Predicate = (sext_ln36 == 10)> <Delay = 0.00>
ST_30 : Operation 1001 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_9_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1001 'store' <Predicate = (sext_ln36 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1002 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1002 'br' <Predicate = (sext_ln36 == 9)> <Delay = 0.00>
ST_30 : Operation 1003 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_8_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1003 'store' <Predicate = (sext_ln36 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1004 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1004 'br' <Predicate = (sext_ln36 == 8)> <Delay = 0.00>
ST_30 : Operation 1005 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_7_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1005 'store' <Predicate = (sext_ln36 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1006 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1006 'br' <Predicate = (sext_ln36 == 7)> <Delay = 0.00>
ST_30 : Operation 1007 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_6_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1007 'store' <Predicate = (sext_ln36 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1008 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1008 'br' <Predicate = (sext_ln36 == 6)> <Delay = 0.00>
ST_30 : Operation 1009 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_5_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1009 'store' <Predicate = (sext_ln36 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1010 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1010 'br' <Predicate = (sext_ln36 == 5)> <Delay = 0.00>
ST_30 : Operation 1011 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_4_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1011 'store' <Predicate = (sext_ln36 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1012 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1012 'br' <Predicate = (sext_ln36 == 4)> <Delay = 0.00>
ST_30 : Operation 1013 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_3_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1013 'store' <Predicate = (sext_ln36 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1014 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1014 'br' <Predicate = (sext_ln36 == 3)> <Delay = 0.00>
ST_30 : Operation 1015 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1015 'store' <Predicate = (sext_ln36 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1016 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1016 'br' <Predicate = (sext_ln36 == 2)> <Delay = 0.00>
ST_30 : Operation 1017 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1017 'store' <Predicate = (sext_ln36 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1018 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1018 'br' <Predicate = (sext_ln36 == 1)> <Delay = 0.00>
ST_30 : Operation 1019 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1019 'store' <Predicate = (sext_ln36 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1020 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1020 'br' <Predicate = (sext_ln36 == 0)> <Delay = 0.00>
ST_30 : Operation 1021 [1/1] (3.25ns)   --->   "store i16 %add_ln28_97, i16* %output_15_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1021 'store' <Predicate = (sext_ln36 != 0 & sext_ln36 != 1 & sext_ln36 != 2 & sext_ln36 != 3 & sext_ln36 != 4 & sext_ln36 != 5 & sext_ln36 != 6 & sext_ln36 != 7 & sext_ln36 != 8 & sext_ln36 != 9 & sext_ln36 != 10 & sext_ln36 != 11 & sext_ln36 != 12 & sext_ln36 != 13 & sext_ln36 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_30 : Operation 1022 [1/1] (0.00ns)   --->   "br label %.preheader.1790" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1022 'br' <Predicate = (sext_ln36 != 0 & sext_ln36 != 1 & sext_ln36 != 2 & sext_ln36 != 3 & sext_ln36 != 4 & sext_ln36 != 5 & sext_ln36 != 6 & sext_ln36 != 7 & sext_ln36 != 8 & sext_ln36 != 9 & sext_ln36 != 10 & sext_ln36 != 11 & sext_ln36 != 12 & sext_ln36 != 13 & sext_ln36 != 14)> <Delay = 0.00>
ST_30 : Operation 1023 [1/1] (2.42ns)   --->   "%icmp_ln21_1 = icmp eq i16 %or_ln28, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1023 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1024 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %3, label %.preheader.2" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1024 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1025 [1/1] (2.06ns)   --->   "%tmp_244 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_227, i16 %input_1_load_227, i16 %input_2_load_227, i16 %input_3_load_227, i16 %input_4_load_227, i16 %input_5_load_227, i16 %input_6_load_227, i16 %input_7_load_227, i16 %input_8_load_227, i16 %input_9_load_227, i16 %input_10_load_227, i16 %input_11_load_227, i16 %input_12_load_227, i16 %input_13_load_227, i16 %input_14_load_227, i16 %input_15_load_227, i32 %zext_ln28_102)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1025 'mux' 'tmp_244' <Predicate = (!icmp_ln21_1)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1026 [1/1] (2.07ns)   --->   "%add_ln28_98 = add i17 %zext_ln28_100, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1026 'add' 'add_ln28_98' <Predicate = (!icmp_ln21_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1027 [1/1] (2.10ns)   --->   "%add_ln28_99 = add i17 %tmp5_0_0_0_cast, %add_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1027 'add' 'add_ln28_99' <Predicate = (!icmp_ln21_1)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln28_118 = zext i17 %add_ln28_99 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1028 'zext' 'zext_ln28_118' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1029 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_80 = mul i36 %zext_ln28_118, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1029 'mul' 'mul_ln28_80' <Predicate = (!icmp_ln21_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_520 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_80, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1030 'partselect' 'tmp_520' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1031 [21/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1031 'urem' 'urem_ln28_32' <Predicate = (!icmp_ln21_1)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1032 [1/1] (0.00ns)   --->   "%or_ln28_4 = or i16 %out_w_0_0, 3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1032 'or' 'or_ln28_4' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln28_120 = zext i16 %or_ln28_4 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1033 'zext' 'zext_ln28_120' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1034 [1/1] (2.07ns)   --->   "%add_ln28_100 = add i17 %tmp5_0_0_0_cast, %zext_ln28_120" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1034 'add' 'add_ln28_100' <Predicate = (!icmp_ln21_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln28_121 = zext i17 %add_ln28_100 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1035 'zext' 'zext_ln28_121' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1036 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_81 = mul i36 %zext_ln28_121, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1036 'mul' 'mul_ln28_81' <Predicate = (!icmp_ln21_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_521 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_81, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1037 'partselect' 'tmp_521' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_30 : Operation 1038 [21/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1038 'urem' 'urem_ln28_33' <Predicate = (!icmp_ln21_1)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1039 [1/1] (2.06ns)   --->   "%tmp_247 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_230, i16 %input_1_load_230, i16 %input_2_load_230, i16 %input_3_load_230, i16 %input_4_load_230, i16 %input_5_load_230, i16 %input_6_load_230, i16 %input_7_load_230, i16 %input_8_load_230, i16 %input_9_load_230, i16 %input_10_load_230, i16 %input_11_load_230, i16 %input_12_load_230, i16 %input_13_load_230, i16 %input_14_load_230, i16 %input_15_load_230, i32 %zext_ln28_109)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1039 'mux' 'tmp_247' <Predicate = (!icmp_ln21_1)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1040 [1/1] (2.06ns)   --->   "%tmp_250 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_233, i16 %input_1_load_233, i16 %input_2_load_233, i16 %input_3_load_233, i16 %input_4_load_233, i16 %input_5_load_233, i16 %input_6_load_233, i16 %input_7_load_233, i16 %input_8_load_233, i16 %input_9_load_233, i16 %input_10_load_233, i16 %input_11_load_233, i16 %input_12_load_233, i16 %input_13_load_233, i16 %input_14_load_233, i16 %input_15_load_233, i32 %zext_ln28_115)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1040 'mux' 'tmp_250' <Predicate = (!icmp_ln21_1)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.48>
ST_31 : Operation 1041 [20/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1041 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1042 [20/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1042 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1043 [1/1] (2.10ns)   --->   "%add_ln28_101 = add i17 %tmp5_0_1_0_cast, %add_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1043 'add' 'add_ln28_101' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln28_123 = zext i17 %add_ln28_101 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1044 'zext' 'zext_ln28_123' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1045 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_82 = mul i36 %zext_ln28_123, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1045 'mul' 'mul_ln28_82' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_522 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_82, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1046 'partselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1047 [21/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1047 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1048 [1/1] (2.07ns)   --->   "%add_ln28_102 = add i17 %tmp5_0_1_0_cast, %zext_ln28_120" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1048 'add' 'add_ln28_102' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln28_125 = zext i17 %add_ln28_102 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1049 'zext' 'zext_ln28_125' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1050 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_83 = mul i36 %zext_ln28_125, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1050 'mul' 'mul_ln28_83' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_523 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_83, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1051 'partselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1052 [21/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1052 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.48>
ST_32 : Operation 1053 [19/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1053 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1054 [19/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1054 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1055 [20/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1055 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1056 [20/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1056 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1057 [1/1] (2.10ns)   --->   "%add_ln28_103 = add i17 %tmp5_0_2_0_cast, %add_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1057 'add' 'add_ln28_103' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln28_127 = zext i17 %add_ln28_103 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1058 'zext' 'zext_ln28_127' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1059 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_84 = mul i36 %zext_ln28_127, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1059 'mul' 'mul_ln28_84' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_524 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_84, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1060 'partselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1061 [21/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1061 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1062 [1/1] (2.07ns)   --->   "%add_ln28_104 = add i17 %tmp5_0_2_0_cast, %zext_ln28_120" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1062 'add' 'add_ln28_104' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln28_129 = zext i17 %add_ln28_104 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1063 'zext' 'zext_ln28_129' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1064 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_85 = mul i36 %zext_ln28_129, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1064 'mul' 'mul_ln28_85' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_525 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_85, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1065 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1066 [21/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1066 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.68>
ST_33 : Operation 1067 [18/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1067 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1068 [18/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1068 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1069 [19/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1069 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1070 [19/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1070 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1071 [20/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1071 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1072 [20/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1072 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.45>
ST_34 : Operation 1073 [17/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1073 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1074 [17/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1074 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1075 [18/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1075 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1076 [18/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1076 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1077 [19/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1077 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1078 [19/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1078 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1079 [1/1] (2.07ns)   --->   "%add_ln36_1 = add i17 %tmp7_0_cast, %zext_ln28_100" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1079 'add' 'add_ln36_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i17 %add_ln36_1 to i36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1080 'zext' 'zext_ln36_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1081 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36_4 = mul i36 %zext_ln36_11, 149131" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1081 'mul' 'mul_ln36_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_526 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln36_4, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1082 'partselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1083 [21/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1083 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.68>
ST_35 : Operation 1084 [16/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1084 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1085 [16/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1085 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1086 [17/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1086 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1087 [17/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1087 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1088 [18/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1088 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1089 [18/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1089 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1090 [20/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1090 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.68>
ST_36 : Operation 1091 [15/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1091 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1092 [15/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1092 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1093 [16/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1093 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1094 [16/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1094 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1095 [17/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1095 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1096 [17/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1096 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1097 [19/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1097 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.68>
ST_37 : Operation 1098 [14/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1098 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1099 [14/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1099 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1100 [15/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1100 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1101 [15/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1101 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1102 [16/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1102 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1103 [16/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1103 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1104 [18/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1104 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.68>
ST_38 : Operation 1105 [13/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1105 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1106 [13/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1106 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1107 [14/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1107 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1108 [14/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1108 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1109 [15/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1109 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1110 [15/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1110 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1111 [17/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1111 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.68>
ST_39 : Operation 1112 [12/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1112 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1113 [12/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1113 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1114 [13/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1114 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1115 [13/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1115 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1116 [14/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1116 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1117 [14/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1117 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1118 [16/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1118 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.68>
ST_40 : Operation 1119 [11/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1119 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1120 [11/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1120 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1121 [12/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1121 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1122 [12/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1122 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1123 [13/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1123 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1124 [13/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1124 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1125 [15/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1125 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.68>
ST_41 : Operation 1126 [10/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1126 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1127 [10/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1127 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1128 [11/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1128 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1129 [11/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1129 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1130 [12/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1130 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1131 [12/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1131 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1132 [14/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1132 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.68>
ST_42 : Operation 1133 [9/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1133 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1134 [9/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1134 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1135 [10/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1135 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1136 [10/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1136 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1137 [11/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1137 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1138 [11/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1138 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1139 [13/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1139 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.68>
ST_43 : Operation 1140 [8/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1140 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1141 [8/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1141 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1142 [9/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1142 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1143 [9/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1143 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1144 [10/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1144 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1145 [10/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1145 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1146 [12/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1146 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.68>
ST_44 : Operation 1147 [7/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1147 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1148 [7/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1148 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1149 [8/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1149 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1150 [8/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1150 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1151 [9/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1151 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1152 [9/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1152 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1153 [11/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1153 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.68>
ST_45 : Operation 1154 [6/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1154 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1155 [6/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1155 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1156 [7/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1156 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1157 [7/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1157 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1158 [8/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1158 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1159 [8/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1159 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1160 [10/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1160 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.68>
ST_46 : Operation 1161 [5/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1161 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1162 [5/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1162 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1163 [6/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1163 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1164 [6/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1164 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1165 [7/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1165 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1166 [7/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1166 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1167 [9/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1167 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.68>
ST_47 : Operation 1168 [4/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1168 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1169 [4/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1169 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1170 [5/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1170 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1171 [5/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1171 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1172 [6/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1172 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1173 [6/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1173 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1174 [8/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1174 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.68>
ST_48 : Operation 1175 [3/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1175 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1176 [3/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1176 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1177 [4/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1177 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1178 [4/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1178 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1179 [5/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1179 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1180 [5/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1180 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1181 [7/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1181 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.68>
ST_49 : Operation 1182 [2/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1182 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1183 [2/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1183 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1184 [3/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1184 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1185 [3/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1185 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1186 [4/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1186 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1187 [4/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1187 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1188 [6/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1188 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.93>
ST_50 : Operation 1189 [1/21] (3.68ns)   --->   "%urem_ln28_32 = urem i17 %add_ln28_99, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1189 'urem' 'urem_ln28_32' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln28_72 = zext i17 %urem_ln28_32 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1190 'zext' 'zext_ln28_72' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1191 [1/1] (0.00ns)   --->   "%input_0_addr_235 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1191 'getelementptr' 'input_0_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1192 [2/2] (3.25ns)   --->   "%input_0_load_235 = load i16* %input_0_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1192 'load' 'input_0_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1193 [1/1] (0.00ns)   --->   "%input_1_addr_235 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1193 'getelementptr' 'input_1_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1194 [2/2] (3.25ns)   --->   "%input_1_load_235 = load i16* %input_1_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1194 'load' 'input_1_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1195 [1/1] (0.00ns)   --->   "%input_2_addr_235 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1195 'getelementptr' 'input_2_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1196 [2/2] (3.25ns)   --->   "%input_2_load_235 = load i16* %input_2_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1196 'load' 'input_2_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1197 [1/1] (0.00ns)   --->   "%input_3_addr_235 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1197 'getelementptr' 'input_3_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1198 [2/2] (3.25ns)   --->   "%input_3_load_235 = load i16* %input_3_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1198 'load' 'input_3_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1199 [1/1] (0.00ns)   --->   "%input_4_addr_235 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1199 'getelementptr' 'input_4_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1200 [2/2] (3.25ns)   --->   "%input_4_load_235 = load i16* %input_4_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1200 'load' 'input_4_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1201 [1/1] (0.00ns)   --->   "%input_5_addr_235 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1201 'getelementptr' 'input_5_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1202 [2/2] (3.25ns)   --->   "%input_5_load_235 = load i16* %input_5_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1202 'load' 'input_5_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1203 [1/1] (0.00ns)   --->   "%input_6_addr_235 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1203 'getelementptr' 'input_6_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1204 [2/2] (3.25ns)   --->   "%input_6_load_235 = load i16* %input_6_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1204 'load' 'input_6_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1205 [1/1] (0.00ns)   --->   "%input_7_addr_235 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1205 'getelementptr' 'input_7_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1206 [2/2] (3.25ns)   --->   "%input_7_load_235 = load i16* %input_7_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1206 'load' 'input_7_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1207 [1/1] (0.00ns)   --->   "%input_8_addr_235 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1207 'getelementptr' 'input_8_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1208 [2/2] (3.25ns)   --->   "%input_8_load_235 = load i16* %input_8_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1208 'load' 'input_8_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1209 [1/1] (0.00ns)   --->   "%input_9_addr_235 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1209 'getelementptr' 'input_9_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1210 [2/2] (3.25ns)   --->   "%input_9_load_235 = load i16* %input_9_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1210 'load' 'input_9_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1211 [1/1] (0.00ns)   --->   "%input_10_addr_235 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1211 'getelementptr' 'input_10_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1212 [2/2] (3.25ns)   --->   "%input_10_load_235 = load i16* %input_10_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1212 'load' 'input_10_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1213 [1/1] (0.00ns)   --->   "%input_11_addr_235 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1213 'getelementptr' 'input_11_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1214 [2/2] (3.25ns)   --->   "%input_11_load_235 = load i16* %input_11_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1214 'load' 'input_11_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1215 [1/1] (0.00ns)   --->   "%input_12_addr_235 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1215 'getelementptr' 'input_12_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1216 [2/2] (3.25ns)   --->   "%input_12_load_235 = load i16* %input_12_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1216 'load' 'input_12_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1217 [1/1] (0.00ns)   --->   "%input_13_addr_235 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1217 'getelementptr' 'input_13_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1218 [2/2] (3.25ns)   --->   "%input_13_load_235 = load i16* %input_13_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1218 'load' 'input_13_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1219 [1/1] (0.00ns)   --->   "%input_14_addr_235 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1219 'getelementptr' 'input_14_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1220 [2/2] (3.25ns)   --->   "%input_14_load_235 = load i16* %input_14_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1220 'load' 'input_14_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1221 [1/1] (0.00ns)   --->   "%input_15_addr_235 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_72" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1221 'getelementptr' 'input_15_addr_235' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1222 [2/2] (3.25ns)   --->   "%input_15_load_235 = load i16* %input_15_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1222 'load' 'input_15_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1223 [1/21] (3.68ns)   --->   "%urem_ln28_33 = urem i17 %add_ln28_100, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1223 'urem' 'urem_ln28_33' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln28_73 = zext i17 %urem_ln28_33 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1224 'zext' 'zext_ln28_73' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1225 [1/1] (0.00ns)   --->   "%input_0_addr_236 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1225 'getelementptr' 'input_0_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1226 [2/2] (3.25ns)   --->   "%input_0_load_236 = load i16* %input_0_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1226 'load' 'input_0_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1227 [1/1] (0.00ns)   --->   "%input_1_addr_236 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1227 'getelementptr' 'input_1_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1228 [2/2] (3.25ns)   --->   "%input_1_load_236 = load i16* %input_1_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1228 'load' 'input_1_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1229 [1/1] (0.00ns)   --->   "%input_2_addr_236 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1229 'getelementptr' 'input_2_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1230 [2/2] (3.25ns)   --->   "%input_2_load_236 = load i16* %input_2_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1230 'load' 'input_2_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1231 [1/1] (0.00ns)   --->   "%input_3_addr_236 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1231 'getelementptr' 'input_3_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1232 [2/2] (3.25ns)   --->   "%input_3_load_236 = load i16* %input_3_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1232 'load' 'input_3_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1233 [1/1] (0.00ns)   --->   "%input_4_addr_236 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1233 'getelementptr' 'input_4_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1234 [2/2] (3.25ns)   --->   "%input_4_load_236 = load i16* %input_4_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1234 'load' 'input_4_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1235 [1/1] (0.00ns)   --->   "%input_5_addr_236 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1235 'getelementptr' 'input_5_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1236 [2/2] (3.25ns)   --->   "%input_5_load_236 = load i16* %input_5_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1236 'load' 'input_5_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1237 [1/1] (0.00ns)   --->   "%input_6_addr_236 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1237 'getelementptr' 'input_6_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1238 [2/2] (3.25ns)   --->   "%input_6_load_236 = load i16* %input_6_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1238 'load' 'input_6_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1239 [1/1] (0.00ns)   --->   "%input_7_addr_236 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1239 'getelementptr' 'input_7_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1240 [2/2] (3.25ns)   --->   "%input_7_load_236 = load i16* %input_7_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1240 'load' 'input_7_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1241 [1/1] (0.00ns)   --->   "%input_8_addr_236 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1241 'getelementptr' 'input_8_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1242 [2/2] (3.25ns)   --->   "%input_8_load_236 = load i16* %input_8_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1242 'load' 'input_8_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1243 [1/1] (0.00ns)   --->   "%input_9_addr_236 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1243 'getelementptr' 'input_9_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1244 [2/2] (3.25ns)   --->   "%input_9_load_236 = load i16* %input_9_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1244 'load' 'input_9_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1245 [1/1] (0.00ns)   --->   "%input_10_addr_236 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1245 'getelementptr' 'input_10_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1246 [2/2] (3.25ns)   --->   "%input_10_load_236 = load i16* %input_10_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1246 'load' 'input_10_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1247 [1/1] (0.00ns)   --->   "%input_11_addr_236 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1247 'getelementptr' 'input_11_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1248 [2/2] (3.25ns)   --->   "%input_11_load_236 = load i16* %input_11_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1248 'load' 'input_11_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1249 [1/1] (0.00ns)   --->   "%input_12_addr_236 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1249 'getelementptr' 'input_12_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1250 [2/2] (3.25ns)   --->   "%input_12_load_236 = load i16* %input_12_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1250 'load' 'input_12_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1251 [1/1] (0.00ns)   --->   "%input_13_addr_236 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1251 'getelementptr' 'input_13_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1252 [2/2] (3.25ns)   --->   "%input_13_load_236 = load i16* %input_13_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1252 'load' 'input_13_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1253 [1/1] (0.00ns)   --->   "%input_14_addr_236 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1253 'getelementptr' 'input_14_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1254 [2/2] (3.25ns)   --->   "%input_14_load_236 = load i16* %input_14_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1254 'load' 'input_14_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1255 [1/1] (0.00ns)   --->   "%input_15_addr_236 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_73" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1255 'getelementptr' 'input_15_addr_236' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1256 [2/2] (3.25ns)   --->   "%input_15_load_236 = load i16* %input_15_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1256 'load' 'input_15_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_50 : Operation 1257 [2/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1257 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1258 [2/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1258 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1259 [3/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1259 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1260 [3/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1260 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1261 [5/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1261 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.93>
ST_51 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln28_98 = sext i9 %tmp_520 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1262 'sext' 'sext_ln28_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln28_119 = zext i17 %sext_ln28_98 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1263 'zext' 'zext_ln28_119' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1264 [1/2] (3.25ns)   --->   "%input_0_load_235 = load i16* %input_0_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1264 'load' 'input_0_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1265 [1/2] (3.25ns)   --->   "%input_1_load_235 = load i16* %input_1_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1265 'load' 'input_1_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1266 [1/2] (3.25ns)   --->   "%input_2_load_235 = load i16* %input_2_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1266 'load' 'input_2_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1267 [1/2] (3.25ns)   --->   "%input_3_load_235 = load i16* %input_3_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1267 'load' 'input_3_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1268 [1/2] (3.25ns)   --->   "%input_4_load_235 = load i16* %input_4_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1268 'load' 'input_4_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1269 [1/2] (3.25ns)   --->   "%input_5_load_235 = load i16* %input_5_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1269 'load' 'input_5_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1270 [1/2] (3.25ns)   --->   "%input_6_load_235 = load i16* %input_6_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1270 'load' 'input_6_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1271 [1/2] (3.25ns)   --->   "%input_7_load_235 = load i16* %input_7_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1271 'load' 'input_7_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1272 [1/2] (3.25ns)   --->   "%input_8_load_235 = load i16* %input_8_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1272 'load' 'input_8_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1273 [1/2] (3.25ns)   --->   "%input_9_load_235 = load i16* %input_9_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1273 'load' 'input_9_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1274 [1/2] (3.25ns)   --->   "%input_10_load_235 = load i16* %input_10_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1274 'load' 'input_10_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1275 [1/2] (3.25ns)   --->   "%input_11_load_235 = load i16* %input_11_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1275 'load' 'input_11_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1276 [1/2] (3.25ns)   --->   "%input_12_load_235 = load i16* %input_12_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1276 'load' 'input_12_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1277 [1/2] (3.25ns)   --->   "%input_13_load_235 = load i16* %input_13_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1277 'load' 'input_13_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1278 [1/2] (3.25ns)   --->   "%input_14_load_235 = load i16* %input_14_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1278 'load' 'input_14_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1279 [1/2] (3.25ns)   --->   "%input_15_load_235 = load i16* %input_15_addr_235, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1279 'load' 'input_15_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1280 [1/1] (2.06ns)   --->   "%tmp_245 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_235, i16 %input_1_load_235, i16 %input_2_load_235, i16 %input_3_load_235, i16 %input_4_load_235, i16 %input_5_load_235, i16 %input_6_load_235, i16 %input_7_load_235, i16 %input_8_load_235, i16 %input_9_load_235, i16 %input_10_load_235, i16 %input_11_load_235, i16 %input_12_load_235, i16 %input_13_load_235, i16 %input_14_load_235, i16 %input_15_load_235, i32 %zext_ln28_119)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1280 'mux' 'tmp_245' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1281 [1/2] (3.25ns)   --->   "%input_0_load_236 = load i16* %input_0_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1281 'load' 'input_0_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1282 [1/2] (3.25ns)   --->   "%input_1_load_236 = load i16* %input_1_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1282 'load' 'input_1_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1283 [1/2] (3.25ns)   --->   "%input_2_load_236 = load i16* %input_2_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1283 'load' 'input_2_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1284 [1/2] (3.25ns)   --->   "%input_3_load_236 = load i16* %input_3_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1284 'load' 'input_3_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1285 [1/2] (3.25ns)   --->   "%input_4_load_236 = load i16* %input_4_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1285 'load' 'input_4_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1286 [1/2] (3.25ns)   --->   "%input_5_load_236 = load i16* %input_5_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1286 'load' 'input_5_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1287 [1/2] (3.25ns)   --->   "%input_6_load_236 = load i16* %input_6_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1287 'load' 'input_6_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1288 [1/2] (3.25ns)   --->   "%input_7_load_236 = load i16* %input_7_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1288 'load' 'input_7_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1289 [1/2] (3.25ns)   --->   "%input_8_load_236 = load i16* %input_8_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1289 'load' 'input_8_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1290 [1/2] (3.25ns)   --->   "%input_9_load_236 = load i16* %input_9_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1290 'load' 'input_9_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1291 [1/2] (3.25ns)   --->   "%input_10_load_236 = load i16* %input_10_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1291 'load' 'input_10_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1292 [1/2] (3.25ns)   --->   "%input_11_load_236 = load i16* %input_11_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1292 'load' 'input_11_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1293 [1/2] (3.25ns)   --->   "%input_12_load_236 = load i16* %input_12_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1293 'load' 'input_12_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1294 [1/2] (3.25ns)   --->   "%input_13_load_236 = load i16* %input_13_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1294 'load' 'input_13_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1295 [1/2] (3.25ns)   --->   "%input_14_load_236 = load i16* %input_14_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1295 'load' 'input_14_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1296 [1/2] (3.25ns)   --->   "%input_15_load_236 = load i16* %input_15_addr_236, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1296 'load' 'input_15_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1297 [1/21] (3.68ns)   --->   "%urem_ln28_34 = urem i17 %add_ln28_101, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1297 'urem' 'urem_ln28_34' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln28_75 = zext i17 %urem_ln28_34 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1298 'zext' 'zext_ln28_75' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1299 [1/1] (0.00ns)   --->   "%input_0_addr_237 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1299 'getelementptr' 'input_0_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1300 [2/2] (3.25ns)   --->   "%input_0_load_237 = load i16* %input_0_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1300 'load' 'input_0_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1301 [1/1] (0.00ns)   --->   "%input_1_addr_237 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1301 'getelementptr' 'input_1_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1302 [2/2] (3.25ns)   --->   "%input_1_load_237 = load i16* %input_1_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1302 'load' 'input_1_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1303 [1/1] (0.00ns)   --->   "%input_2_addr_237 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1303 'getelementptr' 'input_2_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1304 [2/2] (3.25ns)   --->   "%input_2_load_237 = load i16* %input_2_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1304 'load' 'input_2_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1305 [1/1] (0.00ns)   --->   "%input_3_addr_237 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1305 'getelementptr' 'input_3_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1306 [2/2] (3.25ns)   --->   "%input_3_load_237 = load i16* %input_3_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1306 'load' 'input_3_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1307 [1/1] (0.00ns)   --->   "%input_4_addr_237 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1307 'getelementptr' 'input_4_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1308 [2/2] (3.25ns)   --->   "%input_4_load_237 = load i16* %input_4_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1308 'load' 'input_4_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1309 [1/1] (0.00ns)   --->   "%input_5_addr_237 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1309 'getelementptr' 'input_5_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1310 [2/2] (3.25ns)   --->   "%input_5_load_237 = load i16* %input_5_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1310 'load' 'input_5_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1311 [1/1] (0.00ns)   --->   "%input_6_addr_237 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1311 'getelementptr' 'input_6_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1312 [2/2] (3.25ns)   --->   "%input_6_load_237 = load i16* %input_6_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1312 'load' 'input_6_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1313 [1/1] (0.00ns)   --->   "%input_7_addr_237 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1313 'getelementptr' 'input_7_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1314 [2/2] (3.25ns)   --->   "%input_7_load_237 = load i16* %input_7_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1314 'load' 'input_7_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1315 [1/1] (0.00ns)   --->   "%input_8_addr_237 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1315 'getelementptr' 'input_8_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1316 [2/2] (3.25ns)   --->   "%input_8_load_237 = load i16* %input_8_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1316 'load' 'input_8_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1317 [1/1] (0.00ns)   --->   "%input_9_addr_237 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1317 'getelementptr' 'input_9_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1318 [2/2] (3.25ns)   --->   "%input_9_load_237 = load i16* %input_9_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1318 'load' 'input_9_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1319 [1/1] (0.00ns)   --->   "%input_10_addr_237 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1319 'getelementptr' 'input_10_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1320 [2/2] (3.25ns)   --->   "%input_10_load_237 = load i16* %input_10_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1320 'load' 'input_10_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1321 [1/1] (0.00ns)   --->   "%input_11_addr_237 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1321 'getelementptr' 'input_11_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1322 [2/2] (3.25ns)   --->   "%input_11_load_237 = load i16* %input_11_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1322 'load' 'input_11_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1323 [1/1] (0.00ns)   --->   "%input_12_addr_237 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1323 'getelementptr' 'input_12_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1324 [2/2] (3.25ns)   --->   "%input_12_load_237 = load i16* %input_12_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1324 'load' 'input_12_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1325 [1/1] (0.00ns)   --->   "%input_13_addr_237 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1325 'getelementptr' 'input_13_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1326 [2/2] (3.25ns)   --->   "%input_13_load_237 = load i16* %input_13_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1326 'load' 'input_13_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1327 [1/1] (0.00ns)   --->   "%input_14_addr_237 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1327 'getelementptr' 'input_14_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1328 [2/2] (3.25ns)   --->   "%input_14_load_237 = load i16* %input_14_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1328 'load' 'input_14_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1329 [1/1] (0.00ns)   --->   "%input_15_addr_237 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_75" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1329 'getelementptr' 'input_15_addr_237' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1330 [2/2] (3.25ns)   --->   "%input_15_load_237 = load i16* %input_15_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1330 'load' 'input_15_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1331 [1/21] (3.68ns)   --->   "%urem_ln28_35 = urem i17 %add_ln28_102, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1331 'urem' 'urem_ln28_35' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln28_76 = zext i17 %urem_ln28_35 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1332 'zext' 'zext_ln28_76' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1333 [1/1] (0.00ns)   --->   "%input_0_addr_238 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1333 'getelementptr' 'input_0_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1334 [2/2] (3.25ns)   --->   "%input_0_load_238 = load i16* %input_0_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1334 'load' 'input_0_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1335 [1/1] (0.00ns)   --->   "%input_1_addr_238 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1335 'getelementptr' 'input_1_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1336 [2/2] (3.25ns)   --->   "%input_1_load_238 = load i16* %input_1_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1336 'load' 'input_1_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1337 [1/1] (0.00ns)   --->   "%input_2_addr_238 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1337 'getelementptr' 'input_2_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1338 [2/2] (3.25ns)   --->   "%input_2_load_238 = load i16* %input_2_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1338 'load' 'input_2_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1339 [1/1] (0.00ns)   --->   "%input_3_addr_238 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1339 'getelementptr' 'input_3_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1340 [2/2] (3.25ns)   --->   "%input_3_load_238 = load i16* %input_3_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1340 'load' 'input_3_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1341 [1/1] (0.00ns)   --->   "%input_4_addr_238 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1341 'getelementptr' 'input_4_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1342 [2/2] (3.25ns)   --->   "%input_4_load_238 = load i16* %input_4_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1342 'load' 'input_4_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1343 [1/1] (0.00ns)   --->   "%input_5_addr_238 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1343 'getelementptr' 'input_5_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1344 [2/2] (3.25ns)   --->   "%input_5_load_238 = load i16* %input_5_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1344 'load' 'input_5_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1345 [1/1] (0.00ns)   --->   "%input_6_addr_238 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1345 'getelementptr' 'input_6_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1346 [2/2] (3.25ns)   --->   "%input_6_load_238 = load i16* %input_6_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1346 'load' 'input_6_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1347 [1/1] (0.00ns)   --->   "%input_7_addr_238 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1347 'getelementptr' 'input_7_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1348 [2/2] (3.25ns)   --->   "%input_7_load_238 = load i16* %input_7_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1348 'load' 'input_7_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1349 [1/1] (0.00ns)   --->   "%input_8_addr_238 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1349 'getelementptr' 'input_8_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1350 [2/2] (3.25ns)   --->   "%input_8_load_238 = load i16* %input_8_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1350 'load' 'input_8_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1351 [1/1] (0.00ns)   --->   "%input_9_addr_238 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1351 'getelementptr' 'input_9_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1352 [2/2] (3.25ns)   --->   "%input_9_load_238 = load i16* %input_9_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1352 'load' 'input_9_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1353 [1/1] (0.00ns)   --->   "%input_10_addr_238 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1353 'getelementptr' 'input_10_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1354 [2/2] (3.25ns)   --->   "%input_10_load_238 = load i16* %input_10_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1354 'load' 'input_10_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1355 [1/1] (0.00ns)   --->   "%input_11_addr_238 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1355 'getelementptr' 'input_11_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1356 [2/2] (3.25ns)   --->   "%input_11_load_238 = load i16* %input_11_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1356 'load' 'input_11_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1357 [1/1] (0.00ns)   --->   "%input_12_addr_238 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1357 'getelementptr' 'input_12_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1358 [2/2] (3.25ns)   --->   "%input_12_load_238 = load i16* %input_12_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1358 'load' 'input_12_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1359 [1/1] (0.00ns)   --->   "%input_13_addr_238 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1359 'getelementptr' 'input_13_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1360 [2/2] (3.25ns)   --->   "%input_13_load_238 = load i16* %input_13_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1360 'load' 'input_13_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1361 [1/1] (0.00ns)   --->   "%input_14_addr_238 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1361 'getelementptr' 'input_14_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1362 [2/2] (3.25ns)   --->   "%input_14_load_238 = load i16* %input_14_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1362 'load' 'input_14_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1363 [1/1] (0.00ns)   --->   "%input_15_addr_238 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_76" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1363 'getelementptr' 'input_15_addr_238' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1364 [2/2] (3.25ns)   --->   "%input_15_load_238 = load i16* %input_15_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1364 'load' 'input_15_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_51 : Operation 1365 [2/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1365 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1366 [2/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1366 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1367 [4/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1367 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.93>
ST_52 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln28_100 = sext i9 %tmp_522 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1368 'sext' 'sext_ln28_100' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln28_124 = zext i17 %sext_ln28_100 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1369 'zext' 'zext_ln28_124' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1370 [1/2] (3.25ns)   --->   "%input_0_load_237 = load i16* %input_0_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1370 'load' 'input_0_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1371 [1/2] (3.25ns)   --->   "%input_1_load_237 = load i16* %input_1_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1371 'load' 'input_1_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1372 [1/2] (3.25ns)   --->   "%input_2_load_237 = load i16* %input_2_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1372 'load' 'input_2_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1373 [1/2] (3.25ns)   --->   "%input_3_load_237 = load i16* %input_3_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1373 'load' 'input_3_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1374 [1/2] (3.25ns)   --->   "%input_4_load_237 = load i16* %input_4_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1374 'load' 'input_4_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1375 [1/2] (3.25ns)   --->   "%input_5_load_237 = load i16* %input_5_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1375 'load' 'input_5_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1376 [1/2] (3.25ns)   --->   "%input_6_load_237 = load i16* %input_6_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1376 'load' 'input_6_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1377 [1/2] (3.25ns)   --->   "%input_7_load_237 = load i16* %input_7_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1377 'load' 'input_7_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1378 [1/2] (3.25ns)   --->   "%input_8_load_237 = load i16* %input_8_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1378 'load' 'input_8_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1379 [1/2] (3.25ns)   --->   "%input_9_load_237 = load i16* %input_9_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1379 'load' 'input_9_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1380 [1/2] (3.25ns)   --->   "%input_10_load_237 = load i16* %input_10_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1380 'load' 'input_10_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1381 [1/2] (3.25ns)   --->   "%input_11_load_237 = load i16* %input_11_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1381 'load' 'input_11_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1382 [1/2] (3.25ns)   --->   "%input_12_load_237 = load i16* %input_12_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1382 'load' 'input_12_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1383 [1/2] (3.25ns)   --->   "%input_13_load_237 = load i16* %input_13_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1383 'load' 'input_13_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1384 [1/2] (3.25ns)   --->   "%input_14_load_237 = load i16* %input_14_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1384 'load' 'input_14_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1385 [1/2] (3.25ns)   --->   "%input_15_load_237 = load i16* %input_15_addr_237, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1385 'load' 'input_15_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1386 [1/1] (2.06ns)   --->   "%tmp_248 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_237, i16 %input_1_load_237, i16 %input_2_load_237, i16 %input_3_load_237, i16 %input_4_load_237, i16 %input_5_load_237, i16 %input_6_load_237, i16 %input_7_load_237, i16 %input_8_load_237, i16 %input_9_load_237, i16 %input_10_load_237, i16 %input_11_load_237, i16 %input_12_load_237, i16 %input_13_load_237, i16 %input_14_load_237, i16 %input_15_load_237, i32 %zext_ln28_124)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1386 'mux' 'tmp_248' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1387 [1/2] (3.25ns)   --->   "%input_0_load_238 = load i16* %input_0_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1387 'load' 'input_0_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1388 [1/2] (3.25ns)   --->   "%input_1_load_238 = load i16* %input_1_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1388 'load' 'input_1_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1389 [1/2] (3.25ns)   --->   "%input_2_load_238 = load i16* %input_2_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1389 'load' 'input_2_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1390 [1/2] (3.25ns)   --->   "%input_3_load_238 = load i16* %input_3_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1390 'load' 'input_3_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1391 [1/2] (3.25ns)   --->   "%input_4_load_238 = load i16* %input_4_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1391 'load' 'input_4_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1392 [1/2] (3.25ns)   --->   "%input_5_load_238 = load i16* %input_5_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1392 'load' 'input_5_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1393 [1/2] (3.25ns)   --->   "%input_6_load_238 = load i16* %input_6_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1393 'load' 'input_6_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1394 [1/2] (3.25ns)   --->   "%input_7_load_238 = load i16* %input_7_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1394 'load' 'input_7_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1395 [1/2] (3.25ns)   --->   "%input_8_load_238 = load i16* %input_8_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1395 'load' 'input_8_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1396 [1/2] (3.25ns)   --->   "%input_9_load_238 = load i16* %input_9_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1396 'load' 'input_9_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1397 [1/2] (3.25ns)   --->   "%input_10_load_238 = load i16* %input_10_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1397 'load' 'input_10_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1398 [1/2] (3.25ns)   --->   "%input_11_load_238 = load i16* %input_11_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1398 'load' 'input_11_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1399 [1/2] (3.25ns)   --->   "%input_12_load_238 = load i16* %input_12_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1399 'load' 'input_12_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1400 [1/2] (3.25ns)   --->   "%input_13_load_238 = load i16* %input_13_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1400 'load' 'input_13_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1401 [1/2] (3.25ns)   --->   "%input_14_load_238 = load i16* %input_14_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1401 'load' 'input_14_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1402 [1/2] (3.25ns)   --->   "%input_15_load_238 = load i16* %input_15_addr_238, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1402 'load' 'input_15_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1403 [1/21] (3.68ns)   --->   "%urem_ln28_36 = urem i17 %add_ln28_103, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1403 'urem' 'urem_ln28_36' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln28_78 = zext i17 %urem_ln28_36 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1404 'zext' 'zext_ln28_78' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1405 [1/1] (0.00ns)   --->   "%input_0_addr_239 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1405 'getelementptr' 'input_0_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1406 [2/2] (3.25ns)   --->   "%input_0_load_239 = load i16* %input_0_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1406 'load' 'input_0_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1407 [1/1] (0.00ns)   --->   "%input_1_addr_239 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1407 'getelementptr' 'input_1_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1408 [2/2] (3.25ns)   --->   "%input_1_load_239 = load i16* %input_1_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1408 'load' 'input_1_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1409 [1/1] (0.00ns)   --->   "%input_2_addr_239 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1409 'getelementptr' 'input_2_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1410 [2/2] (3.25ns)   --->   "%input_2_load_239 = load i16* %input_2_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1410 'load' 'input_2_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1411 [1/1] (0.00ns)   --->   "%input_3_addr_239 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1411 'getelementptr' 'input_3_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1412 [2/2] (3.25ns)   --->   "%input_3_load_239 = load i16* %input_3_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1412 'load' 'input_3_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1413 [1/1] (0.00ns)   --->   "%input_4_addr_239 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1413 'getelementptr' 'input_4_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1414 [2/2] (3.25ns)   --->   "%input_4_load_239 = load i16* %input_4_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1414 'load' 'input_4_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1415 [1/1] (0.00ns)   --->   "%input_5_addr_239 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1415 'getelementptr' 'input_5_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1416 [2/2] (3.25ns)   --->   "%input_5_load_239 = load i16* %input_5_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1416 'load' 'input_5_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1417 [1/1] (0.00ns)   --->   "%input_6_addr_239 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1417 'getelementptr' 'input_6_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1418 [2/2] (3.25ns)   --->   "%input_6_load_239 = load i16* %input_6_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1418 'load' 'input_6_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1419 [1/1] (0.00ns)   --->   "%input_7_addr_239 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1419 'getelementptr' 'input_7_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1420 [2/2] (3.25ns)   --->   "%input_7_load_239 = load i16* %input_7_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1420 'load' 'input_7_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1421 [1/1] (0.00ns)   --->   "%input_8_addr_239 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1421 'getelementptr' 'input_8_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1422 [2/2] (3.25ns)   --->   "%input_8_load_239 = load i16* %input_8_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1422 'load' 'input_8_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1423 [1/1] (0.00ns)   --->   "%input_9_addr_239 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1423 'getelementptr' 'input_9_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1424 [2/2] (3.25ns)   --->   "%input_9_load_239 = load i16* %input_9_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1424 'load' 'input_9_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1425 [1/1] (0.00ns)   --->   "%input_10_addr_239 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1425 'getelementptr' 'input_10_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1426 [2/2] (3.25ns)   --->   "%input_10_load_239 = load i16* %input_10_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1426 'load' 'input_10_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1427 [1/1] (0.00ns)   --->   "%input_11_addr_239 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1427 'getelementptr' 'input_11_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1428 [2/2] (3.25ns)   --->   "%input_11_load_239 = load i16* %input_11_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1428 'load' 'input_11_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1429 [1/1] (0.00ns)   --->   "%input_12_addr_239 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1429 'getelementptr' 'input_12_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1430 [2/2] (3.25ns)   --->   "%input_12_load_239 = load i16* %input_12_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1430 'load' 'input_12_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1431 [1/1] (0.00ns)   --->   "%input_13_addr_239 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1431 'getelementptr' 'input_13_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1432 [2/2] (3.25ns)   --->   "%input_13_load_239 = load i16* %input_13_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1432 'load' 'input_13_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1433 [1/1] (0.00ns)   --->   "%input_14_addr_239 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1433 'getelementptr' 'input_14_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1434 [2/2] (3.25ns)   --->   "%input_14_load_239 = load i16* %input_14_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1434 'load' 'input_14_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1435 [1/1] (0.00ns)   --->   "%input_15_addr_239 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_78" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1435 'getelementptr' 'input_15_addr_239' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1436 [2/2] (3.25ns)   --->   "%input_15_load_239 = load i16* %input_15_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1436 'load' 'input_15_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1437 [1/21] (3.68ns)   --->   "%urem_ln28_37 = urem i17 %add_ln28_104, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1437 'urem' 'urem_ln28_37' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln28_79 = zext i17 %urem_ln28_37 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1438 'zext' 'zext_ln28_79' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1439 [1/1] (0.00ns)   --->   "%input_0_addr_240 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1439 'getelementptr' 'input_0_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1440 [2/2] (3.25ns)   --->   "%input_0_load_240 = load i16* %input_0_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1440 'load' 'input_0_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1441 [1/1] (0.00ns)   --->   "%input_1_addr_240 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1441 'getelementptr' 'input_1_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1442 [2/2] (3.25ns)   --->   "%input_1_load_240 = load i16* %input_1_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1442 'load' 'input_1_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1443 [1/1] (0.00ns)   --->   "%input_2_addr_240 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1443 'getelementptr' 'input_2_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1444 [2/2] (3.25ns)   --->   "%input_2_load_240 = load i16* %input_2_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1444 'load' 'input_2_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1445 [1/1] (0.00ns)   --->   "%input_3_addr_240 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1445 'getelementptr' 'input_3_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1446 [2/2] (3.25ns)   --->   "%input_3_load_240 = load i16* %input_3_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1446 'load' 'input_3_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1447 [1/1] (0.00ns)   --->   "%input_4_addr_240 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1447 'getelementptr' 'input_4_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1448 [2/2] (3.25ns)   --->   "%input_4_load_240 = load i16* %input_4_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1448 'load' 'input_4_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1449 [1/1] (0.00ns)   --->   "%input_5_addr_240 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1449 'getelementptr' 'input_5_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1450 [2/2] (3.25ns)   --->   "%input_5_load_240 = load i16* %input_5_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1450 'load' 'input_5_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1451 [1/1] (0.00ns)   --->   "%input_6_addr_240 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1451 'getelementptr' 'input_6_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1452 [2/2] (3.25ns)   --->   "%input_6_load_240 = load i16* %input_6_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1452 'load' 'input_6_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1453 [1/1] (0.00ns)   --->   "%input_7_addr_240 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1453 'getelementptr' 'input_7_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1454 [2/2] (3.25ns)   --->   "%input_7_load_240 = load i16* %input_7_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1454 'load' 'input_7_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1455 [1/1] (0.00ns)   --->   "%input_8_addr_240 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1455 'getelementptr' 'input_8_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1456 [2/2] (3.25ns)   --->   "%input_8_load_240 = load i16* %input_8_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1456 'load' 'input_8_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1457 [1/1] (0.00ns)   --->   "%input_9_addr_240 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1457 'getelementptr' 'input_9_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1458 [2/2] (3.25ns)   --->   "%input_9_load_240 = load i16* %input_9_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1458 'load' 'input_9_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1459 [1/1] (0.00ns)   --->   "%input_10_addr_240 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1459 'getelementptr' 'input_10_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1460 [2/2] (3.25ns)   --->   "%input_10_load_240 = load i16* %input_10_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1460 'load' 'input_10_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1461 [1/1] (0.00ns)   --->   "%input_11_addr_240 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1461 'getelementptr' 'input_11_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1462 [2/2] (3.25ns)   --->   "%input_11_load_240 = load i16* %input_11_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1462 'load' 'input_11_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1463 [1/1] (0.00ns)   --->   "%input_12_addr_240 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1463 'getelementptr' 'input_12_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1464 [2/2] (3.25ns)   --->   "%input_12_load_240 = load i16* %input_12_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1464 'load' 'input_12_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1465 [1/1] (0.00ns)   --->   "%input_13_addr_240 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1465 'getelementptr' 'input_13_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1466 [2/2] (3.25ns)   --->   "%input_13_load_240 = load i16* %input_13_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1466 'load' 'input_13_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1467 [1/1] (0.00ns)   --->   "%input_14_addr_240 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1467 'getelementptr' 'input_14_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1468 [2/2] (3.25ns)   --->   "%input_14_load_240 = load i16* %input_14_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1468 'load' 'input_14_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1469 [1/1] (0.00ns)   --->   "%input_15_addr_240 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_79" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1469 'getelementptr' 'input_15_addr_240' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1470 [2/2] (3.25ns)   --->   "%input_15_load_240 = load i16* %input_15_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1470 'load' 'input_15_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_52 : Operation 1471 [3/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1471 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 15.6>
ST_53 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln28_63 = sext i16 %tmp_245 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1472 'sext' 'sext_ln28_63' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1473 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_46 = mul i30 %sext_ln28_63, %sext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1473 'mul' 'mul_ln28_46' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln28_43 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_46, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1474 'partselect' 'trunc_ln28_43' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln28_99 = sext i9 %tmp_521 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1475 'sext' 'sext_ln28_99' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1476 [1/1] (0.00ns)   --->   "%zext_ln28_122 = zext i17 %sext_ln28_99 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1476 'zext' 'zext_ln28_122' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1477 [1/1] (2.06ns)   --->   "%tmp_246 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_236, i16 %input_1_load_236, i16 %input_2_load_236, i16 %input_3_load_236, i16 %input_4_load_236, i16 %input_5_load_236, i16 %input_6_load_236, i16 %input_7_load_236, i16 %input_8_load_236, i16 %input_9_load_236, i16 %input_10_load_236, i16 %input_11_load_236, i16 %input_12_load_236, i16 %input_13_load_236, i16 %input_14_load_236, i16 %input_15_load_236, i32 %zext_ln28_122)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1477 'mux' 'tmp_246' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln28_64 = sext i16 %tmp_246 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1478 'sext' 'sext_ln28_64' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1479 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_47 = mul i30 %sext_ln28_64, %sext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1479 'mul' 'mul_ln28_47' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1480 [1/1] (0.00ns)   --->   "%trunc_ln28_44 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_47, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1480 'partselect' 'trunc_ln28_44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln28_66 = sext i16 %tmp_248 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1481 'sext' 'sext_ln28_66' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1482 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_49 = mul i30 %sext_ln28_66, %sext_ln28_53" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1482 'mul' 'mul_ln28_49' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1483 [1/1] (0.00ns)   --->   "%trunc_ln28_46 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_49, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1483 'partselect' 'trunc_ln28_46' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln28_101 = sext i9 %tmp_523 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1484 'sext' 'sext_ln28_101' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln28_126 = zext i17 %sext_ln28_101 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1485 'zext' 'zext_ln28_126' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1486 [1/1] (2.06ns)   --->   "%tmp_249 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_238, i16 %input_1_load_238, i16 %input_2_load_238, i16 %input_3_load_238, i16 %input_4_load_238, i16 %input_5_load_238, i16 %input_6_load_238, i16 %input_7_load_238, i16 %input_8_load_238, i16 %input_9_load_238, i16 %input_10_load_238, i16 %input_11_load_238, i16 %input_12_load_238, i16 %input_13_load_238, i16 %input_14_load_238, i16 %input_15_load_238, i32 %zext_ln28_126)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1486 'mux' 'tmp_249' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln28_67 = sext i16 %tmp_249 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1487 'sext' 'sext_ln28_67' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1488 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_50 = mul i30 %sext_ln28_67, %sext_ln28_55" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1488 'mul' 'mul_ln28_50' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln28_47 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_50, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1489 'partselect' 'trunc_ln28_47' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln28_102 = sext i9 %tmp_524 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1490 'sext' 'sext_ln28_102' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln28_128 = zext i17 %sext_ln28_102 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1491 'zext' 'zext_ln28_128' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1492 [1/2] (3.25ns)   --->   "%input_0_load_239 = load i16* %input_0_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1492 'load' 'input_0_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1493 [1/2] (3.25ns)   --->   "%input_1_load_239 = load i16* %input_1_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1493 'load' 'input_1_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1494 [1/2] (3.25ns)   --->   "%input_2_load_239 = load i16* %input_2_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1494 'load' 'input_2_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1495 [1/2] (3.25ns)   --->   "%input_3_load_239 = load i16* %input_3_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1495 'load' 'input_3_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1496 [1/2] (3.25ns)   --->   "%input_4_load_239 = load i16* %input_4_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1496 'load' 'input_4_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1497 [1/2] (3.25ns)   --->   "%input_5_load_239 = load i16* %input_5_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1497 'load' 'input_5_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1498 [1/2] (3.25ns)   --->   "%input_6_load_239 = load i16* %input_6_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1498 'load' 'input_6_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1499 [1/2] (3.25ns)   --->   "%input_7_load_239 = load i16* %input_7_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1499 'load' 'input_7_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1500 [1/2] (3.25ns)   --->   "%input_8_load_239 = load i16* %input_8_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1500 'load' 'input_8_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1501 [1/2] (3.25ns)   --->   "%input_9_load_239 = load i16* %input_9_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1501 'load' 'input_9_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1502 [1/2] (3.25ns)   --->   "%input_10_load_239 = load i16* %input_10_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1502 'load' 'input_10_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1503 [1/2] (3.25ns)   --->   "%input_11_load_239 = load i16* %input_11_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1503 'load' 'input_11_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1504 [1/2] (3.25ns)   --->   "%input_12_load_239 = load i16* %input_12_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1504 'load' 'input_12_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1505 [1/2] (3.25ns)   --->   "%input_13_load_239 = load i16* %input_13_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1505 'load' 'input_13_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1506 [1/2] (3.25ns)   --->   "%input_14_load_239 = load i16* %input_14_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1506 'load' 'input_14_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1507 [1/2] (3.25ns)   --->   "%input_15_load_239 = load i16* %input_15_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1507 'load' 'input_15_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1508 [1/1] (2.06ns)   --->   "%tmp_251 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_239, i16 %input_1_load_239, i16 %input_2_load_239, i16 %input_3_load_239, i16 %input_4_load_239, i16 %input_5_load_239, i16 %input_6_load_239, i16 %input_7_load_239, i16 %input_8_load_239, i16 %input_9_load_239, i16 %input_10_load_239, i16 %input_11_load_239, i16 %input_12_load_239, i16 %input_13_load_239, i16 %input_14_load_239, i16 %input_15_load_239, i32 %zext_ln28_128)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1508 'mux' 'tmp_251' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln28_69 = sext i16 %tmp_251 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1509 'sext' 'sext_ln28_69' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1510 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_52 = mul i30 %sext_ln28_69, %sext_ln28_59" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1510 'mul' 'mul_ln28_52' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln28_49 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_52, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1511 'partselect' 'trunc_ln28_49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln28_103 = sext i9 %tmp_525 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1512 'sext' 'sext_ln28_103' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln28_130 = zext i17 %sext_ln28_103 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1513 'zext' 'zext_ln28_130' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1514 [1/2] (3.25ns)   --->   "%input_0_load_240 = load i16* %input_0_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1514 'load' 'input_0_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1515 [1/2] (3.25ns)   --->   "%input_1_load_240 = load i16* %input_1_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1515 'load' 'input_1_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1516 [1/2] (3.25ns)   --->   "%input_2_load_240 = load i16* %input_2_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1516 'load' 'input_2_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1517 [1/2] (3.25ns)   --->   "%input_3_load_240 = load i16* %input_3_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1517 'load' 'input_3_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1518 [1/2] (3.25ns)   --->   "%input_4_load_240 = load i16* %input_4_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1518 'load' 'input_4_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1519 [1/2] (3.25ns)   --->   "%input_5_load_240 = load i16* %input_5_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1519 'load' 'input_5_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1520 [1/2] (3.25ns)   --->   "%input_6_load_240 = load i16* %input_6_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1520 'load' 'input_6_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1521 [1/2] (3.25ns)   --->   "%input_7_load_240 = load i16* %input_7_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1521 'load' 'input_7_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1522 [1/2] (3.25ns)   --->   "%input_8_load_240 = load i16* %input_8_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1522 'load' 'input_8_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1523 [1/2] (3.25ns)   --->   "%input_9_load_240 = load i16* %input_9_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1523 'load' 'input_9_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1524 [1/2] (3.25ns)   --->   "%input_10_load_240 = load i16* %input_10_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1524 'load' 'input_10_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1525 [1/2] (3.25ns)   --->   "%input_11_load_240 = load i16* %input_11_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1525 'load' 'input_11_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1526 [1/2] (3.25ns)   --->   "%input_12_load_240 = load i16* %input_12_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1526 'load' 'input_12_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1527 [1/2] (3.25ns)   --->   "%input_13_load_240 = load i16* %input_13_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1527 'load' 'input_13_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1528 [1/2] (3.25ns)   --->   "%input_14_load_240 = load i16* %input_14_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1528 'load' 'input_14_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1529 [1/2] (3.25ns)   --->   "%input_15_load_240 = load i16* %input_15_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1529 'load' 'input_15_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_53 : Operation 1530 [1/1] (2.06ns)   --->   "%tmp_252 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_240, i16 %input_1_load_240, i16 %input_2_load_240, i16 %input_3_load_240, i16 %input_4_load_240, i16 %input_5_load_240, i16 %input_6_load_240, i16 %input_7_load_240, i16 %input_8_load_240, i16 %input_9_load_240, i16 %input_10_load_240, i16 %input_11_load_240, i16 %input_12_load_240, i16 %input_13_load_240, i16 %input_14_load_240, i16 %input_15_load_240, i32 %zext_ln28_130)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1530 'mux' 'tmp_252' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln28_70 = sext i16 %tmp_252 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1531 'sext' 'sext_ln28_70' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1532 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_53 = mul i30 %sext_ln28_70, %sext_ln28_61" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1532 'mul' 'mul_ln28_53' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1533 [1/1] (0.00ns)   --->   "%trunc_ln28_50 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_53, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1533 'partselect' 'trunc_ln28_50' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_106 = add i16 %trunc_ln28_47, %trunc_ln28_46" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1534 'add' 'add_ln28_106' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1535 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_107 = add i16 %add_ln28_106, %trunc_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1535 'add' 'add_ln28_107' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_110 = add i16 %trunc_ln28_43, %trunc_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1536 'add' 'add_ln28_110' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1537 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_111 = add i16 %add_ln28_110, %trunc_ln28_44" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1537 'add' 'add_ln28_111' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1538 [2/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1538 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 17.4>
ST_54 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln28_62 = sext i16 %tmp_244 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1539 'sext' 'sext_ln28_62' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1540 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_45 = mul i30 %sext_ln28_62, %sext_ln28_45" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1540 'mul' 'mul_ln28_45' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln28_42 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_45, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1541 'partselect' 'trunc_ln28_42' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln28_65 = sext i16 %tmp_247 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1542 'sext' 'sext_ln28_65' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1543 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_48 = mul i30 %sext_ln28_65, %sext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1543 'mul' 'mul_ln28_48' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln28_45 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_48, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1544 'partselect' 'trunc_ln28_45' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln28_68 = sext i16 %tmp_250 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1545 'sext' 'sext_ln28_68' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1546 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_51 = mul i30 %sext_ln28_68, %sext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1546 'mul' 'mul_ln28_51' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln28_48 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_51, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1547 'partselect' 'trunc_ln28_48' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1548 [1/1] (2.07ns)   --->   "%add_ln28_105 = add i16 %bias_load, %trunc_ln28_48" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1548 'add' 'add_ln28_105' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_108 = add i16 %add_ln28_107, %add_ln28_105" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1549 'add' 'add_ln28_108' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_109 = add i16 %trunc_ln28_45, %trunc_ln28_42" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1550 'add' 'add_ln28_109' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1551 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_112 = add i16 %add_ln28_111, %add_ln28_109" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1551 'add' 'add_ln28_112' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1552 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_113 = add i16 %add_ln28_112, %add_ln28_108" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1552 'add' 'add_ln28_113' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln36_4 = sext i9 %tmp_526 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1553 'sext' 'sext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1554 [1/21] (3.68ns)   --->   "%urem_ln36_4 = urem i17 %add_ln36_1, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1554 'urem' 'urem_ln36_4' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i17 %urem_ln36_4 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1555 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1556 [1/1] (0.00ns)   --->   "%output_0_addr_180 = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1556 'getelementptr' 'output_0_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1557 [1/1] (0.00ns)   --->   "%output_1_addr_180 = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1557 'getelementptr' 'output_1_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1558 [1/1] (0.00ns)   --->   "%output_2_addr_180 = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1558 'getelementptr' 'output_2_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1559 [1/1] (0.00ns)   --->   "%output_3_addr_180 = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1559 'getelementptr' 'output_3_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1560 [1/1] (0.00ns)   --->   "%output_4_addr_180 = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1560 'getelementptr' 'output_4_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1561 [1/1] (0.00ns)   --->   "%output_5_addr_180 = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1561 'getelementptr' 'output_5_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1562 [1/1] (0.00ns)   --->   "%output_6_addr_180 = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1562 'getelementptr' 'output_6_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1563 [1/1] (0.00ns)   --->   "%output_7_addr_180 = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1563 'getelementptr' 'output_7_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1564 [1/1] (0.00ns)   --->   "%output_8_addr_180 = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1564 'getelementptr' 'output_8_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1565 [1/1] (0.00ns)   --->   "%output_9_addr_180 = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1565 'getelementptr' 'output_9_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1566 [1/1] (0.00ns)   --->   "%output_10_addr_180 = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1566 'getelementptr' 'output_10_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1567 [1/1] (0.00ns)   --->   "%output_11_addr_180 = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1567 'getelementptr' 'output_11_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1568 [1/1] (0.00ns)   --->   "%output_12_addr_180 = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1568 'getelementptr' 'output_12_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1569 [1/1] (0.00ns)   --->   "%output_13_addr_180 = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1569 'getelementptr' 'output_13_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1570 [1/1] (0.00ns)   --->   "%output_14_addr_180 = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1570 'getelementptr' 'output_14_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1571 [1/1] (0.00ns)   --->   "%output_15_addr_180 = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1571 'getelementptr' 'output_15_addr_180' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1572 [1/1] (1.42ns)   --->   "switch i17 %sext_ln36_4, label %branch47 [
    i17 0, label %branch32
    i17 1, label %branch33
    i17 2, label %branch34
    i17 3, label %branch35
    i17 4, label %branch36
    i17 5, label %branch37
    i17 6, label %branch38
    i17 7, label %branch39
    i17 8, label %branch40
    i17 9, label %branch41
    i17 10, label %branch42
    i17 11, label %branch43
    i17 12, label %branch44
    i17 13, label %branch45
    i17 14, label %branch46
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1572 'switch' <Predicate = true> <Delay = 1.42>
ST_54 : Operation 1573 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_14_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1573 'store' <Predicate = (sext_ln36_4 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1574 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1574 'br' <Predicate = (sext_ln36_4 == 14)> <Delay = 0.00>
ST_54 : Operation 1575 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_13_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1575 'store' <Predicate = (sext_ln36_4 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1576 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1576 'br' <Predicate = (sext_ln36_4 == 13)> <Delay = 0.00>
ST_54 : Operation 1577 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_12_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1577 'store' <Predicate = (sext_ln36_4 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1578 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1578 'br' <Predicate = (sext_ln36_4 == 12)> <Delay = 0.00>
ST_54 : Operation 1579 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_11_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1579 'store' <Predicate = (sext_ln36_4 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1580 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1580 'br' <Predicate = (sext_ln36_4 == 11)> <Delay = 0.00>
ST_54 : Operation 1581 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_10_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1581 'store' <Predicate = (sext_ln36_4 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1582 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1582 'br' <Predicate = (sext_ln36_4 == 10)> <Delay = 0.00>
ST_54 : Operation 1583 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_9_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1583 'store' <Predicate = (sext_ln36_4 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1584 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1584 'br' <Predicate = (sext_ln36_4 == 9)> <Delay = 0.00>
ST_54 : Operation 1585 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_8_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1585 'store' <Predicate = (sext_ln36_4 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1586 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1586 'br' <Predicate = (sext_ln36_4 == 8)> <Delay = 0.00>
ST_54 : Operation 1587 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_7_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1587 'store' <Predicate = (sext_ln36_4 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1588 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1588 'br' <Predicate = (sext_ln36_4 == 7)> <Delay = 0.00>
ST_54 : Operation 1589 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_6_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1589 'store' <Predicate = (sext_ln36_4 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1590 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1590 'br' <Predicate = (sext_ln36_4 == 6)> <Delay = 0.00>
ST_54 : Operation 1591 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_5_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1591 'store' <Predicate = (sext_ln36_4 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1592 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1592 'br' <Predicate = (sext_ln36_4 == 5)> <Delay = 0.00>
ST_54 : Operation 1593 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_4_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1593 'store' <Predicate = (sext_ln36_4 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1594 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1594 'br' <Predicate = (sext_ln36_4 == 4)> <Delay = 0.00>
ST_54 : Operation 1595 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_3_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1595 'store' <Predicate = (sext_ln36_4 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1596 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1596 'br' <Predicate = (sext_ln36_4 == 3)> <Delay = 0.00>
ST_54 : Operation 1597 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_2_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1597 'store' <Predicate = (sext_ln36_4 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1598 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1598 'br' <Predicate = (sext_ln36_4 == 2)> <Delay = 0.00>
ST_54 : Operation 1599 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_1_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1599 'store' <Predicate = (sext_ln36_4 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1600 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1600 'br' <Predicate = (sext_ln36_4 == 1)> <Delay = 0.00>
ST_54 : Operation 1601 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_0_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1601 'store' <Predicate = (sext_ln36_4 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1602 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1602 'br' <Predicate = (sext_ln36_4 == 0)> <Delay = 0.00>
ST_54 : Operation 1603 [1/1] (3.25ns)   --->   "store i16 %add_ln28_113, i16* %output_15_addr_180, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1603 'store' <Predicate = (sext_ln36_4 != 0 & sext_ln36_4 != 1 & sext_ln36_4 != 2 & sext_ln36_4 != 3 & sext_ln36_4 != 4 & sext_ln36_4 != 5 & sext_ln36_4 != 6 & sext_ln36_4 != 7 & sext_ln36_4 != 8 & sext_ln36_4 != 9 & sext_ln36_4 != 10 & sext_ln36_4 != 11 & sext_ln36_4 != 12 & sext_ln36_4 != 13 & sext_ln36_4 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_54 : Operation 1604 [1/1] (0.00ns)   --->   "br label %.preheader.2770" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1604 'br' <Predicate = (sext_ln36_4 != 0 & sext_ln36_4 != 1 & sext_ln36_4 != 2 & sext_ln36_4 != 3 & sext_ln36_4 != 4 & sext_ln36_4 != 5 & sext_ln36_4 != 6 & sext_ln36_4 != 7 & sext_ln36_4 != 8 & sext_ln36_4 != 9 & sext_ln36_4 != 10 & sext_ln36_4 != 11 & sext_ln36_4 != 12 & sext_ln36_4 != 13 & sext_ln36_4 != 14)> <Delay = 0.00>
ST_54 : Operation 1605 [1/1] (2.42ns)   --->   "%icmp_ln21_2 = icmp eq i16 %or_ln28_3, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1605 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1606 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %3, label %.preheader.3" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1606 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1607 [1/1] (2.06ns)   --->   "%tmp_253 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_228, i16 %input_1_load_228, i16 %input_2_load_228, i16 %input_3_load_228, i16 %input_4_load_228, i16 %input_5_load_228, i16 %input_6_load_228, i16 %input_7_load_228, i16 %input_8_load_228, i16 %input_9_load_228, i16 %input_10_load_228, i16 %input_11_load_228, i16 %input_12_load_228, i16 %input_13_load_228, i16 %input_14_load_228, i16 %input_15_load_228, i32 %zext_ln28_105)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1607 'mux' 'tmp_253' <Predicate = (!icmp_ln21_2)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1608 [1/1] (2.07ns)   --->   "%add_ln28_114 = add i17 %zext_ln28_103, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1608 'add' 'add_ln28_114' <Predicate = (!icmp_ln21_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1609 [1/1] (2.10ns)   --->   "%add_ln28_115 = add i17 %tmp5_0_0_0_cast, %add_ln28_114" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1609 'add' 'add_ln28_115' <Predicate = (!icmp_ln21_2)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln28_131 = zext i17 %add_ln28_115 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1610 'zext' 'zext_ln28_131' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_54 : Operation 1611 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_86 = mul i36 %zext_ln28_131, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1611 'mul' 'mul_ln28_86' <Predicate = (!icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_527 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_86, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1612 'partselect' 'tmp_527' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_54 : Operation 1613 [21/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1613 'urem' 'urem_ln28_38' <Predicate = (!icmp_ln21_2)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1614 [1/1] (2.06ns)   --->   "%tmp_256 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_231, i16 %input_1_load_231, i16 %input_2_load_231, i16 %input_3_load_231, i16 %input_4_load_231, i16 %input_5_load_231, i16 %input_6_load_231, i16 %input_7_load_231, i16 %input_8_load_231, i16 %input_9_load_231, i16 %input_10_load_231, i16 %input_11_load_231, i16 %input_12_load_231, i16 %input_13_load_231, i16 %input_14_load_231, i16 %input_15_load_231, i32 %zext_ln28_111)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1614 'mux' 'tmp_256' <Predicate = (!icmp_ln21_2)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1615 [1/1] (2.06ns)   --->   "%tmp_259 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_234, i16 %input_1_load_234, i16 %input_2_load_234, i16 %input_3_load_234, i16 %input_4_load_234, i16 %input_5_load_234, i16 %input_6_load_234, i16 %input_7_load_234, i16 %input_8_load_234, i16 %input_9_load_234, i16 %input_10_load_234, i16 %input_11_load_234, i16 %input_12_load_234, i16 %input_13_load_234, i16 %input_14_load_234, i16 %input_15_load_234, i32 %zext_ln28_117)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1615 'mux' 'tmp_259' <Predicate = (!icmp_ln21_2)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.48>
ST_55 : Operation 1616 [20/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1616 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1617 [1/1] (2.10ns)   --->   "%add_ln28_116 = add i17 %tmp5_0_1_0_cast, %add_ln28_114" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1617 'add' 'add_ln28_116' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln28_133 = zext i17 %add_ln28_116 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1618 'zext' 'zext_ln28_133' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1619 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_87 = mul i36 %zext_ln28_133, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1619 'mul' 'mul_ln28_87' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_528 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_87, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1620 'partselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1621 [21/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1621 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1622 [1/1] (2.10ns)   --->   "%add_ln28_117 = add i17 %tmp5_0_2_0_cast, %add_ln28_114" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1622 'add' 'add_ln28_117' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln28_135 = zext i17 %add_ln28_117 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1623 'zext' 'zext_ln28_135' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1624 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_88 = mul i36 %zext_ln28_135, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1624 'mul' 'mul_ln28_88' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_529 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_88, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1625 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1626 [21/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1626 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.68>
ST_56 : Operation 1627 [19/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1627 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1628 [20/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1628 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1629 [20/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1629 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.45>
ST_57 : Operation 1630 [18/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1630 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1631 [19/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1631 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1632 [19/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1632 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1633 [1/1] (2.07ns)   --->   "%add_ln36_2 = add i17 %tmp7_0_cast, %zext_ln28_103" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1633 'add' 'add_ln36_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i17 %add_ln36_2 to i36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1634 'zext' 'zext_ln36_12' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1635 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36_5 = mul i36 %zext_ln36_12, 149131" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1635 'mul' 'mul_ln36_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_530 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln36_5, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1636 'partselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1637 [21/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1637 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.68>
ST_58 : Operation 1638 [17/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1638 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1639 [18/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1639 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1640 [18/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1640 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1641 [20/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1641 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.68>
ST_59 : Operation 1642 [16/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1642 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1643 [17/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1643 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1644 [17/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1644 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1645 [19/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1645 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.68>
ST_60 : Operation 1646 [15/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1646 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1647 [16/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1647 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1648 [16/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1648 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1649 [18/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1649 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.68>
ST_61 : Operation 1650 [14/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1650 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1651 [15/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1651 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1652 [15/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1652 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1653 [17/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1653 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.68>
ST_62 : Operation 1654 [13/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1654 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1655 [14/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1655 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1656 [14/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1656 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1657 [16/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1657 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.68>
ST_63 : Operation 1658 [12/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1658 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1659 [13/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1659 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1660 [13/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1660 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1661 [15/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1661 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.68>
ST_64 : Operation 1662 [11/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1662 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1663 [12/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1663 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1664 [12/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1664 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1665 [14/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1665 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.68>
ST_65 : Operation 1666 [10/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1666 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1667 [11/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1667 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1668 [11/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1668 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1669 [13/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1669 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.68>
ST_66 : Operation 1670 [9/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1670 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1671 [10/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1671 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1672 [10/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1672 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1673 [12/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1673 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.68>
ST_67 : Operation 1674 [8/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1674 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1675 [9/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1675 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1676 [9/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1676 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1677 [11/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1677 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.68>
ST_68 : Operation 1678 [7/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1678 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1679 [8/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1679 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1680 [8/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1680 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1681 [10/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1681 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.68>
ST_69 : Operation 1682 [6/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1682 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1683 [7/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1683 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1684 [7/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1684 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1685 [9/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1685 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.68>
ST_70 : Operation 1686 [5/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1686 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1687 [6/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1687 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1688 [6/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1688 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1689 [8/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1689 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.68>
ST_71 : Operation 1690 [4/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1690 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1691 [5/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1691 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1692 [5/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1692 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1693 [7/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1693 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.68>
ST_72 : Operation 1694 [3/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1694 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1695 [4/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1695 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1696 [4/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1696 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1697 [6/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1697 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.68>
ST_73 : Operation 1698 [2/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1698 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1699 [3/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1699 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1700 [3/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1700 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1701 [5/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1701 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.93>
ST_74 : Operation 1702 [1/21] (3.68ns)   --->   "%urem_ln28_38 = urem i17 %add_ln28_115, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1702 'urem' 'urem_ln28_38' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln28_83 = zext i17 %urem_ln28_38 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1703 'zext' 'zext_ln28_83' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1704 [1/1] (0.00ns)   --->   "%input_0_addr_241 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1704 'getelementptr' 'input_0_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1705 [2/2] (3.25ns)   --->   "%input_0_load_241 = load i16* %input_0_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1705 'load' 'input_0_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1706 [1/1] (0.00ns)   --->   "%input_1_addr_241 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1706 'getelementptr' 'input_1_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1707 [2/2] (3.25ns)   --->   "%input_1_load_241 = load i16* %input_1_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1707 'load' 'input_1_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1708 [1/1] (0.00ns)   --->   "%input_2_addr_241 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1708 'getelementptr' 'input_2_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1709 [2/2] (3.25ns)   --->   "%input_2_load_241 = load i16* %input_2_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1709 'load' 'input_2_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1710 [1/1] (0.00ns)   --->   "%input_3_addr_241 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1710 'getelementptr' 'input_3_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1711 [2/2] (3.25ns)   --->   "%input_3_load_241 = load i16* %input_3_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1711 'load' 'input_3_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1712 [1/1] (0.00ns)   --->   "%input_4_addr_241 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1712 'getelementptr' 'input_4_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1713 [2/2] (3.25ns)   --->   "%input_4_load_241 = load i16* %input_4_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1713 'load' 'input_4_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1714 [1/1] (0.00ns)   --->   "%input_5_addr_241 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1714 'getelementptr' 'input_5_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1715 [2/2] (3.25ns)   --->   "%input_5_load_241 = load i16* %input_5_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1715 'load' 'input_5_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1716 [1/1] (0.00ns)   --->   "%input_6_addr_241 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1716 'getelementptr' 'input_6_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1717 [2/2] (3.25ns)   --->   "%input_6_load_241 = load i16* %input_6_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1717 'load' 'input_6_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1718 [1/1] (0.00ns)   --->   "%input_7_addr_241 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1718 'getelementptr' 'input_7_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1719 [2/2] (3.25ns)   --->   "%input_7_load_241 = load i16* %input_7_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1719 'load' 'input_7_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1720 [1/1] (0.00ns)   --->   "%input_8_addr_241 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1720 'getelementptr' 'input_8_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1721 [2/2] (3.25ns)   --->   "%input_8_load_241 = load i16* %input_8_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1721 'load' 'input_8_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1722 [1/1] (0.00ns)   --->   "%input_9_addr_241 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1722 'getelementptr' 'input_9_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1723 [2/2] (3.25ns)   --->   "%input_9_load_241 = load i16* %input_9_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1723 'load' 'input_9_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1724 [1/1] (0.00ns)   --->   "%input_10_addr_241 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1724 'getelementptr' 'input_10_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1725 [2/2] (3.25ns)   --->   "%input_10_load_241 = load i16* %input_10_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1725 'load' 'input_10_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1726 [1/1] (0.00ns)   --->   "%input_11_addr_241 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1726 'getelementptr' 'input_11_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1727 [2/2] (3.25ns)   --->   "%input_11_load_241 = load i16* %input_11_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1727 'load' 'input_11_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1728 [1/1] (0.00ns)   --->   "%input_12_addr_241 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1728 'getelementptr' 'input_12_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1729 [2/2] (3.25ns)   --->   "%input_12_load_241 = load i16* %input_12_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1729 'load' 'input_12_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1730 [1/1] (0.00ns)   --->   "%input_13_addr_241 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1730 'getelementptr' 'input_13_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1731 [2/2] (3.25ns)   --->   "%input_13_load_241 = load i16* %input_13_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1731 'load' 'input_13_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1732 [1/1] (0.00ns)   --->   "%input_14_addr_241 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1732 'getelementptr' 'input_14_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1733 [2/2] (3.25ns)   --->   "%input_14_load_241 = load i16* %input_14_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1733 'load' 'input_14_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1734 [1/1] (0.00ns)   --->   "%input_15_addr_241 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_83" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1734 'getelementptr' 'input_15_addr_241' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1735 [2/2] (3.25ns)   --->   "%input_15_load_241 = load i16* %input_15_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1735 'load' 'input_15_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_74 : Operation 1736 [2/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1736 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1737 [2/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1737 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1738 [4/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1738 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.93>
ST_75 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln28_104 = sext i9 %tmp_527 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1739 'sext' 'sext_ln28_104' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln28_132 = zext i17 %sext_ln28_104 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1740 'zext' 'zext_ln28_132' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1741 [1/2] (3.25ns)   --->   "%input_0_load_241 = load i16* %input_0_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1741 'load' 'input_0_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1742 [1/2] (3.25ns)   --->   "%input_1_load_241 = load i16* %input_1_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1742 'load' 'input_1_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1743 [1/2] (3.25ns)   --->   "%input_2_load_241 = load i16* %input_2_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1743 'load' 'input_2_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1744 [1/2] (3.25ns)   --->   "%input_3_load_241 = load i16* %input_3_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1744 'load' 'input_3_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1745 [1/2] (3.25ns)   --->   "%input_4_load_241 = load i16* %input_4_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1745 'load' 'input_4_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1746 [1/2] (3.25ns)   --->   "%input_5_load_241 = load i16* %input_5_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1746 'load' 'input_5_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1747 [1/2] (3.25ns)   --->   "%input_6_load_241 = load i16* %input_6_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1747 'load' 'input_6_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1748 [1/2] (3.25ns)   --->   "%input_7_load_241 = load i16* %input_7_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1748 'load' 'input_7_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1749 [1/2] (3.25ns)   --->   "%input_8_load_241 = load i16* %input_8_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1749 'load' 'input_8_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1750 [1/2] (3.25ns)   --->   "%input_9_load_241 = load i16* %input_9_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1750 'load' 'input_9_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1751 [1/2] (3.25ns)   --->   "%input_10_load_241 = load i16* %input_10_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1751 'load' 'input_10_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1752 [1/2] (3.25ns)   --->   "%input_11_load_241 = load i16* %input_11_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1752 'load' 'input_11_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1753 [1/2] (3.25ns)   --->   "%input_12_load_241 = load i16* %input_12_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1753 'load' 'input_12_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1754 [1/2] (3.25ns)   --->   "%input_13_load_241 = load i16* %input_13_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1754 'load' 'input_13_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1755 [1/2] (3.25ns)   --->   "%input_14_load_241 = load i16* %input_14_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1755 'load' 'input_14_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1756 [1/2] (3.25ns)   --->   "%input_15_load_241 = load i16* %input_15_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1756 'load' 'input_15_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1757 [1/1] (2.06ns)   --->   "%tmp_255 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_241, i16 %input_1_load_241, i16 %input_2_load_241, i16 %input_3_load_241, i16 %input_4_load_241, i16 %input_5_load_241, i16 %input_6_load_241, i16 %input_7_load_241, i16 %input_8_load_241, i16 %input_9_load_241, i16 %input_10_load_241, i16 %input_11_load_241, i16 %input_12_load_241, i16 %input_13_load_241, i16 %input_14_load_241, i16 %input_15_load_241, i32 %zext_ln28_132)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1757 'mux' 'tmp_255' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1758 [1/21] (3.68ns)   --->   "%urem_ln28_39 = urem i17 %add_ln28_116, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1758 'urem' 'urem_ln28_39' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln28_86 = zext i17 %urem_ln28_39 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1759 'zext' 'zext_ln28_86' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1760 [1/1] (0.00ns)   --->   "%input_0_addr_242 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1760 'getelementptr' 'input_0_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1761 [2/2] (3.25ns)   --->   "%input_0_load_242 = load i16* %input_0_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1761 'load' 'input_0_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1762 [1/1] (0.00ns)   --->   "%input_1_addr_242 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1762 'getelementptr' 'input_1_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1763 [2/2] (3.25ns)   --->   "%input_1_load_242 = load i16* %input_1_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1763 'load' 'input_1_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1764 [1/1] (0.00ns)   --->   "%input_2_addr_242 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1764 'getelementptr' 'input_2_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1765 [2/2] (3.25ns)   --->   "%input_2_load_242 = load i16* %input_2_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1765 'load' 'input_2_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1766 [1/1] (0.00ns)   --->   "%input_3_addr_242 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1766 'getelementptr' 'input_3_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1767 [2/2] (3.25ns)   --->   "%input_3_load_242 = load i16* %input_3_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1767 'load' 'input_3_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1768 [1/1] (0.00ns)   --->   "%input_4_addr_242 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1768 'getelementptr' 'input_4_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1769 [2/2] (3.25ns)   --->   "%input_4_load_242 = load i16* %input_4_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1769 'load' 'input_4_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1770 [1/1] (0.00ns)   --->   "%input_5_addr_242 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1770 'getelementptr' 'input_5_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1771 [2/2] (3.25ns)   --->   "%input_5_load_242 = load i16* %input_5_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1771 'load' 'input_5_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1772 [1/1] (0.00ns)   --->   "%input_6_addr_242 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1772 'getelementptr' 'input_6_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1773 [2/2] (3.25ns)   --->   "%input_6_load_242 = load i16* %input_6_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1773 'load' 'input_6_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1774 [1/1] (0.00ns)   --->   "%input_7_addr_242 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1774 'getelementptr' 'input_7_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1775 [2/2] (3.25ns)   --->   "%input_7_load_242 = load i16* %input_7_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1775 'load' 'input_7_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1776 [1/1] (0.00ns)   --->   "%input_8_addr_242 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1776 'getelementptr' 'input_8_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1777 [2/2] (3.25ns)   --->   "%input_8_load_242 = load i16* %input_8_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1777 'load' 'input_8_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1778 [1/1] (0.00ns)   --->   "%input_9_addr_242 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1778 'getelementptr' 'input_9_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1779 [2/2] (3.25ns)   --->   "%input_9_load_242 = load i16* %input_9_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1779 'load' 'input_9_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1780 [1/1] (0.00ns)   --->   "%input_10_addr_242 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1780 'getelementptr' 'input_10_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1781 [2/2] (3.25ns)   --->   "%input_10_load_242 = load i16* %input_10_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1781 'load' 'input_10_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1782 [1/1] (0.00ns)   --->   "%input_11_addr_242 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1782 'getelementptr' 'input_11_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1783 [2/2] (3.25ns)   --->   "%input_11_load_242 = load i16* %input_11_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1783 'load' 'input_11_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1784 [1/1] (0.00ns)   --->   "%input_12_addr_242 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1784 'getelementptr' 'input_12_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1785 [2/2] (3.25ns)   --->   "%input_12_load_242 = load i16* %input_12_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1785 'load' 'input_12_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1786 [1/1] (0.00ns)   --->   "%input_13_addr_242 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1786 'getelementptr' 'input_13_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1787 [2/2] (3.25ns)   --->   "%input_13_load_242 = load i16* %input_13_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1787 'load' 'input_13_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1788 [1/1] (0.00ns)   --->   "%input_14_addr_242 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1788 'getelementptr' 'input_14_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1789 [2/2] (3.25ns)   --->   "%input_14_load_242 = load i16* %input_14_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1789 'load' 'input_14_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1790 [1/1] (0.00ns)   --->   "%input_15_addr_242 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_86" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1790 'getelementptr' 'input_15_addr_242' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1791 [2/2] (3.25ns)   --->   "%input_15_load_242 = load i16* %input_15_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1791 'load' 'input_15_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1792 [1/21] (3.68ns)   --->   "%urem_ln28_40 = urem i17 %add_ln28_117, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1792 'urem' 'urem_ln28_40' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln28_89 = zext i17 %urem_ln28_40 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1793 'zext' 'zext_ln28_89' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1794 [1/1] (0.00ns)   --->   "%input_0_addr_243 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1794 'getelementptr' 'input_0_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1795 [2/2] (3.25ns)   --->   "%input_0_load_243 = load i16* %input_0_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1795 'load' 'input_0_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1796 [1/1] (0.00ns)   --->   "%input_1_addr_243 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1796 'getelementptr' 'input_1_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1797 [2/2] (3.25ns)   --->   "%input_1_load_243 = load i16* %input_1_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1797 'load' 'input_1_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1798 [1/1] (0.00ns)   --->   "%input_2_addr_243 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1798 'getelementptr' 'input_2_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1799 [2/2] (3.25ns)   --->   "%input_2_load_243 = load i16* %input_2_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1799 'load' 'input_2_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1800 [1/1] (0.00ns)   --->   "%input_3_addr_243 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1800 'getelementptr' 'input_3_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1801 [2/2] (3.25ns)   --->   "%input_3_load_243 = load i16* %input_3_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1801 'load' 'input_3_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1802 [1/1] (0.00ns)   --->   "%input_4_addr_243 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1802 'getelementptr' 'input_4_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1803 [2/2] (3.25ns)   --->   "%input_4_load_243 = load i16* %input_4_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1803 'load' 'input_4_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1804 [1/1] (0.00ns)   --->   "%input_5_addr_243 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1804 'getelementptr' 'input_5_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1805 [2/2] (3.25ns)   --->   "%input_5_load_243 = load i16* %input_5_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1805 'load' 'input_5_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1806 [1/1] (0.00ns)   --->   "%input_6_addr_243 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1806 'getelementptr' 'input_6_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1807 [2/2] (3.25ns)   --->   "%input_6_load_243 = load i16* %input_6_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1807 'load' 'input_6_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1808 [1/1] (0.00ns)   --->   "%input_7_addr_243 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1808 'getelementptr' 'input_7_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1809 [2/2] (3.25ns)   --->   "%input_7_load_243 = load i16* %input_7_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1809 'load' 'input_7_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1810 [1/1] (0.00ns)   --->   "%input_8_addr_243 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1810 'getelementptr' 'input_8_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1811 [2/2] (3.25ns)   --->   "%input_8_load_243 = load i16* %input_8_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1811 'load' 'input_8_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1812 [1/1] (0.00ns)   --->   "%input_9_addr_243 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1812 'getelementptr' 'input_9_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1813 [2/2] (3.25ns)   --->   "%input_9_load_243 = load i16* %input_9_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1813 'load' 'input_9_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1814 [1/1] (0.00ns)   --->   "%input_10_addr_243 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1814 'getelementptr' 'input_10_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1815 [2/2] (3.25ns)   --->   "%input_10_load_243 = load i16* %input_10_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1815 'load' 'input_10_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1816 [1/1] (0.00ns)   --->   "%input_11_addr_243 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1816 'getelementptr' 'input_11_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1817 [2/2] (3.25ns)   --->   "%input_11_load_243 = load i16* %input_11_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1817 'load' 'input_11_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1818 [1/1] (0.00ns)   --->   "%input_12_addr_243 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1818 'getelementptr' 'input_12_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1819 [2/2] (3.25ns)   --->   "%input_12_load_243 = load i16* %input_12_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1819 'load' 'input_12_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1820 [1/1] (0.00ns)   --->   "%input_13_addr_243 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1820 'getelementptr' 'input_13_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1821 [2/2] (3.25ns)   --->   "%input_13_load_243 = load i16* %input_13_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1821 'load' 'input_13_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1822 [1/1] (0.00ns)   --->   "%input_14_addr_243 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1822 'getelementptr' 'input_14_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1823 [2/2] (3.25ns)   --->   "%input_14_load_243 = load i16* %input_14_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1823 'load' 'input_14_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1824 [1/1] (0.00ns)   --->   "%input_15_addr_243 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_89" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1824 'getelementptr' 'input_15_addr_243' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1825 [2/2] (3.25ns)   --->   "%input_15_load_243 = load i16* %input_15_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1825 'load' 'input_15_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_75 : Operation 1826 [3/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1826 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 15.6>
ST_76 : Operation 1827 [1/1] (2.06ns)   --->   "%tmp_254 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_236, i16 %input_1_load_236, i16 %input_2_load_236, i16 %input_3_load_236, i16 %input_4_load_236, i16 %input_5_load_236, i16 %input_6_load_236, i16 %input_7_load_236, i16 %input_8_load_236, i16 %input_9_load_236, i16 %input_10_load_236, i16 %input_11_load_236, i16 %input_12_load_236, i16 %input_13_load_236, i16 %input_14_load_236, i16 %input_15_load_236, i32 %zext_ln28_122)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1827 'mux' 'tmp_254' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln28_72 = sext i16 %tmp_254 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1828 'sext' 'sext_ln28_72' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1829 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_55 = mul i30 %sext_ln28_72, %sext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1829 'mul' 'mul_ln28_55' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1830 [1/1] (0.00ns)   --->   "%trunc_ln28_52 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_55, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1830 'partselect' 'trunc_ln28_52' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln28_73 = sext i16 %tmp_255 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1831 'sext' 'sext_ln28_73' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1832 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_56 = mul i30 %sext_ln28_73, %sext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1832 'mul' 'mul_ln28_56' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1833 [1/1] (0.00ns)   --->   "%trunc_ln28_53 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_56, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1833 'partselect' 'trunc_ln28_53' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1834 [1/1] (2.06ns)   --->   "%tmp_257 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_238, i16 %input_1_load_238, i16 %input_2_load_238, i16 %input_3_load_238, i16 %input_4_load_238, i16 %input_5_load_238, i16 %input_6_load_238, i16 %input_7_load_238, i16 %input_8_load_238, i16 %input_9_load_238, i16 %input_10_load_238, i16 %input_11_load_238, i16 %input_12_load_238, i16 %input_13_load_238, i16 %input_14_load_238, i16 %input_15_load_238, i32 %zext_ln28_126)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1834 'mux' 'tmp_257' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln28_75 = sext i16 %tmp_257 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1835 'sext' 'sext_ln28_75' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1836 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_58 = mul i30 %sext_ln28_75, %sext_ln28_53" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1836 'mul' 'mul_ln28_58' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1837 [1/1] (0.00ns)   --->   "%trunc_ln28_55 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_58, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1837 'partselect' 'trunc_ln28_55' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln28_105 = sext i9 %tmp_528 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1838 'sext' 'sext_ln28_105' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1839 [1/1] (0.00ns)   --->   "%zext_ln28_134 = zext i17 %sext_ln28_105 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1839 'zext' 'zext_ln28_134' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1840 [1/2] (3.25ns)   --->   "%input_0_load_242 = load i16* %input_0_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1840 'load' 'input_0_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1841 [1/2] (3.25ns)   --->   "%input_1_load_242 = load i16* %input_1_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1841 'load' 'input_1_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1842 [1/2] (3.25ns)   --->   "%input_2_load_242 = load i16* %input_2_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1842 'load' 'input_2_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1843 [1/2] (3.25ns)   --->   "%input_3_load_242 = load i16* %input_3_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1843 'load' 'input_3_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1844 [1/2] (3.25ns)   --->   "%input_4_load_242 = load i16* %input_4_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1844 'load' 'input_4_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1845 [1/2] (3.25ns)   --->   "%input_5_load_242 = load i16* %input_5_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1845 'load' 'input_5_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1846 [1/2] (3.25ns)   --->   "%input_6_load_242 = load i16* %input_6_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1846 'load' 'input_6_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1847 [1/2] (3.25ns)   --->   "%input_7_load_242 = load i16* %input_7_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1847 'load' 'input_7_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1848 [1/2] (3.25ns)   --->   "%input_8_load_242 = load i16* %input_8_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1848 'load' 'input_8_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1849 [1/2] (3.25ns)   --->   "%input_9_load_242 = load i16* %input_9_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1849 'load' 'input_9_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1850 [1/2] (3.25ns)   --->   "%input_10_load_242 = load i16* %input_10_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1850 'load' 'input_10_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1851 [1/2] (3.25ns)   --->   "%input_11_load_242 = load i16* %input_11_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1851 'load' 'input_11_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1852 [1/2] (3.25ns)   --->   "%input_12_load_242 = load i16* %input_12_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1852 'load' 'input_12_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1853 [1/2] (3.25ns)   --->   "%input_13_load_242 = load i16* %input_13_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1853 'load' 'input_13_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1854 [1/2] (3.25ns)   --->   "%input_14_load_242 = load i16* %input_14_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1854 'load' 'input_14_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1855 [1/2] (3.25ns)   --->   "%input_15_load_242 = load i16* %input_15_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1855 'load' 'input_15_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1856 [1/1] (2.06ns)   --->   "%tmp_258 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_242, i16 %input_1_load_242, i16 %input_2_load_242, i16 %input_3_load_242, i16 %input_4_load_242, i16 %input_5_load_242, i16 %input_6_load_242, i16 %input_7_load_242, i16 %input_8_load_242, i16 %input_9_load_242, i16 %input_10_load_242, i16 %input_11_load_242, i16 %input_12_load_242, i16 %input_13_load_242, i16 %input_14_load_242, i16 %input_15_load_242, i32 %zext_ln28_134)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1856 'mux' 'tmp_258' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln28_76 = sext i16 %tmp_258 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1857 'sext' 'sext_ln28_76' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1858 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_59 = mul i30 %sext_ln28_76, %sext_ln28_55" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1858 'mul' 'mul_ln28_59' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1859 [1/1] (0.00ns)   --->   "%trunc_ln28_56 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_59, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1859 'partselect' 'trunc_ln28_56' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1860 [1/1] (2.06ns)   --->   "%tmp_260 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_240, i16 %input_1_load_240, i16 %input_2_load_240, i16 %input_3_load_240, i16 %input_4_load_240, i16 %input_5_load_240, i16 %input_6_load_240, i16 %input_7_load_240, i16 %input_8_load_240, i16 %input_9_load_240, i16 %input_10_load_240, i16 %input_11_load_240, i16 %input_12_load_240, i16 %input_13_load_240, i16 %input_14_load_240, i16 %input_15_load_240, i32 %zext_ln28_130)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1860 'mux' 'tmp_260' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln28_78 = sext i16 %tmp_260 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1861 'sext' 'sext_ln28_78' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1862 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_61 = mul i30 %sext_ln28_78, %sext_ln28_59" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1862 'mul' 'mul_ln28_61' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1863 [1/1] (0.00ns)   --->   "%trunc_ln28_58 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_61, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1863 'partselect' 'trunc_ln28_58' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln28_106 = sext i9 %tmp_529 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1864 'sext' 'sext_ln28_106' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln28_136 = zext i17 %sext_ln28_106 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1865 'zext' 'zext_ln28_136' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1866 [1/2] (3.25ns)   --->   "%input_0_load_243 = load i16* %input_0_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1866 'load' 'input_0_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1867 [1/2] (3.25ns)   --->   "%input_1_load_243 = load i16* %input_1_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1867 'load' 'input_1_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1868 [1/2] (3.25ns)   --->   "%input_2_load_243 = load i16* %input_2_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1868 'load' 'input_2_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1869 [1/2] (3.25ns)   --->   "%input_3_load_243 = load i16* %input_3_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1869 'load' 'input_3_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1870 [1/2] (3.25ns)   --->   "%input_4_load_243 = load i16* %input_4_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1870 'load' 'input_4_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1871 [1/2] (3.25ns)   --->   "%input_5_load_243 = load i16* %input_5_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1871 'load' 'input_5_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1872 [1/2] (3.25ns)   --->   "%input_6_load_243 = load i16* %input_6_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1872 'load' 'input_6_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1873 [1/2] (3.25ns)   --->   "%input_7_load_243 = load i16* %input_7_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1873 'load' 'input_7_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1874 [1/2] (3.25ns)   --->   "%input_8_load_243 = load i16* %input_8_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1874 'load' 'input_8_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1875 [1/2] (3.25ns)   --->   "%input_9_load_243 = load i16* %input_9_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1875 'load' 'input_9_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1876 [1/2] (3.25ns)   --->   "%input_10_load_243 = load i16* %input_10_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1876 'load' 'input_10_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1877 [1/2] (3.25ns)   --->   "%input_11_load_243 = load i16* %input_11_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1877 'load' 'input_11_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1878 [1/2] (3.25ns)   --->   "%input_12_load_243 = load i16* %input_12_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1878 'load' 'input_12_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1879 [1/2] (3.25ns)   --->   "%input_13_load_243 = load i16* %input_13_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1879 'load' 'input_13_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1880 [1/2] (3.25ns)   --->   "%input_14_load_243 = load i16* %input_14_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1880 'load' 'input_14_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1881 [1/2] (3.25ns)   --->   "%input_15_load_243 = load i16* %input_15_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1881 'load' 'input_15_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_76 : Operation 1882 [1/1] (2.06ns)   --->   "%tmp_261 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_243, i16 %input_1_load_243, i16 %input_2_load_243, i16 %input_3_load_243, i16 %input_4_load_243, i16 %input_5_load_243, i16 %input_6_load_243, i16 %input_7_load_243, i16 %input_8_load_243, i16 %input_9_load_243, i16 %input_10_load_243, i16 %input_11_load_243, i16 %input_12_load_243, i16 %input_13_load_243, i16 %input_14_load_243, i16 %input_15_load_243, i32 %zext_ln28_136)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1882 'mux' 'tmp_261' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln28_79 = sext i16 %tmp_261 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1883 'sext' 'sext_ln28_79' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1884 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_62 = mul i30 %sext_ln28_79, %sext_ln28_61" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1884 'mul' 'mul_ln28_62' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1885 [1/1] (0.00ns)   --->   "%trunc_ln28_59 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_62, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1885 'partselect' 'trunc_ln28_59' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_119 = add i16 %trunc_ln28_56, %trunc_ln28_55" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1886 'add' 'add_ln28_119' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1887 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_120 = add i16 %add_ln28_119, %trunc_ln28_58" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1887 'add' 'add_ln28_120' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_123 = add i16 %trunc_ln28_52, %trunc_ln28_59" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1888 'add' 'add_ln28_123' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1889 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_124 = add i16 %add_ln28_123, %trunc_ln28_53" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1889 'add' 'add_ln28_124' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1890 [2/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1890 'urem' 'urem_ln36_5' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 17.4>
ST_77 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln28_71 = sext i16 %tmp_253 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1891 'sext' 'sext_ln28_71' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1892 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_54 = mul i30 %sext_ln28_71, %sext_ln28_45" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1892 'mul' 'mul_ln28_54' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1893 [1/1] (0.00ns)   --->   "%trunc_ln28_51 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_54, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1893 'partselect' 'trunc_ln28_51' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln28_74 = sext i16 %tmp_256 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1894 'sext' 'sext_ln28_74' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1895 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_57 = mul i30 %sext_ln28_74, %sext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1895 'mul' 'mul_ln28_57' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln28_54 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_57, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1896 'partselect' 'trunc_ln28_54' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln28_77 = sext i16 %tmp_259 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1897 'sext' 'sext_ln28_77' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1898 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_60 = mul i30 %sext_ln28_77, %sext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1898 'mul' 'mul_ln28_60' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1899 [1/1] (0.00ns)   --->   "%trunc_ln28_57 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_60, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1899 'partselect' 'trunc_ln28_57' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1900 [1/1] (2.07ns)   --->   "%add_ln28_118 = add i16 %bias_load, %trunc_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1900 'add' 'add_ln28_118' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_121 = add i16 %add_ln28_120, %add_ln28_118" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1901 'add' 'add_ln28_121' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_122 = add i16 %trunc_ln28_54, %trunc_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1902 'add' 'add_ln28_122' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1903 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_125 = add i16 %add_ln28_124, %add_ln28_122" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1903 'add' 'add_ln28_125' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1904 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_126 = add i16 %add_ln28_125, %add_ln28_121" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1904 'add' 'add_ln28_126' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln36_5 = sext i9 %tmp_530 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1905 'sext' 'sext_ln36_5' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1906 [1/21] (3.68ns)   --->   "%urem_ln36_5 = urem i17 %add_ln36_2, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1906 'urem' 'urem_ln36_5' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i17 %urem_ln36_5 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1907 'zext' 'zext_ln36_6' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1908 [1/1] (0.00ns)   --->   "%output_0_addr_181 = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1908 'getelementptr' 'output_0_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1909 [1/1] (0.00ns)   --->   "%output_1_addr_181 = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1909 'getelementptr' 'output_1_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1910 [1/1] (0.00ns)   --->   "%output_2_addr_181 = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1910 'getelementptr' 'output_2_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1911 [1/1] (0.00ns)   --->   "%output_3_addr_181 = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1911 'getelementptr' 'output_3_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1912 [1/1] (0.00ns)   --->   "%output_4_addr_181 = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1912 'getelementptr' 'output_4_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1913 [1/1] (0.00ns)   --->   "%output_5_addr_181 = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1913 'getelementptr' 'output_5_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1914 [1/1] (0.00ns)   --->   "%output_6_addr_181 = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1914 'getelementptr' 'output_6_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1915 [1/1] (0.00ns)   --->   "%output_7_addr_181 = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1915 'getelementptr' 'output_7_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1916 [1/1] (0.00ns)   --->   "%output_8_addr_181 = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1916 'getelementptr' 'output_8_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1917 [1/1] (0.00ns)   --->   "%output_9_addr_181 = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1917 'getelementptr' 'output_9_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1918 [1/1] (0.00ns)   --->   "%output_10_addr_181 = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1918 'getelementptr' 'output_10_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1919 [1/1] (0.00ns)   --->   "%output_11_addr_181 = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1919 'getelementptr' 'output_11_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1920 [1/1] (0.00ns)   --->   "%output_12_addr_181 = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1920 'getelementptr' 'output_12_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1921 [1/1] (0.00ns)   --->   "%output_13_addr_181 = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1921 'getelementptr' 'output_13_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1922 [1/1] (0.00ns)   --->   "%output_14_addr_181 = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1922 'getelementptr' 'output_14_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1923 [1/1] (0.00ns)   --->   "%output_15_addr_181 = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_6" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1923 'getelementptr' 'output_15_addr_181' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1924 [1/1] (1.42ns)   --->   "switch i17 %sext_ln36_5, label %branch31 [
    i17 0, label %branch16
    i17 1, label %branch17
    i17 2, label %branch18
    i17 3, label %branch19
    i17 4, label %branch20
    i17 5, label %branch21
    i17 6, label %branch22
    i17 7, label %branch23
    i17 8, label %branch24
    i17 9, label %branch25
    i17 10, label %branch26
    i17 11, label %branch27
    i17 12, label %branch28
    i17 13, label %branch29
    i17 14, label %branch30
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1924 'switch' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 1.42>
ST_77 : Operation 1925 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_14_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1925 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1926 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1926 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 14)> <Delay = 0.00>
ST_77 : Operation 1927 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_13_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1927 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1928 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1928 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 13)> <Delay = 0.00>
ST_77 : Operation 1929 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_12_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1929 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1930 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1930 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 12)> <Delay = 0.00>
ST_77 : Operation 1931 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_11_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1931 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1932 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1932 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 11)> <Delay = 0.00>
ST_77 : Operation 1933 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_10_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1933 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1934 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1934 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 10)> <Delay = 0.00>
ST_77 : Operation 1935 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_9_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1935 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1936 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1936 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 9)> <Delay = 0.00>
ST_77 : Operation 1937 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_8_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1937 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1938 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1938 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 8)> <Delay = 0.00>
ST_77 : Operation 1939 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_7_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1939 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1940 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1940 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 7)> <Delay = 0.00>
ST_77 : Operation 1941 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_6_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1941 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1942 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1942 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 6)> <Delay = 0.00>
ST_77 : Operation 1943 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_5_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1943 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1944 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1944 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 5)> <Delay = 0.00>
ST_77 : Operation 1945 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_4_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1945 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1946 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1946 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 4)> <Delay = 0.00>
ST_77 : Operation 1947 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_3_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1947 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1948 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1948 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 3)> <Delay = 0.00>
ST_77 : Operation 1949 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_2_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1949 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1950 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1950 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 2)> <Delay = 0.00>
ST_77 : Operation 1951 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_1_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1951 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1952 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1952 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 1)> <Delay = 0.00>
ST_77 : Operation 1953 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_0_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1953 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1954 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1954 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 == 0)> <Delay = 0.00>
ST_77 : Operation 1955 [1/1] (3.25ns)   --->   "store i16 %add_ln28_126, i16* %output_15_addr_181, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1955 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 != 0 & sext_ln36_5 != 1 & sext_ln36_5 != 2 & sext_ln36_5 != 3 & sext_ln36_5 != 4 & sext_ln36_5 != 5 & sext_ln36_5 != 6 & sext_ln36_5 != 7 & sext_ln36_5 != 8 & sext_ln36_5 != 9 & sext_ln36_5 != 10 & sext_ln36_5 != 11 & sext_ln36_5 != 12 & sext_ln36_5 != 13 & sext_ln36_5 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_77 : Operation 1956 [1/1] (0.00ns)   --->   "br label %.preheader.3750" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1956 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & sext_ln36_5 != 0 & sext_ln36_5 != 1 & sext_ln36_5 != 2 & sext_ln36_5 != 3 & sext_ln36_5 != 4 & sext_ln36_5 != 5 & sext_ln36_5 != 6 & sext_ln36_5 != 7 & sext_ln36_5 != 8 & sext_ln36_5 != 9 & sext_ln36_5 != 10 & sext_ln36_5 != 11 & sext_ln36_5 != 12 & sext_ln36_5 != 13 & sext_ln36_5 != 14)> <Delay = 0.00>
ST_77 : Operation 1957 [1/1] (2.42ns)   --->   "%icmp_ln21_3 = icmp eq i16 %or_ln28_4, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1957 'icmp' 'icmp_ln21_3' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1958 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %3, label %1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 1958 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_77 : Operation 1959 [1/1] (2.06ns)   --->   "%tmp_262 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_236, i16 %input_1_load_236, i16 %input_2_load_236, i16 %input_3_load_236, i16 %input_4_load_236, i16 %input_5_load_236, i16 %input_6_load_236, i16 %input_7_load_236, i16 %input_8_load_236, i16 %input_9_load_236, i16 %input_10_load_236, i16 %input_11_load_236, i16 %input_12_load_236, i16 %input_13_load_236, i16 %input_14_load_236, i16 %input_15_load_236, i32 %zext_ln28_122)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1959 'mux' 'tmp_262' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln28_80 = sext i16 %tmp_262 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1960 'sext' 'sext_ln28_80' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1961 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_63 = mul i30 %sext_ln28_80, %sext_ln28_45" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1961 'mul' 'mul_ln28_63' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1962 [1/1] (0.00ns)   --->   "%trunc_ln28_60 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_63, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1962 'partselect' 'trunc_ln28_60' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1963 [1/1] (2.07ns)   --->   "%add_ln28_127 = add i17 %zext_ln28_120, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1963 'add' 'add_ln28_127' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1964 [1/1] (2.10ns)   --->   "%add_ln28_128 = add i17 %tmp5_0_0_0_cast, %add_ln28_127" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1964 'add' 'add_ln28_128' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln28_137 = zext i17 %add_ln28_128 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1965 'zext' 'zext_ln28_137' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1966 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_89 = mul i36 %zext_ln28_137, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1966 'mul' 'mul_ln28_89' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1967 [1/1] (0.00ns)   --->   "%tmp_531 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_89, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1967 'partselect' 'tmp_531' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1968 [21/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1968 'urem' 'urem_ln28_41' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1969 [1/1] (2.07ns)   --->   "%add_ln28_129 = add i17 %zext_ln28_120, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1969 'add' 'add_ln28_129' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1970 [1/1] (2.10ns)   --->   "%add_ln28_130 = add i17 %tmp5_0_0_0_cast, %add_ln28_129" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1970 'add' 'add_ln28_130' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln28_139 = zext i17 %add_ln28_130 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1971 'zext' 'zext_ln28_139' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1972 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_90 = mul i36 %zext_ln28_139, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1972 'mul' 'mul_ln28_90' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_532 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_90, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1973 'partselect' 'tmp_532' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1974 [21/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1974 'urem' 'urem_ln28_42' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1975 [1/1] (2.06ns)   --->   "%tmp_265 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_238, i16 %input_1_load_238, i16 %input_2_load_238, i16 %input_3_load_238, i16 %input_4_load_238, i16 %input_5_load_238, i16 %input_6_load_238, i16 %input_7_load_238, i16 %input_8_load_238, i16 %input_9_load_238, i16 %input_10_load_238, i16 %input_11_load_238, i16 %input_12_load_238, i16 %input_13_load_238, i16 %input_14_load_238, i16 %input_15_load_238, i32 %zext_ln28_126)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1975 'mux' 'tmp_265' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln28_83 = sext i16 %tmp_265 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1976 'sext' 'sext_ln28_83' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1977 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_66 = mul i30 %sext_ln28_83, %sext_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1977 'mul' 'mul_ln28_66' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1978 [1/1] (0.00ns)   --->   "%trunc_ln28_63 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_66, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1978 'partselect' 'trunc_ln28_63' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1979 [1/1] (2.06ns)   --->   "%tmp_268 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_240, i16 %input_1_load_240, i16 %input_2_load_240, i16 %input_3_load_240, i16 %input_4_load_240, i16 %input_5_load_240, i16 %input_6_load_240, i16 %input_7_load_240, i16 %input_8_load_240, i16 %input_9_load_240, i16 %input_10_load_240, i16 %input_11_load_240, i16 %input_12_load_240, i16 %input_13_load_240, i16 %input_14_load_240, i16 %input_15_load_240, i32 %zext_ln28_130)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1979 'mux' 'tmp_268' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln28_86 = sext i16 %tmp_268 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1980 'sext' 'sext_ln28_86' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1981 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_69 = mul i30 %sext_ln28_86, %sext_ln28_57" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1981 'mul' 'mul_ln28_69' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1982 [1/1] (0.00ns)   --->   "%trunc_ln28_66 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_69, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1982 'partselect' 'trunc_ln28_66' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_77 : Operation 1983 [1/1] (2.07ns)   --->   "%add_ln28_135 = add i16 %bias_load, %trunc_ln28_66" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1983 'add' 'add_ln28_135' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1984 [1/1] (2.07ns)   --->   "%add_ln36_3 = add i17 %tmp7_0_cast, %zext_ln28_120" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 1984 'add' 'add_ln36_3' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1985 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 1985 'br' <Predicate = (icmp_ln21_3) | (icmp_ln21_2) | (icmp_ln21_1) | (icmp_ln21)> <Delay = 0.00>

State 78 <SV = 77> <Delay = 8.48>
ST_78 : Operation 1986 [20/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1986 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1987 [20/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1987 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1988 [1/1] (2.10ns)   --->   "%add_ln28_131 = add i17 %tmp5_0_1_0_cast, %add_ln28_127" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1988 'add' 'add_ln28_131' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1989 [1/1] (0.00ns)   --->   "%zext_ln28_141 = zext i17 %add_ln28_131 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1989 'zext' 'zext_ln28_141' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1990 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_91 = mul i36 %zext_ln28_141, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1990 'mul' 'mul_ln28_91' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1991 [1/1] (0.00ns)   --->   "%tmp_533 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_91, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1991 'partselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1992 [21/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1992 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1993 [1/1] (2.10ns)   --->   "%add_ln28_132 = add i17 %tmp5_0_1_0_cast, %add_ln28_129" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1993 'add' 'add_ln28_132' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1994 [1/1] (0.00ns)   --->   "%zext_ln28_143 = zext i17 %add_ln28_132 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1994 'zext' 'zext_ln28_143' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1995 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_92 = mul i36 %zext_ln28_143, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1995 'mul' 'mul_ln28_92' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_534 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_92, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1996 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1997 [21/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1997 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1998 [1/1] (2.10ns)   --->   "%add_ln28_133 = add i17 %tmp5_0_2_0_cast, %add_ln28_127" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1998 'add' 'add_ln28_133' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1999 [1/1] (2.10ns)   --->   "%add_ln28_134 = add i17 %tmp5_0_2_0_cast, %add_ln28_129" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 1999 'add' 'add_ln28_134' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.38>
ST_79 : Operation 2000 [19/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2000 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2001 [19/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2001 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2002 [20/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2002 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2003 [20/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2003 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln28_145 = zext i17 %add_ln28_133 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2004 'zext' 'zext_ln28_145' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2005 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_93 = mul i36 %zext_ln28_145, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2005 'mul' 'mul_ln28_93' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_535 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_93, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2006 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2007 [21/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2007 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2008 [1/1] (0.00ns)   --->   "%zext_ln28_147 = zext i17 %add_ln28_134 to i36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2008 'zext' 'zext_ln28_147' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2009 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_94 = mul i36 %zext_ln28_147, 149131" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2009 'mul' 'mul_ln28_94' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp_536 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln28_94, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2010 'partselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2011 [21/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2011 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.68>
ST_80 : Operation 2012 [18/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2012 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2013 [18/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2013 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2014 [19/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2014 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2015 [19/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2015 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2016 [20/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2016 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2017 [20/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2017 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.38>
ST_81 : Operation 2018 [17/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2018 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2019 [17/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2019 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2020 [18/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2020 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2021 [18/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2021 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2022 [19/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2022 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2023 [19/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2023 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln36_13 = zext i17 %add_ln36_3 to i36" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2024 'zext' 'zext_ln36_13' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2025 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln36_6 = mul i36 %zext_ln36_13, 149131" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2025 'mul' 'mul_ln36_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp_537 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_ln36_6, i32 27, i32 35)" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2026 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2027 [21/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2027 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.68>
ST_82 : Operation 2028 [16/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2028 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2029 [16/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2029 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2030 [17/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2030 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2031 [17/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2031 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2032 [18/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2032 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2033 [18/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2033 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2034 [20/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2034 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.68>
ST_83 : Operation 2035 [15/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2035 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2036 [15/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2036 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2037 [16/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2037 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2038 [16/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2038 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2039 [17/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2039 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2040 [17/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2040 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2041 [19/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2041 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.68>
ST_84 : Operation 2042 [14/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2042 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2043 [14/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2043 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2044 [15/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2044 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2045 [15/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2045 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2046 [16/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2046 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2047 [16/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2047 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2048 [18/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2048 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.68>
ST_85 : Operation 2049 [13/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2049 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2050 [13/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2050 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2051 [14/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2051 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2052 [14/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2052 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2053 [15/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2053 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2054 [15/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2054 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2055 [17/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2055 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.68>
ST_86 : Operation 2056 [12/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2056 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2057 [12/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2057 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2058 [13/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2058 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2059 [13/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2059 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2060 [14/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2060 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2061 [14/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2061 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2062 [16/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2062 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.68>
ST_87 : Operation 2063 [11/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2063 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2064 [11/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2064 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2065 [12/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2065 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2066 [12/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2066 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2067 [13/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2067 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2068 [13/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2068 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2069 [15/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2069 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.68>
ST_88 : Operation 2070 [10/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2070 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2071 [10/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2071 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2072 [11/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2072 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2073 [11/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2073 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2074 [12/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2074 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2075 [12/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2075 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2076 [14/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2076 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.68>
ST_89 : Operation 2077 [9/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2077 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2078 [9/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2078 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2079 [10/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2079 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2080 [10/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2080 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2081 [11/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2081 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2082 [11/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2082 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2083 [13/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2083 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.68>
ST_90 : Operation 2084 [8/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2084 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2085 [8/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2085 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2086 [9/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2086 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2087 [9/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2087 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2088 [10/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2088 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2089 [10/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2089 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2090 [12/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2090 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.68>
ST_91 : Operation 2091 [7/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2091 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2092 [7/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2092 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2093 [8/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2093 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2094 [8/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2094 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2095 [9/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2095 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2096 [9/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2096 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2097 [11/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2097 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.68>
ST_92 : Operation 2098 [6/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2098 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2099 [6/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2099 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2100 [7/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2100 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2101 [7/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2101 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2102 [8/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2102 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2103 [8/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2103 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2104 [10/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2104 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.68>
ST_93 : Operation 2105 [5/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2105 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2106 [5/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2106 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2107 [6/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2107 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2108 [6/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2108 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2109 [7/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2109 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2110 [7/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2110 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2111 [9/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2111 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.68>
ST_94 : Operation 2112 [4/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2112 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2113 [4/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2113 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2114 [5/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2114 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2115 [5/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2115 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2116 [6/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2116 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2117 [6/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2117 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2118 [8/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2118 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.68>
ST_95 : Operation 2119 [3/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2119 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2120 [3/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2120 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2121 [4/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2121 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2122 [4/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2122 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2123 [5/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2123 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2124 [5/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2124 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2125 [7/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2125 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.68>
ST_96 : Operation 2126 [2/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2126 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2127 [2/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2127 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2128 [3/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2128 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2129 [3/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2129 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2130 [4/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2130 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2131 [4/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2131 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2132 [6/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2132 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.93>
ST_97 : Operation 2133 [1/21] (3.68ns)   --->   "%urem_ln28_41 = urem i17 %add_ln28_128, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2133 'urem' 'urem_ln28_41' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln28_92 = zext i17 %urem_ln28_41 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2134 'zext' 'zext_ln28_92' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2135 [1/1] (0.00ns)   --->   "%input_0_addr_244 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2135 'getelementptr' 'input_0_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2136 [2/2] (3.25ns)   --->   "%input_0_load_244 = load i16* %input_0_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2136 'load' 'input_0_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2137 [1/1] (0.00ns)   --->   "%input_1_addr_244 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2137 'getelementptr' 'input_1_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2138 [2/2] (3.25ns)   --->   "%input_1_load_244 = load i16* %input_1_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2138 'load' 'input_1_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2139 [1/1] (0.00ns)   --->   "%input_2_addr_244 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2139 'getelementptr' 'input_2_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2140 [2/2] (3.25ns)   --->   "%input_2_load_244 = load i16* %input_2_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2140 'load' 'input_2_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2141 [1/1] (0.00ns)   --->   "%input_3_addr_244 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2141 'getelementptr' 'input_3_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2142 [2/2] (3.25ns)   --->   "%input_3_load_244 = load i16* %input_3_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2142 'load' 'input_3_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2143 [1/1] (0.00ns)   --->   "%input_4_addr_244 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2143 'getelementptr' 'input_4_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2144 [2/2] (3.25ns)   --->   "%input_4_load_244 = load i16* %input_4_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2144 'load' 'input_4_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2145 [1/1] (0.00ns)   --->   "%input_5_addr_244 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2145 'getelementptr' 'input_5_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2146 [2/2] (3.25ns)   --->   "%input_5_load_244 = load i16* %input_5_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2146 'load' 'input_5_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2147 [1/1] (0.00ns)   --->   "%input_6_addr_244 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2147 'getelementptr' 'input_6_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2148 [2/2] (3.25ns)   --->   "%input_6_load_244 = load i16* %input_6_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2148 'load' 'input_6_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2149 [1/1] (0.00ns)   --->   "%input_7_addr_244 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2149 'getelementptr' 'input_7_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2150 [2/2] (3.25ns)   --->   "%input_7_load_244 = load i16* %input_7_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2150 'load' 'input_7_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2151 [1/1] (0.00ns)   --->   "%input_8_addr_244 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2151 'getelementptr' 'input_8_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2152 [2/2] (3.25ns)   --->   "%input_8_load_244 = load i16* %input_8_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2152 'load' 'input_8_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2153 [1/1] (0.00ns)   --->   "%input_9_addr_244 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2153 'getelementptr' 'input_9_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2154 [2/2] (3.25ns)   --->   "%input_9_load_244 = load i16* %input_9_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2154 'load' 'input_9_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2155 [1/1] (0.00ns)   --->   "%input_10_addr_244 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2155 'getelementptr' 'input_10_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2156 [2/2] (3.25ns)   --->   "%input_10_load_244 = load i16* %input_10_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2156 'load' 'input_10_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2157 [1/1] (0.00ns)   --->   "%input_11_addr_244 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2157 'getelementptr' 'input_11_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2158 [2/2] (3.25ns)   --->   "%input_11_load_244 = load i16* %input_11_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2158 'load' 'input_11_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2159 [1/1] (0.00ns)   --->   "%input_12_addr_244 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2159 'getelementptr' 'input_12_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2160 [2/2] (3.25ns)   --->   "%input_12_load_244 = load i16* %input_12_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2160 'load' 'input_12_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2161 [1/1] (0.00ns)   --->   "%input_13_addr_244 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2161 'getelementptr' 'input_13_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2162 [2/2] (3.25ns)   --->   "%input_13_load_244 = load i16* %input_13_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2162 'load' 'input_13_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2163 [1/1] (0.00ns)   --->   "%input_14_addr_244 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2163 'getelementptr' 'input_14_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2164 [2/2] (3.25ns)   --->   "%input_14_load_244 = load i16* %input_14_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2164 'load' 'input_14_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2165 [1/1] (0.00ns)   --->   "%input_15_addr_244 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_92" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2165 'getelementptr' 'input_15_addr_244' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2166 [2/2] (3.25ns)   --->   "%input_15_load_244 = load i16* %input_15_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2166 'load' 'input_15_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2167 [1/21] (3.68ns)   --->   "%urem_ln28_42 = urem i17 %add_ln28_130, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2167 'urem' 'urem_ln28_42' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln28_93 = zext i17 %urem_ln28_42 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2168 'zext' 'zext_ln28_93' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2169 [1/1] (0.00ns)   --->   "%input_0_addr_245 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2169 'getelementptr' 'input_0_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2170 [2/2] (3.25ns)   --->   "%input_0_load_245 = load i16* %input_0_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2170 'load' 'input_0_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2171 [1/1] (0.00ns)   --->   "%input_1_addr_245 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2171 'getelementptr' 'input_1_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2172 [2/2] (3.25ns)   --->   "%input_1_load_245 = load i16* %input_1_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2172 'load' 'input_1_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2173 [1/1] (0.00ns)   --->   "%input_2_addr_245 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2173 'getelementptr' 'input_2_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2174 [2/2] (3.25ns)   --->   "%input_2_load_245 = load i16* %input_2_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2174 'load' 'input_2_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2175 [1/1] (0.00ns)   --->   "%input_3_addr_245 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2175 'getelementptr' 'input_3_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2176 [2/2] (3.25ns)   --->   "%input_3_load_245 = load i16* %input_3_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2176 'load' 'input_3_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2177 [1/1] (0.00ns)   --->   "%input_4_addr_245 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2177 'getelementptr' 'input_4_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2178 [2/2] (3.25ns)   --->   "%input_4_load_245 = load i16* %input_4_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2178 'load' 'input_4_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2179 [1/1] (0.00ns)   --->   "%input_5_addr_245 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2179 'getelementptr' 'input_5_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2180 [2/2] (3.25ns)   --->   "%input_5_load_245 = load i16* %input_5_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2180 'load' 'input_5_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2181 [1/1] (0.00ns)   --->   "%input_6_addr_245 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2181 'getelementptr' 'input_6_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2182 [2/2] (3.25ns)   --->   "%input_6_load_245 = load i16* %input_6_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2182 'load' 'input_6_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2183 [1/1] (0.00ns)   --->   "%input_7_addr_245 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2183 'getelementptr' 'input_7_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2184 [2/2] (3.25ns)   --->   "%input_7_load_245 = load i16* %input_7_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2184 'load' 'input_7_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2185 [1/1] (0.00ns)   --->   "%input_8_addr_245 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2185 'getelementptr' 'input_8_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2186 [2/2] (3.25ns)   --->   "%input_8_load_245 = load i16* %input_8_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2186 'load' 'input_8_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2187 [1/1] (0.00ns)   --->   "%input_9_addr_245 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2187 'getelementptr' 'input_9_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2188 [2/2] (3.25ns)   --->   "%input_9_load_245 = load i16* %input_9_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2188 'load' 'input_9_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2189 [1/1] (0.00ns)   --->   "%input_10_addr_245 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2189 'getelementptr' 'input_10_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2190 [2/2] (3.25ns)   --->   "%input_10_load_245 = load i16* %input_10_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2190 'load' 'input_10_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2191 [1/1] (0.00ns)   --->   "%input_11_addr_245 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2191 'getelementptr' 'input_11_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2192 [2/2] (3.25ns)   --->   "%input_11_load_245 = load i16* %input_11_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2192 'load' 'input_11_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2193 [1/1] (0.00ns)   --->   "%input_12_addr_245 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2193 'getelementptr' 'input_12_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2194 [2/2] (3.25ns)   --->   "%input_12_load_245 = load i16* %input_12_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2194 'load' 'input_12_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2195 [1/1] (0.00ns)   --->   "%input_13_addr_245 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2195 'getelementptr' 'input_13_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2196 [2/2] (3.25ns)   --->   "%input_13_load_245 = load i16* %input_13_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2196 'load' 'input_13_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2197 [1/1] (0.00ns)   --->   "%input_14_addr_245 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2197 'getelementptr' 'input_14_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2198 [2/2] (3.25ns)   --->   "%input_14_load_245 = load i16* %input_14_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2198 'load' 'input_14_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2199 [1/1] (0.00ns)   --->   "%input_15_addr_245 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_93" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2199 'getelementptr' 'input_15_addr_245' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2200 [2/2] (3.25ns)   --->   "%input_15_load_245 = load i16* %input_15_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2200 'load' 'input_15_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_97 : Operation 2201 [2/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2201 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2202 [2/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2202 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2203 [3/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2203 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2204 [3/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2204 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2205 [5/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2205 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 11.6>
ST_98 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln28_107 = sext i9 %tmp_531 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2206 'sext' 'sext_ln28_107' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln28_138 = zext i17 %sext_ln28_107 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2207 'zext' 'zext_ln28_138' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2208 [1/2] (3.25ns)   --->   "%input_0_load_244 = load i16* %input_0_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2208 'load' 'input_0_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2209 [1/2] (3.25ns)   --->   "%input_1_load_244 = load i16* %input_1_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2209 'load' 'input_1_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2210 [1/2] (3.25ns)   --->   "%input_2_load_244 = load i16* %input_2_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2210 'load' 'input_2_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2211 [1/2] (3.25ns)   --->   "%input_3_load_244 = load i16* %input_3_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2211 'load' 'input_3_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2212 [1/2] (3.25ns)   --->   "%input_4_load_244 = load i16* %input_4_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2212 'load' 'input_4_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2213 [1/2] (3.25ns)   --->   "%input_5_load_244 = load i16* %input_5_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2213 'load' 'input_5_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2214 [1/2] (3.25ns)   --->   "%input_6_load_244 = load i16* %input_6_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2214 'load' 'input_6_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2215 [1/2] (3.25ns)   --->   "%input_7_load_244 = load i16* %input_7_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2215 'load' 'input_7_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2216 [1/2] (3.25ns)   --->   "%input_8_load_244 = load i16* %input_8_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2216 'load' 'input_8_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2217 [1/2] (3.25ns)   --->   "%input_9_load_244 = load i16* %input_9_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2217 'load' 'input_9_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2218 [1/2] (3.25ns)   --->   "%input_10_load_244 = load i16* %input_10_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2218 'load' 'input_10_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2219 [1/2] (3.25ns)   --->   "%input_11_load_244 = load i16* %input_11_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2219 'load' 'input_11_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2220 [1/2] (3.25ns)   --->   "%input_12_load_244 = load i16* %input_12_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2220 'load' 'input_12_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2221 [1/2] (3.25ns)   --->   "%input_13_load_244 = load i16* %input_13_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2221 'load' 'input_13_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2222 [1/2] (3.25ns)   --->   "%input_14_load_244 = load i16* %input_14_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2222 'load' 'input_14_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2223 [1/2] (3.25ns)   --->   "%input_15_load_244 = load i16* %input_15_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2223 'load' 'input_15_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2224 [1/1] (2.06ns)   --->   "%tmp_263 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_244, i16 %input_1_load_244, i16 %input_2_load_244, i16 %input_3_load_244, i16 %input_4_load_244, i16 %input_5_load_244, i16 %input_6_load_244, i16 %input_7_load_244, i16 %input_8_load_244, i16 %input_9_load_244, i16 %input_10_load_244, i16 %input_11_load_244, i16 %input_12_load_244, i16 %input_13_load_244, i16 %input_14_load_244, i16 %input_15_load_244, i32 %zext_ln28_138)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2224 'mux' 'tmp_263' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln28_81 = sext i16 %tmp_263 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2225 'sext' 'sext_ln28_81' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2226 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_64 = mul i30 %sext_ln28_81, %sext_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2226 'mul' 'mul_ln28_64' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2227 [1/1] (0.00ns)   --->   "%trunc_ln28_61 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_64, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2227 'partselect' 'trunc_ln28_61' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln28_108 = sext i9 %tmp_532 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2228 'sext' 'sext_ln28_108' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln28_140 = zext i17 %sext_ln28_108 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2229 'zext' 'zext_ln28_140' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2230 [1/2] (3.25ns)   --->   "%input_0_load_245 = load i16* %input_0_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2230 'load' 'input_0_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2231 [1/2] (3.25ns)   --->   "%input_1_load_245 = load i16* %input_1_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2231 'load' 'input_1_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2232 [1/2] (3.25ns)   --->   "%input_2_load_245 = load i16* %input_2_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2232 'load' 'input_2_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2233 [1/2] (3.25ns)   --->   "%input_3_load_245 = load i16* %input_3_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2233 'load' 'input_3_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2234 [1/2] (3.25ns)   --->   "%input_4_load_245 = load i16* %input_4_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2234 'load' 'input_4_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2235 [1/2] (3.25ns)   --->   "%input_5_load_245 = load i16* %input_5_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2235 'load' 'input_5_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2236 [1/2] (3.25ns)   --->   "%input_6_load_245 = load i16* %input_6_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2236 'load' 'input_6_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2237 [1/2] (3.25ns)   --->   "%input_7_load_245 = load i16* %input_7_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2237 'load' 'input_7_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2238 [1/2] (3.25ns)   --->   "%input_8_load_245 = load i16* %input_8_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2238 'load' 'input_8_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2239 [1/2] (3.25ns)   --->   "%input_9_load_245 = load i16* %input_9_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2239 'load' 'input_9_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2240 [1/2] (3.25ns)   --->   "%input_10_load_245 = load i16* %input_10_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2240 'load' 'input_10_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2241 [1/2] (3.25ns)   --->   "%input_11_load_245 = load i16* %input_11_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2241 'load' 'input_11_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2242 [1/2] (3.25ns)   --->   "%input_12_load_245 = load i16* %input_12_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2242 'load' 'input_12_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2243 [1/2] (3.25ns)   --->   "%input_13_load_245 = load i16* %input_13_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2243 'load' 'input_13_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2244 [1/2] (3.25ns)   --->   "%input_14_load_245 = load i16* %input_14_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2244 'load' 'input_14_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2245 [1/2] (3.25ns)   --->   "%input_15_load_245 = load i16* %input_15_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2245 'load' 'input_15_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2246 [1/1] (2.06ns)   --->   "%tmp_264 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_245, i16 %input_1_load_245, i16 %input_2_load_245, i16 %input_3_load_245, i16 %input_4_load_245, i16 %input_5_load_245, i16 %input_6_load_245, i16 %input_7_load_245, i16 %input_8_load_245, i16 %input_9_load_245, i16 %input_10_load_245, i16 %input_11_load_245, i16 %input_12_load_245, i16 %input_13_load_245, i16 %input_14_load_245, i16 %input_15_load_245, i32 %zext_ln28_140)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2246 'mux' 'tmp_264' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln28_82 = sext i16 %tmp_264 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2247 'sext' 'sext_ln28_82' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2248 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_65 = mul i30 %sext_ln28_82, %sext_ln28_49" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2248 'mul' 'mul_ln28_65' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln28_62 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_65, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2249 'partselect' 'trunc_ln28_62' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2250 [1/21] (3.68ns)   --->   "%urem_ln28_43 = urem i17 %add_ln28_131, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2250 'urem' 'urem_ln28_43' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln28_95 = zext i17 %urem_ln28_43 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2251 'zext' 'zext_ln28_95' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2252 [1/1] (0.00ns)   --->   "%input_0_addr_246 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2252 'getelementptr' 'input_0_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2253 [2/2] (3.25ns)   --->   "%input_0_load_246 = load i16* %input_0_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2253 'load' 'input_0_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2254 [1/1] (0.00ns)   --->   "%input_1_addr_246 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2254 'getelementptr' 'input_1_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2255 [2/2] (3.25ns)   --->   "%input_1_load_246 = load i16* %input_1_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2255 'load' 'input_1_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2256 [1/1] (0.00ns)   --->   "%input_2_addr_246 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2256 'getelementptr' 'input_2_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2257 [2/2] (3.25ns)   --->   "%input_2_load_246 = load i16* %input_2_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2257 'load' 'input_2_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2258 [1/1] (0.00ns)   --->   "%input_3_addr_246 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2258 'getelementptr' 'input_3_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2259 [2/2] (3.25ns)   --->   "%input_3_load_246 = load i16* %input_3_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2259 'load' 'input_3_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2260 [1/1] (0.00ns)   --->   "%input_4_addr_246 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2260 'getelementptr' 'input_4_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2261 [2/2] (3.25ns)   --->   "%input_4_load_246 = load i16* %input_4_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2261 'load' 'input_4_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2262 [1/1] (0.00ns)   --->   "%input_5_addr_246 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2262 'getelementptr' 'input_5_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2263 [2/2] (3.25ns)   --->   "%input_5_load_246 = load i16* %input_5_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2263 'load' 'input_5_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2264 [1/1] (0.00ns)   --->   "%input_6_addr_246 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2264 'getelementptr' 'input_6_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2265 [2/2] (3.25ns)   --->   "%input_6_load_246 = load i16* %input_6_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2265 'load' 'input_6_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2266 [1/1] (0.00ns)   --->   "%input_7_addr_246 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2266 'getelementptr' 'input_7_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2267 [2/2] (3.25ns)   --->   "%input_7_load_246 = load i16* %input_7_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2267 'load' 'input_7_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2268 [1/1] (0.00ns)   --->   "%input_8_addr_246 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2268 'getelementptr' 'input_8_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2269 [2/2] (3.25ns)   --->   "%input_8_load_246 = load i16* %input_8_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2269 'load' 'input_8_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2270 [1/1] (0.00ns)   --->   "%input_9_addr_246 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2270 'getelementptr' 'input_9_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2271 [2/2] (3.25ns)   --->   "%input_9_load_246 = load i16* %input_9_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2271 'load' 'input_9_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2272 [1/1] (0.00ns)   --->   "%input_10_addr_246 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2272 'getelementptr' 'input_10_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2273 [2/2] (3.25ns)   --->   "%input_10_load_246 = load i16* %input_10_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2273 'load' 'input_10_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2274 [1/1] (0.00ns)   --->   "%input_11_addr_246 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2274 'getelementptr' 'input_11_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2275 [2/2] (3.25ns)   --->   "%input_11_load_246 = load i16* %input_11_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2275 'load' 'input_11_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2276 [1/1] (0.00ns)   --->   "%input_12_addr_246 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2276 'getelementptr' 'input_12_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2277 [2/2] (3.25ns)   --->   "%input_12_load_246 = load i16* %input_12_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2277 'load' 'input_12_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2278 [1/1] (0.00ns)   --->   "%input_13_addr_246 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2278 'getelementptr' 'input_13_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2279 [2/2] (3.25ns)   --->   "%input_13_load_246 = load i16* %input_13_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2279 'load' 'input_13_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2280 [1/1] (0.00ns)   --->   "%input_14_addr_246 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2280 'getelementptr' 'input_14_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2281 [2/2] (3.25ns)   --->   "%input_14_load_246 = load i16* %input_14_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2281 'load' 'input_14_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2282 [1/1] (0.00ns)   --->   "%input_15_addr_246 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_95" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2282 'getelementptr' 'input_15_addr_246' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2283 [2/2] (3.25ns)   --->   "%input_15_load_246 = load i16* %input_15_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2283 'load' 'input_15_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2284 [1/21] (3.68ns)   --->   "%urem_ln28_44 = urem i17 %add_ln28_132, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2284 'urem' 'urem_ln28_44' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln28_96 = zext i17 %urem_ln28_44 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2285 'zext' 'zext_ln28_96' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2286 [1/1] (0.00ns)   --->   "%input_0_addr_247 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2286 'getelementptr' 'input_0_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2287 [2/2] (3.25ns)   --->   "%input_0_load_247 = load i16* %input_0_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2287 'load' 'input_0_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2288 [1/1] (0.00ns)   --->   "%input_1_addr_247 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2288 'getelementptr' 'input_1_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2289 [2/2] (3.25ns)   --->   "%input_1_load_247 = load i16* %input_1_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2289 'load' 'input_1_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2290 [1/1] (0.00ns)   --->   "%input_2_addr_247 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2290 'getelementptr' 'input_2_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2291 [2/2] (3.25ns)   --->   "%input_2_load_247 = load i16* %input_2_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2291 'load' 'input_2_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2292 [1/1] (0.00ns)   --->   "%input_3_addr_247 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2292 'getelementptr' 'input_3_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2293 [2/2] (3.25ns)   --->   "%input_3_load_247 = load i16* %input_3_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2293 'load' 'input_3_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2294 [1/1] (0.00ns)   --->   "%input_4_addr_247 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2294 'getelementptr' 'input_4_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2295 [2/2] (3.25ns)   --->   "%input_4_load_247 = load i16* %input_4_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2295 'load' 'input_4_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2296 [1/1] (0.00ns)   --->   "%input_5_addr_247 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2296 'getelementptr' 'input_5_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2297 [2/2] (3.25ns)   --->   "%input_5_load_247 = load i16* %input_5_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2297 'load' 'input_5_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2298 [1/1] (0.00ns)   --->   "%input_6_addr_247 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2298 'getelementptr' 'input_6_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2299 [2/2] (3.25ns)   --->   "%input_6_load_247 = load i16* %input_6_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2299 'load' 'input_6_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2300 [1/1] (0.00ns)   --->   "%input_7_addr_247 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2300 'getelementptr' 'input_7_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2301 [2/2] (3.25ns)   --->   "%input_7_load_247 = load i16* %input_7_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2301 'load' 'input_7_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2302 [1/1] (0.00ns)   --->   "%input_8_addr_247 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2302 'getelementptr' 'input_8_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2303 [2/2] (3.25ns)   --->   "%input_8_load_247 = load i16* %input_8_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2303 'load' 'input_8_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2304 [1/1] (0.00ns)   --->   "%input_9_addr_247 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2304 'getelementptr' 'input_9_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2305 [2/2] (3.25ns)   --->   "%input_9_load_247 = load i16* %input_9_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2305 'load' 'input_9_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2306 [1/1] (0.00ns)   --->   "%input_10_addr_247 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2306 'getelementptr' 'input_10_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2307 [2/2] (3.25ns)   --->   "%input_10_load_247 = load i16* %input_10_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2307 'load' 'input_10_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2308 [1/1] (0.00ns)   --->   "%input_11_addr_247 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2308 'getelementptr' 'input_11_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2309 [2/2] (3.25ns)   --->   "%input_11_load_247 = load i16* %input_11_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2309 'load' 'input_11_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2310 [1/1] (0.00ns)   --->   "%input_12_addr_247 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2310 'getelementptr' 'input_12_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2311 [2/2] (3.25ns)   --->   "%input_12_load_247 = load i16* %input_12_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2311 'load' 'input_12_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2312 [1/1] (0.00ns)   --->   "%input_13_addr_247 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2312 'getelementptr' 'input_13_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2313 [2/2] (3.25ns)   --->   "%input_13_load_247 = load i16* %input_13_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2313 'load' 'input_13_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2314 [1/1] (0.00ns)   --->   "%input_14_addr_247 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2314 'getelementptr' 'input_14_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2315 [2/2] (3.25ns)   --->   "%input_14_load_247 = load i16* %input_14_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2315 'load' 'input_14_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2316 [1/1] (0.00ns)   --->   "%input_15_addr_247 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_96" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2316 'getelementptr' 'input_15_addr_247' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2317 [2/2] (3.25ns)   --->   "%input_15_load_247 = load i16* %input_15_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2317 'load' 'input_15_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_98 : Operation 2318 [2/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2318 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2319 [2/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2319 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2320 [4/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2320 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 11.6>
ST_99 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln28_109 = sext i9 %tmp_533 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2321 'sext' 'sext_ln28_109' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln28_142 = zext i17 %sext_ln28_109 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2322 'zext' 'zext_ln28_142' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2323 [1/2] (3.25ns)   --->   "%input_0_load_246 = load i16* %input_0_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2323 'load' 'input_0_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2324 [1/2] (3.25ns)   --->   "%input_1_load_246 = load i16* %input_1_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2324 'load' 'input_1_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2325 [1/2] (3.25ns)   --->   "%input_2_load_246 = load i16* %input_2_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2325 'load' 'input_2_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2326 [1/2] (3.25ns)   --->   "%input_3_load_246 = load i16* %input_3_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2326 'load' 'input_3_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2327 [1/2] (3.25ns)   --->   "%input_4_load_246 = load i16* %input_4_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2327 'load' 'input_4_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2328 [1/2] (3.25ns)   --->   "%input_5_load_246 = load i16* %input_5_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2328 'load' 'input_5_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2329 [1/2] (3.25ns)   --->   "%input_6_load_246 = load i16* %input_6_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2329 'load' 'input_6_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2330 [1/2] (3.25ns)   --->   "%input_7_load_246 = load i16* %input_7_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2330 'load' 'input_7_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2331 [1/2] (3.25ns)   --->   "%input_8_load_246 = load i16* %input_8_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2331 'load' 'input_8_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2332 [1/2] (3.25ns)   --->   "%input_9_load_246 = load i16* %input_9_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2332 'load' 'input_9_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2333 [1/2] (3.25ns)   --->   "%input_10_load_246 = load i16* %input_10_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2333 'load' 'input_10_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2334 [1/2] (3.25ns)   --->   "%input_11_load_246 = load i16* %input_11_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2334 'load' 'input_11_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2335 [1/2] (3.25ns)   --->   "%input_12_load_246 = load i16* %input_12_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2335 'load' 'input_12_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2336 [1/2] (3.25ns)   --->   "%input_13_load_246 = load i16* %input_13_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2336 'load' 'input_13_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2337 [1/2] (3.25ns)   --->   "%input_14_load_246 = load i16* %input_14_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2337 'load' 'input_14_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2338 [1/2] (3.25ns)   --->   "%input_15_load_246 = load i16* %input_15_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2338 'load' 'input_15_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2339 [1/1] (2.06ns)   --->   "%tmp_266 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_246, i16 %input_1_load_246, i16 %input_2_load_246, i16 %input_3_load_246, i16 %input_4_load_246, i16 %input_5_load_246, i16 %input_6_load_246, i16 %input_7_load_246, i16 %input_8_load_246, i16 %input_9_load_246, i16 %input_10_load_246, i16 %input_11_load_246, i16 %input_12_load_246, i16 %input_13_load_246, i16 %input_14_load_246, i16 %input_15_load_246, i32 %zext_ln28_142)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2339 'mux' 'tmp_266' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln28_84 = sext i16 %tmp_266 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2340 'sext' 'sext_ln28_84' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2341 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_67 = mul i30 %sext_ln28_84, %sext_ln28_53" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2341 'mul' 'mul_ln28_67' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2342 [1/1] (0.00ns)   --->   "%trunc_ln28_64 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_67, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2342 'partselect' 'trunc_ln28_64' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln28_110 = sext i9 %tmp_534 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2343 'sext' 'sext_ln28_110' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln28_144 = zext i17 %sext_ln28_110 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2344 'zext' 'zext_ln28_144' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2345 [1/2] (3.25ns)   --->   "%input_0_load_247 = load i16* %input_0_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2345 'load' 'input_0_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2346 [1/2] (3.25ns)   --->   "%input_1_load_247 = load i16* %input_1_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2346 'load' 'input_1_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2347 [1/2] (3.25ns)   --->   "%input_2_load_247 = load i16* %input_2_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2347 'load' 'input_2_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2348 [1/2] (3.25ns)   --->   "%input_3_load_247 = load i16* %input_3_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2348 'load' 'input_3_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2349 [1/2] (3.25ns)   --->   "%input_4_load_247 = load i16* %input_4_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2349 'load' 'input_4_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2350 [1/2] (3.25ns)   --->   "%input_5_load_247 = load i16* %input_5_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2350 'load' 'input_5_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2351 [1/2] (3.25ns)   --->   "%input_6_load_247 = load i16* %input_6_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2351 'load' 'input_6_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2352 [1/2] (3.25ns)   --->   "%input_7_load_247 = load i16* %input_7_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2352 'load' 'input_7_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2353 [1/2] (3.25ns)   --->   "%input_8_load_247 = load i16* %input_8_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2353 'load' 'input_8_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2354 [1/2] (3.25ns)   --->   "%input_9_load_247 = load i16* %input_9_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2354 'load' 'input_9_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2355 [1/2] (3.25ns)   --->   "%input_10_load_247 = load i16* %input_10_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2355 'load' 'input_10_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2356 [1/2] (3.25ns)   --->   "%input_11_load_247 = load i16* %input_11_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2356 'load' 'input_11_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2357 [1/2] (3.25ns)   --->   "%input_12_load_247 = load i16* %input_12_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2357 'load' 'input_12_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2358 [1/2] (3.25ns)   --->   "%input_13_load_247 = load i16* %input_13_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2358 'load' 'input_13_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2359 [1/2] (3.25ns)   --->   "%input_14_load_247 = load i16* %input_14_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2359 'load' 'input_14_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2360 [1/2] (3.25ns)   --->   "%input_15_load_247 = load i16* %input_15_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2360 'load' 'input_15_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2361 [1/1] (2.06ns)   --->   "%tmp_267 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_247, i16 %input_1_load_247, i16 %input_2_load_247, i16 %input_3_load_247, i16 %input_4_load_247, i16 %input_5_load_247, i16 %input_6_load_247, i16 %input_7_load_247, i16 %input_8_load_247, i16 %input_9_load_247, i16 %input_10_load_247, i16 %input_11_load_247, i16 %input_12_load_247, i16 %input_13_load_247, i16 %input_14_load_247, i16 %input_15_load_247, i32 %zext_ln28_144)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2361 'mux' 'tmp_267' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln28_85 = sext i16 %tmp_267 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2362 'sext' 'sext_ln28_85' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2363 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_68 = mul i30 %sext_ln28_85, %sext_ln28_55" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2363 'mul' 'mul_ln28_68' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2364 [1/1] (0.00ns)   --->   "%trunc_ln28_65 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_68, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2364 'partselect' 'trunc_ln28_65' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2365 [1/21] (3.68ns)   --->   "%urem_ln28_45 = urem i17 %add_ln28_133, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2365 'urem' 'urem_ln28_45' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln28_98 = zext i17 %urem_ln28_45 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2366 'zext' 'zext_ln28_98' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2367 [1/1] (0.00ns)   --->   "%input_0_addr_248 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2367 'getelementptr' 'input_0_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2368 [2/2] (3.25ns)   --->   "%input_0_load_248 = load i16* %input_0_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2368 'load' 'input_0_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2369 [1/1] (0.00ns)   --->   "%input_1_addr_248 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2369 'getelementptr' 'input_1_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2370 [2/2] (3.25ns)   --->   "%input_1_load_248 = load i16* %input_1_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2370 'load' 'input_1_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2371 [1/1] (0.00ns)   --->   "%input_2_addr_248 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2371 'getelementptr' 'input_2_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2372 [2/2] (3.25ns)   --->   "%input_2_load_248 = load i16* %input_2_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2372 'load' 'input_2_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2373 [1/1] (0.00ns)   --->   "%input_3_addr_248 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2373 'getelementptr' 'input_3_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2374 [2/2] (3.25ns)   --->   "%input_3_load_248 = load i16* %input_3_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2374 'load' 'input_3_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2375 [1/1] (0.00ns)   --->   "%input_4_addr_248 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2375 'getelementptr' 'input_4_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2376 [2/2] (3.25ns)   --->   "%input_4_load_248 = load i16* %input_4_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2376 'load' 'input_4_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2377 [1/1] (0.00ns)   --->   "%input_5_addr_248 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2377 'getelementptr' 'input_5_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2378 [2/2] (3.25ns)   --->   "%input_5_load_248 = load i16* %input_5_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2378 'load' 'input_5_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2379 [1/1] (0.00ns)   --->   "%input_6_addr_248 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2379 'getelementptr' 'input_6_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2380 [2/2] (3.25ns)   --->   "%input_6_load_248 = load i16* %input_6_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2380 'load' 'input_6_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2381 [1/1] (0.00ns)   --->   "%input_7_addr_248 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2381 'getelementptr' 'input_7_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2382 [2/2] (3.25ns)   --->   "%input_7_load_248 = load i16* %input_7_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2382 'load' 'input_7_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2383 [1/1] (0.00ns)   --->   "%input_8_addr_248 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2383 'getelementptr' 'input_8_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2384 [2/2] (3.25ns)   --->   "%input_8_load_248 = load i16* %input_8_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2384 'load' 'input_8_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2385 [1/1] (0.00ns)   --->   "%input_9_addr_248 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2385 'getelementptr' 'input_9_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2386 [2/2] (3.25ns)   --->   "%input_9_load_248 = load i16* %input_9_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2386 'load' 'input_9_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2387 [1/1] (0.00ns)   --->   "%input_10_addr_248 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2387 'getelementptr' 'input_10_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2388 [2/2] (3.25ns)   --->   "%input_10_load_248 = load i16* %input_10_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2388 'load' 'input_10_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2389 [1/1] (0.00ns)   --->   "%input_11_addr_248 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2389 'getelementptr' 'input_11_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2390 [2/2] (3.25ns)   --->   "%input_11_load_248 = load i16* %input_11_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2390 'load' 'input_11_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2391 [1/1] (0.00ns)   --->   "%input_12_addr_248 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2391 'getelementptr' 'input_12_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2392 [2/2] (3.25ns)   --->   "%input_12_load_248 = load i16* %input_12_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2392 'load' 'input_12_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2393 [1/1] (0.00ns)   --->   "%input_13_addr_248 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2393 'getelementptr' 'input_13_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2394 [2/2] (3.25ns)   --->   "%input_13_load_248 = load i16* %input_13_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2394 'load' 'input_13_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2395 [1/1] (0.00ns)   --->   "%input_14_addr_248 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2395 'getelementptr' 'input_14_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2396 [2/2] (3.25ns)   --->   "%input_14_load_248 = load i16* %input_14_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2396 'load' 'input_14_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2397 [1/1] (0.00ns)   --->   "%input_15_addr_248 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_98" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2397 'getelementptr' 'input_15_addr_248' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2398 [2/2] (3.25ns)   --->   "%input_15_load_248 = load i16* %input_15_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2398 'load' 'input_15_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2399 [1/21] (3.68ns)   --->   "%urem_ln28_46 = urem i17 %add_ln28_134, 900" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2399 'urem' 'urem_ln28_46' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln28_99 = zext i17 %urem_ln28_46 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2400 'zext' 'zext_ln28_99' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2401 [1/1] (0.00ns)   --->   "%input_0_addr_249 = getelementptr [900 x i16]* %input_0, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2401 'getelementptr' 'input_0_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2402 [2/2] (3.25ns)   --->   "%input_0_load_249 = load i16* %input_0_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2402 'load' 'input_0_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2403 [1/1] (0.00ns)   --->   "%input_1_addr_249 = getelementptr [900 x i16]* %input_1, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2403 'getelementptr' 'input_1_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2404 [2/2] (3.25ns)   --->   "%input_1_load_249 = load i16* %input_1_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2404 'load' 'input_1_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2405 [1/1] (0.00ns)   --->   "%input_2_addr_249 = getelementptr [900 x i16]* %input_2, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2405 'getelementptr' 'input_2_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2406 [2/2] (3.25ns)   --->   "%input_2_load_249 = load i16* %input_2_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2406 'load' 'input_2_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2407 [1/1] (0.00ns)   --->   "%input_3_addr_249 = getelementptr [900 x i16]* %input_3, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2407 'getelementptr' 'input_3_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2408 [2/2] (3.25ns)   --->   "%input_3_load_249 = load i16* %input_3_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2408 'load' 'input_3_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2409 [1/1] (0.00ns)   --->   "%input_4_addr_249 = getelementptr [900 x i16]* %input_4, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2409 'getelementptr' 'input_4_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2410 [2/2] (3.25ns)   --->   "%input_4_load_249 = load i16* %input_4_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2410 'load' 'input_4_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2411 [1/1] (0.00ns)   --->   "%input_5_addr_249 = getelementptr [900 x i16]* %input_5, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2411 'getelementptr' 'input_5_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2412 [2/2] (3.25ns)   --->   "%input_5_load_249 = load i16* %input_5_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2412 'load' 'input_5_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2413 [1/1] (0.00ns)   --->   "%input_6_addr_249 = getelementptr [900 x i16]* %input_6, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2413 'getelementptr' 'input_6_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2414 [2/2] (3.25ns)   --->   "%input_6_load_249 = load i16* %input_6_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2414 'load' 'input_6_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2415 [1/1] (0.00ns)   --->   "%input_7_addr_249 = getelementptr [900 x i16]* %input_7, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2415 'getelementptr' 'input_7_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2416 [2/2] (3.25ns)   --->   "%input_7_load_249 = load i16* %input_7_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2416 'load' 'input_7_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2417 [1/1] (0.00ns)   --->   "%input_8_addr_249 = getelementptr [900 x i16]* %input_8, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2417 'getelementptr' 'input_8_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2418 [2/2] (3.25ns)   --->   "%input_8_load_249 = load i16* %input_8_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2418 'load' 'input_8_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2419 [1/1] (0.00ns)   --->   "%input_9_addr_249 = getelementptr [900 x i16]* %input_9, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2419 'getelementptr' 'input_9_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2420 [2/2] (3.25ns)   --->   "%input_9_load_249 = load i16* %input_9_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2420 'load' 'input_9_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2421 [1/1] (0.00ns)   --->   "%input_10_addr_249 = getelementptr [900 x i16]* %input_10, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2421 'getelementptr' 'input_10_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2422 [2/2] (3.25ns)   --->   "%input_10_load_249 = load i16* %input_10_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2422 'load' 'input_10_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2423 [1/1] (0.00ns)   --->   "%input_11_addr_249 = getelementptr [900 x i16]* %input_11, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2423 'getelementptr' 'input_11_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2424 [2/2] (3.25ns)   --->   "%input_11_load_249 = load i16* %input_11_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2424 'load' 'input_11_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2425 [1/1] (0.00ns)   --->   "%input_12_addr_249 = getelementptr [900 x i16]* %input_12, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2425 'getelementptr' 'input_12_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2426 [2/2] (3.25ns)   --->   "%input_12_load_249 = load i16* %input_12_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2426 'load' 'input_12_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2427 [1/1] (0.00ns)   --->   "%input_13_addr_249 = getelementptr [900 x i16]* %input_13, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2427 'getelementptr' 'input_13_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2428 [2/2] (3.25ns)   --->   "%input_13_load_249 = load i16* %input_13_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2428 'load' 'input_13_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2429 [1/1] (0.00ns)   --->   "%input_14_addr_249 = getelementptr [900 x i16]* %input_14, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2429 'getelementptr' 'input_14_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2430 [2/2] (3.25ns)   --->   "%input_14_load_249 = load i16* %input_14_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2430 'load' 'input_14_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2431 [1/1] (0.00ns)   --->   "%input_15_addr_249 = getelementptr [900 x i16]* %input_15, i64 0, i64 %zext_ln28_99" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2431 'getelementptr' 'input_15_addr_249' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2432 [2/2] (3.25ns)   --->   "%input_15_load_249 = load i16* %input_15_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2432 'load' 'input_15_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_99 : Operation 2433 [3/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2433 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 15.6>
ST_100 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln28_111 = sext i9 %tmp_535 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2434 'sext' 'sext_ln28_111' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln28_146 = zext i17 %sext_ln28_111 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2435 'zext' 'zext_ln28_146' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2436 [1/2] (3.25ns)   --->   "%input_0_load_248 = load i16* %input_0_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2436 'load' 'input_0_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2437 [1/2] (3.25ns)   --->   "%input_1_load_248 = load i16* %input_1_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2437 'load' 'input_1_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2438 [1/2] (3.25ns)   --->   "%input_2_load_248 = load i16* %input_2_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2438 'load' 'input_2_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2439 [1/2] (3.25ns)   --->   "%input_3_load_248 = load i16* %input_3_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2439 'load' 'input_3_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2440 [1/2] (3.25ns)   --->   "%input_4_load_248 = load i16* %input_4_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2440 'load' 'input_4_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2441 [1/2] (3.25ns)   --->   "%input_5_load_248 = load i16* %input_5_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2441 'load' 'input_5_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2442 [1/2] (3.25ns)   --->   "%input_6_load_248 = load i16* %input_6_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2442 'load' 'input_6_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2443 [1/2] (3.25ns)   --->   "%input_7_load_248 = load i16* %input_7_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2443 'load' 'input_7_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2444 [1/2] (3.25ns)   --->   "%input_8_load_248 = load i16* %input_8_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2444 'load' 'input_8_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2445 [1/2] (3.25ns)   --->   "%input_9_load_248 = load i16* %input_9_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2445 'load' 'input_9_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2446 [1/2] (3.25ns)   --->   "%input_10_load_248 = load i16* %input_10_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2446 'load' 'input_10_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2447 [1/2] (3.25ns)   --->   "%input_11_load_248 = load i16* %input_11_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2447 'load' 'input_11_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2448 [1/2] (3.25ns)   --->   "%input_12_load_248 = load i16* %input_12_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2448 'load' 'input_12_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2449 [1/2] (3.25ns)   --->   "%input_13_load_248 = load i16* %input_13_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2449 'load' 'input_13_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2450 [1/2] (3.25ns)   --->   "%input_14_load_248 = load i16* %input_14_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2450 'load' 'input_14_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2451 [1/2] (3.25ns)   --->   "%input_15_load_248 = load i16* %input_15_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2451 'load' 'input_15_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2452 [1/1] (2.06ns)   --->   "%tmp_269 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_248, i16 %input_1_load_248, i16 %input_2_load_248, i16 %input_3_load_248, i16 %input_4_load_248, i16 %input_5_load_248, i16 %input_6_load_248, i16 %input_7_load_248, i16 %input_8_load_248, i16 %input_9_load_248, i16 %input_10_load_248, i16 %input_11_load_248, i16 %input_12_load_248, i16 %input_13_load_248, i16 %input_14_load_248, i16 %input_15_load_248, i32 %zext_ln28_146)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2452 'mux' 'tmp_269' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln28_87 = sext i16 %tmp_269 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2453 'sext' 'sext_ln28_87' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2454 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_70 = mul i30 %sext_ln28_87, %sext_ln28_59" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2454 'mul' 'mul_ln28_70' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2455 [1/1] (0.00ns)   --->   "%trunc_ln28_67 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_70, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2455 'partselect' 'trunc_ln28_67' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln28_112 = sext i9 %tmp_536 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2456 'sext' 'sext_ln28_112' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln28_148 = zext i17 %sext_ln28_112 to i32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2457 'zext' 'zext_ln28_148' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2458 [1/2] (3.25ns)   --->   "%input_0_load_249 = load i16* %input_0_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2458 'load' 'input_0_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2459 [1/2] (3.25ns)   --->   "%input_1_load_249 = load i16* %input_1_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2459 'load' 'input_1_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2460 [1/2] (3.25ns)   --->   "%input_2_load_249 = load i16* %input_2_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2460 'load' 'input_2_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2461 [1/2] (3.25ns)   --->   "%input_3_load_249 = load i16* %input_3_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2461 'load' 'input_3_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2462 [1/2] (3.25ns)   --->   "%input_4_load_249 = load i16* %input_4_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2462 'load' 'input_4_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2463 [1/2] (3.25ns)   --->   "%input_5_load_249 = load i16* %input_5_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2463 'load' 'input_5_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2464 [1/2] (3.25ns)   --->   "%input_6_load_249 = load i16* %input_6_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2464 'load' 'input_6_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2465 [1/2] (3.25ns)   --->   "%input_7_load_249 = load i16* %input_7_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2465 'load' 'input_7_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2466 [1/2] (3.25ns)   --->   "%input_8_load_249 = load i16* %input_8_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2466 'load' 'input_8_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2467 [1/2] (3.25ns)   --->   "%input_9_load_249 = load i16* %input_9_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2467 'load' 'input_9_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2468 [1/2] (3.25ns)   --->   "%input_10_load_249 = load i16* %input_10_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2468 'load' 'input_10_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2469 [1/2] (3.25ns)   --->   "%input_11_load_249 = load i16* %input_11_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2469 'load' 'input_11_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2470 [1/2] (3.25ns)   --->   "%input_12_load_249 = load i16* %input_12_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2470 'load' 'input_12_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2471 [1/2] (3.25ns)   --->   "%input_13_load_249 = load i16* %input_13_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2471 'load' 'input_13_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2472 [1/2] (3.25ns)   --->   "%input_14_load_249 = load i16* %input_14_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2472 'load' 'input_14_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2473 [1/2] (3.25ns)   --->   "%input_15_load_249 = load i16* %input_15_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2473 'load' 'input_15_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_100 : Operation 2474 [1/1] (2.06ns)   --->   "%tmp_270 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i32(i16 %input_0_load_249, i16 %input_1_load_249, i16 %input_2_load_249, i16 %input_3_load_249, i16 %input_4_load_249, i16 %input_5_load_249, i16 %input_6_load_249, i16 %input_7_load_249, i16 %input_8_load_249, i16 %input_9_load_249, i16 %input_10_load_249, i16 %input_11_load_249, i16 %input_12_load_249, i16 %input_13_load_249, i16 %input_14_load_249, i16 %input_15_load_249, i32 %zext_ln28_148)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2474 'mux' 'tmp_270' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln28_88 = sext i16 %tmp_270 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2475 'sext' 'sext_ln28_88' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2476 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_71 = mul i30 %sext_ln28_88, %sext_ln28_61" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2476 'mul' 'mul_ln28_71' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2477 [1/1] (0.00ns)   --->   "%trunc_ln28_68 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_71, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2477 'partselect' 'trunc_ln28_68' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_136 = add i16 %trunc_ln28_65, %trunc_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2478 'add' 'add_ln28_136' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2479 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_137 = add i16 %add_ln28_136, %trunc_ln28_67" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2479 'add' 'add_ln28_137' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_140 = add i16 %trunc_ln28_61, %trunc_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2480 'add' 'add_ln28_140' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2481 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_141 = add i16 %add_ln28_140, %trunc_ln28_62" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2481 'add' 'add_ln28_141' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 2482 [2/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2482 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 11.0>
ST_101 : Operation 2483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_138 = add i16 %add_ln28_137, %add_ln28_135" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2483 'add' 'add_ln28_138' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_139 = add i16 %trunc_ln28_63, %trunc_ln28_60" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2484 'add' 'add_ln28_139' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2485 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_142 = add i16 %add_ln28_141, %add_ln28_139" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2485 'add' 'add_ln28_142' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2486 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_143 = add i16 %add_ln28_142, %add_ln28_138" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 2486 'add' 'add_ln28_143' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln36_6 = sext i9 %tmp_537 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2487 'sext' 'sext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2488 [1/21] (3.68ns)   --->   "%urem_ln36_6 = urem i17 %add_ln36_3, 900" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2488 'urem' 'urem_ln36_6' <Predicate = true> <Delay = 3.68> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i17 %urem_ln36_6 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2489 'zext' 'zext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2490 [1/1] (0.00ns)   --->   "%output_0_addr_182 = getelementptr [900 x i16]* %output_0, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2490 'getelementptr' 'output_0_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2491 [1/1] (0.00ns)   --->   "%output_1_addr_182 = getelementptr [900 x i16]* %output_1, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2491 'getelementptr' 'output_1_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2492 [1/1] (0.00ns)   --->   "%output_2_addr_182 = getelementptr [900 x i16]* %output_2, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2492 'getelementptr' 'output_2_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2493 [1/1] (0.00ns)   --->   "%output_3_addr_182 = getelementptr [900 x i16]* %output_3, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2493 'getelementptr' 'output_3_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2494 [1/1] (0.00ns)   --->   "%output_4_addr_182 = getelementptr [900 x i16]* %output_4, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2494 'getelementptr' 'output_4_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2495 [1/1] (0.00ns)   --->   "%output_5_addr_182 = getelementptr [900 x i16]* %output_5, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2495 'getelementptr' 'output_5_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2496 [1/1] (0.00ns)   --->   "%output_6_addr_182 = getelementptr [900 x i16]* %output_6, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2496 'getelementptr' 'output_6_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2497 [1/1] (0.00ns)   --->   "%output_7_addr_182 = getelementptr [900 x i16]* %output_7, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2497 'getelementptr' 'output_7_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2498 [1/1] (0.00ns)   --->   "%output_8_addr_182 = getelementptr [900 x i16]* %output_8, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2498 'getelementptr' 'output_8_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2499 [1/1] (0.00ns)   --->   "%output_9_addr_182 = getelementptr [900 x i16]* %output_9, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2499 'getelementptr' 'output_9_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2500 [1/1] (0.00ns)   --->   "%output_10_addr_182 = getelementptr [900 x i16]* %output_10, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2500 'getelementptr' 'output_10_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2501 [1/1] (0.00ns)   --->   "%output_11_addr_182 = getelementptr [900 x i16]* %output_11, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2501 'getelementptr' 'output_11_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2502 [1/1] (0.00ns)   --->   "%output_12_addr_182 = getelementptr [900 x i16]* %output_12, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2502 'getelementptr' 'output_12_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2503 [1/1] (0.00ns)   --->   "%output_13_addr_182 = getelementptr [900 x i16]* %output_13, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2503 'getelementptr' 'output_13_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2504 [1/1] (0.00ns)   --->   "%output_14_addr_182 = getelementptr [900 x i16]* %output_14, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2504 'getelementptr' 'output_14_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2505 [1/1] (0.00ns)   --->   "%output_15_addr_182 = getelementptr [900 x i16]* %output_15, i64 0, i64 %zext_ln36_7" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2505 'getelementptr' 'output_15_addr_182' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2506 [1/1] (1.42ns)   --->   "switch i17 %sext_ln36_6, label %branch15 [
    i17 0, label %branch0
    i17 1, label %branch1
    i17 2, label %branch2
    i17 3, label %branch3
    i17 4, label %branch4
    i17 5, label %branch5
    i17 6, label %branch6
    i17 7, label %branch7
    i17 8, label %branch8
    i17 9, label %branch9
    i17 10, label %branch10
    i17 11, label %branch11
    i17 12, label %branch12
    i17 13, label %branch13
    i17 14, label %branch14
  ]" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2506 'switch' <Predicate = true> <Delay = 1.42>
ST_101 : Operation 2507 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_14_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2507 'store' <Predicate = (sext_ln36_6 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2508 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2508 'br' <Predicate = (sext_ln36_6 == 14)> <Delay = 0.00>
ST_101 : Operation 2509 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_13_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2509 'store' <Predicate = (sext_ln36_6 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2510 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2510 'br' <Predicate = (sext_ln36_6 == 13)> <Delay = 0.00>
ST_101 : Operation 2511 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_12_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2511 'store' <Predicate = (sext_ln36_6 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2512 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2512 'br' <Predicate = (sext_ln36_6 == 12)> <Delay = 0.00>
ST_101 : Operation 2513 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_11_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2513 'store' <Predicate = (sext_ln36_6 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2514 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2514 'br' <Predicate = (sext_ln36_6 == 11)> <Delay = 0.00>
ST_101 : Operation 2515 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_10_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2515 'store' <Predicate = (sext_ln36_6 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2516 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2516 'br' <Predicate = (sext_ln36_6 == 10)> <Delay = 0.00>
ST_101 : Operation 2517 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_9_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2517 'store' <Predicate = (sext_ln36_6 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2518 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2518 'br' <Predicate = (sext_ln36_6 == 9)> <Delay = 0.00>
ST_101 : Operation 2519 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_8_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2519 'store' <Predicate = (sext_ln36_6 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2520 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2520 'br' <Predicate = (sext_ln36_6 == 8)> <Delay = 0.00>
ST_101 : Operation 2521 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_7_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2521 'store' <Predicate = (sext_ln36_6 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2522 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2522 'br' <Predicate = (sext_ln36_6 == 7)> <Delay = 0.00>
ST_101 : Operation 2523 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_6_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2523 'store' <Predicate = (sext_ln36_6 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2524 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2524 'br' <Predicate = (sext_ln36_6 == 6)> <Delay = 0.00>
ST_101 : Operation 2525 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_5_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2525 'store' <Predicate = (sext_ln36_6 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2526 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2526 'br' <Predicate = (sext_ln36_6 == 5)> <Delay = 0.00>
ST_101 : Operation 2527 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_4_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2527 'store' <Predicate = (sext_ln36_6 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2528 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2528 'br' <Predicate = (sext_ln36_6 == 4)> <Delay = 0.00>
ST_101 : Operation 2529 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_3_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2529 'store' <Predicate = (sext_ln36_6 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2530 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2530 'br' <Predicate = (sext_ln36_6 == 3)> <Delay = 0.00>
ST_101 : Operation 2531 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_2_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2531 'store' <Predicate = (sext_ln36_6 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2532 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2532 'br' <Predicate = (sext_ln36_6 == 2)> <Delay = 0.00>
ST_101 : Operation 2533 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_1_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2533 'store' <Predicate = (sext_ln36_6 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2534 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2534 'br' <Predicate = (sext_ln36_6 == 1)> <Delay = 0.00>
ST_101 : Operation 2535 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_0_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2535 'store' <Predicate = (sext_ln36_6 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2536 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2536 'br' <Predicate = (sext_ln36_6 == 0)> <Delay = 0.00>
ST_101 : Operation 2537 [1/1] (3.25ns)   --->   "store i16 %add_ln28_143, i16* %output_15_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2537 'store' <Predicate = (sext_ln36_6 != 0 & sext_ln36_6 != 1 & sext_ln36_6 != 2 & sext_ln36_6 != 3 & sext_ln36_6 != 4 & sext_ln36_6 != 5 & sext_ln36_6 != 6 & sext_ln36_6 != 7 & sext_ln36_6 != 8 & sext_ln36_6 != 9 & sext_ln36_6 != 10 & sext_ln36_6 != 11 & sext_ln36_6 != 12 & sext_ln36_6 != 13 & sext_ln36_6 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 900> <RAM>
ST_101 : Operation 2538 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 2538 'br' <Predicate = (sext_ln36_6 != 0 & sext_ln36_6 != 1 & sext_ln36_6 != 2 & sext_ln36_6 != 3 & sext_ln36_6 != 4 & sext_ln36_6 != 5 & sext_ln36_6 != 6 & sext_ln36_6 != 7 & sext_ln36_6 != 8 & sext_ln36_6 != 9 & sext_ln36_6 != 10 & sext_ln36_6 != 11 & sext_ln36_6 != 12 & sext_ln36_6 != 13 & sext_ln36_6 != 14)> <Delay = 0.00>
ST_101 : Operation 2539 [1/1] (2.07ns)   --->   "%add_ln21 = add i16 %out_w_0_0, 4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 2539 'add' 'add_ln21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2540 [1/1] (0.00ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 2540 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/depthwise_conv2d.cpp:19) [51]  (1.77 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'phi' operation ('out_d') with incoming values : ('out_d', ../layers_c/depthwise_conv2d.cpp:19) [51]  (0 ns)
	'add' operation ('add_ln28', ../layers_c/depthwise_conv2d.cpp:28) [66]  (1.83 ns)
	'add' operation ('add_ln28_72', ../layers_c/depthwise_conv2d.cpp:28) [70]  (1.83 ns)

 <State 3>: 7.48ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', ../layers_c/depthwise_conv2d.cpp:20) [96]  (0 ns)
	'add' operation ('tmp_0_0_0', ../layers_c/depthwise_conv2d.cpp:20) [103]  (1.87 ns)
	'add' operation ('tmp_0_1_0', ../layers_c/depthwise_conv2d.cpp:20) [107]  (1.87 ns)
	'mul' operation ('tmp5_0_1_0', ../layers_c/depthwise_conv2d.cpp:36) [109]  (3.74 ns)

 <State 4>: 8.46ns
The critical path consists of the following:
	'phi' operation ('out_w_0_0', ../layers_c/depthwise_conv2d.cpp:21) with incoming values : ('add_ln21', ../layers_c/depthwise_conv2d.cpp:21) [121]  (0 ns)
	'add' operation ('add_ln28_80', ../layers_c/depthwise_conv2d.cpp:28) [127]  (2.08 ns)
	'mul' operation of DSP[129] ('mul_ln28', ../layers_c/depthwise_conv2d.cpp:28) [129]  (6.38 ns)

 <State 5>: 8.46ns
The critical path consists of the following:
	'or' operation ('or_ln28', ../layers_c/depthwise_conv2d.cpp:28) [173]  (0 ns)
	'add' operation ('add_ln28_81', ../layers_c/depthwise_conv2d.cpp:28) [175]  (2.08 ns)
	'mul' operation of DSP[177] ('mul_ln28_72', ../layers_c/depthwise_conv2d.cpp:28) [177]  (6.38 ns)

 <State 6>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln28_83', ../layers_c/depthwise_conv2d.cpp:28) [269]  (2.08 ns)
	'mul' operation of DSP[271] ('mul_ln28_74', ../layers_c/depthwise_conv2d.cpp:28) [271]  (6.38 ns)

 <State 7>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln28_85', ../layers_c/depthwise_conv2d.cpp:28) [361]  (2.08 ns)
	'mul' operation of DSP[363] ('mul_ln28_76', ../layers_c/depthwise_conv2d.cpp:28) [363]  (6.38 ns)

 <State 8>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln28_87', ../layers_c/depthwise_conv2d.cpp:28) [453]  (2.08 ns)
	'mul' operation of DSP[455] ('mul_ln28_78', ../layers_c/depthwise_conv2d.cpp:28) [455]  (6.38 ns)

 <State 9>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 10>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln36', ../layers_c/depthwise_conv2d.cpp:36) [554]  (2.08 ns)
	'mul' operation of DSP[556] ('mul_ln36', ../layers_c/depthwise_conv2d.cpp:36) [556]  (6.38 ns)

 <State 11>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 12>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 13>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 14>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 15>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 16>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 17>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 18>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 19>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 20>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 21>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 22>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 23>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)

 <State 24>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', ../layers_c/depthwise_conv2d.cpp:28) [133]  (3.68 ns)
	'getelementptr' operation ('input_0_addr', ../layers_c/depthwise_conv2d.cpp:28) [135]  (0 ns)
	'load' operation ('input_0_load', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [136]  (3.25 ns)

 <State 25>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_24', ../layers_c/depthwise_conv2d.cpp:28) [181]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_227', ../layers_c/depthwise_conv2d.cpp:28) [183]  (0 ns)
	'load' operation ('input_0_load_227', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [184]  (3.25 ns)

 <State 26>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_26', ../layers_c/depthwise_conv2d.cpp:28) [275]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_229', ../layers_c/depthwise_conv2d.cpp:28) [277]  (0 ns)
	'load' operation ('input_0_load_229', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [278]  (3.25 ns)

 <State 27>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_28', ../layers_c/depthwise_conv2d.cpp:28) [367]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_231', ../layers_c/depthwise_conv2d.cpp:28) [369]  (0 ns)
	'load' operation ('input_0_load_231', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [370]  (3.25 ns)

 <State 28>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_30', ../layers_c/depthwise_conv2d.cpp:28) [459]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_233', ../layers_c/depthwise_conv2d.cpp:28) [461]  (0 ns)
	'load' operation ('input_0_load_233', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [462]  (3.25 ns)

 <State 29>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_234', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [508]  (3.25 ns)
	'mux' operation ('tmp_243', ../layers_c/depthwise_conv2d.cpp:28) [539]  (2.06 ns)
	'mul' operation of DSP[543] ('mul_ln28_44', ../layers_c/depthwise_conv2d.cpp:28) [543]  (6.38 ns)
	'add' operation ('add_ln28_94', ../layers_c/depthwise_conv2d.cpp:28) [550]  (0 ns)
	'add' operation ('add_ln28_95', ../layers_c/depthwise_conv2d.cpp:28) [551]  (3.9 ns)

 <State 30>: 17.4ns
The critical path consists of the following:
	'mul' operation of DSP[171] ('mul_ln28_36', ../layers_c/depthwise_conv2d.cpp:28) [171]  (6.38 ns)
	'add' operation ('add_ln28_93', ../layers_c/depthwise_conv2d.cpp:28) [549]  (0 ns)
	'add' operation ('add_ln28_96', ../layers_c/depthwise_conv2d.cpp:28) [552]  (3.9 ns)
	'add' operation ('add_ln28_97', ../layers_c/depthwise_conv2d.cpp:28) [553]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_97', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_14' [579]  (3.25 ns)

 <State 31>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln28_101', ../layers_c/depthwise_conv2d.cpp:28) [729]  (2.11 ns)
	'mul' operation of DSP[731] ('mul_ln28_82', ../layers_c/depthwise_conv2d.cpp:28) [731]  (6.38 ns)

 <State 32>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln28_103', ../layers_c/depthwise_conv2d.cpp:28) [821]  (2.11 ns)
	'mul' operation of DSP[823] ('mul_ln28_84', ../layers_c/depthwise_conv2d.cpp:28) [823]  (6.38 ns)

 <State 33>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 34>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln36_1', ../layers_c/depthwise_conv2d.cpp:36) [918]  (2.08 ns)
	'mul' operation of DSP[920] ('mul_ln36_4', ../layers_c/depthwise_conv2d.cpp:36) [920]  (6.38 ns)

 <State 35>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 36>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 37>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 38>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 39>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 40>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 41>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 42>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 43>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 44>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 45>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 46>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 47>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 48>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 49>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)

 <State 50>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_32', ../layers_c/depthwise_conv2d.cpp:28) [641]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_235', ../layers_c/depthwise_conv2d.cpp:28) [643]  (0 ns)
	'load' operation ('input_0_load_235', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [644]  (3.25 ns)

 <State 51>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_34', ../layers_c/depthwise_conv2d.cpp:28) [735]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_237', ../layers_c/depthwise_conv2d.cpp:28) [737]  (0 ns)
	'load' operation ('input_0_load_237', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [738]  (3.25 ns)

 <State 52>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_36', ../layers_c/depthwise_conv2d.cpp:28) [827]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_239', ../layers_c/depthwise_conv2d.cpp:28) [829]  (0 ns)
	'load' operation ('input_0_load_239', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [830]  (3.25 ns)

 <State 53>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_239', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [830]  (3.25 ns)
	'mux' operation ('tmp_251', ../layers_c/depthwise_conv2d.cpp:28) [861]  (2.06 ns)
	'mul' operation of DSP[863] ('mul_ln28_52', ../layers_c/depthwise_conv2d.cpp:28) [863]  (6.38 ns)
	'add' operation ('add_ln28_107', ../layers_c/depthwise_conv2d.cpp:28) [911]  (3.9 ns)

 <State 54>: 17.4ns
The critical path consists of the following:
	'mul' operation of DSP[632] ('mul_ln28_45', ../layers_c/depthwise_conv2d.cpp:28) [632]  (6.38 ns)
	'add' operation ('add_ln28_109', ../layers_c/depthwise_conv2d.cpp:28) [913]  (0 ns)
	'add' operation ('add_ln28_112', ../layers_c/depthwise_conv2d.cpp:28) [916]  (3.9 ns)
	'add' operation ('add_ln28_113', ../layers_c/depthwise_conv2d.cpp:28) [917]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_113', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_14' [943]  (3.25 ns)

 <State 55>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln28_116', ../layers_c/depthwise_conv2d.cpp:28) [1055]  (2.11 ns)
	'mul' operation of DSP[1057] ('mul_ln28_87', ../layers_c/depthwise_conv2d.cpp:28) [1057]  (6.38 ns)

 <State 56>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 57>: 8.46ns
The critical path consists of the following:
	'add' operation ('add_ln36_2', ../layers_c/depthwise_conv2d.cpp:36) [1160]  (2.08 ns)
	'mul' operation of DSP[1162] ('mul_ln36_5', ../layers_c/depthwise_conv2d.cpp:36) [1162]  (6.38 ns)

 <State 58>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 59>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 60>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 61>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 62>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 63>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 64>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 65>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 66>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 67>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 68>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 69>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 70>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 71>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 72>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 73>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)

 <State 74>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_38', ../layers_c/depthwise_conv2d.cpp:28) [1009]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_241', ../layers_c/depthwise_conv2d.cpp:28) [1011]  (0 ns)
	'load' operation ('input_0_load_241', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1012]  (3.25 ns)

 <State 75>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_39', ../layers_c/depthwise_conv2d.cpp:28) [1061]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_242', ../layers_c/depthwise_conv2d.cpp:28) [1063]  (0 ns)
	'load' operation ('input_0_load_242', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1064]  (3.25 ns)

 <State 76>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_242', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1064]  (3.25 ns)
	'mux' operation ('tmp_258', ../layers_c/depthwise_conv2d.cpp:28) [1095]  (2.06 ns)
	'mul' operation of DSP[1097] ('mul_ln28_59', ../layers_c/depthwise_conv2d.cpp:28) [1097]  (6.38 ns)
	'add' operation ('add_ln28_119', ../layers_c/depthwise_conv2d.cpp:28) [1152]  (0 ns)
	'add' operation ('add_ln28_120', ../layers_c/depthwise_conv2d.cpp:28) [1153]  (3.9 ns)

 <State 77>: 17.4ns
The critical path consists of the following:
	'mul' operation of DSP[996] ('mul_ln28_54', ../layers_c/depthwise_conv2d.cpp:28) [996]  (6.38 ns)
	'add' operation ('add_ln28_122', ../layers_c/depthwise_conv2d.cpp:28) [1155]  (0 ns)
	'add' operation ('add_ln28_125', ../layers_c/depthwise_conv2d.cpp:28) [1158]  (3.9 ns)
	'add' operation ('add_ln28_126', ../layers_c/depthwise_conv2d.cpp:28) [1159]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_126', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_14' [1185]  (3.25 ns)

 <State 78>: 8.49ns
The critical path consists of the following:
	'add' operation ('add_ln28_131', ../layers_c/depthwise_conv2d.cpp:28) [1334]  (2.11 ns)
	'mul' operation of DSP[1336] ('mul_ln28_91', ../layers_c/depthwise_conv2d.cpp:28) [1336]  (6.38 ns)

 <State 79>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1428] ('mul_ln28_93', ../layers_c/depthwise_conv2d.cpp:28) [1428]  (6.38 ns)

 <State 80>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 81>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1525] ('mul_ln36_6', ../layers_c/depthwise_conv2d.cpp:36) [1525]  (6.38 ns)

 <State 82>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 83>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 84>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 85>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 86>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 87>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 88>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 89>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 90>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 91>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 92>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 93>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 94>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 95>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 96>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)

 <State 97>: 6.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln28_41', ../layers_c/depthwise_conv2d.cpp:28) [1247]  (3.68 ns)
	'getelementptr' operation ('input_0_addr_244', ../layers_c/depthwise_conv2d.cpp:28) [1249]  (0 ns)
	'load' operation ('input_0_load_244', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1250]  (3.25 ns)

 <State 98>: 11.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_244', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1250]  (3.25 ns)
	'mux' operation ('tmp_263', ../layers_c/depthwise_conv2d.cpp:28) [1281]  (2.06 ns)
	'mul' operation of DSP[1283] ('mul_ln28_64', ../layers_c/depthwise_conv2d.cpp:28) [1283]  (6.38 ns)

 <State 99>: 11.7ns
The critical path consists of the following:
	'load' operation ('input_0_load_246', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1343]  (3.25 ns)
	'mux' operation ('tmp_266', ../layers_c/depthwise_conv2d.cpp:28) [1374]  (2.06 ns)
	'mul' operation of DSP[1376] ('mul_ln28_67', ../layers_c/depthwise_conv2d.cpp:28) [1376]  (6.38 ns)

 <State 100>: 15.6ns
The critical path consists of the following:
	'load' operation ('input_0_load_248', ../layers_c/depthwise_conv2d.cpp:28) on array 'input_0' [1435]  (3.25 ns)
	'mux' operation ('tmp_269', ../layers_c/depthwise_conv2d.cpp:28) [1466]  (2.06 ns)
	'mul' operation of DSP[1468] ('mul_ln28_70', ../layers_c/depthwise_conv2d.cpp:28) [1468]  (6.38 ns)
	'add' operation ('add_ln28_137', ../layers_c/depthwise_conv2d.cpp:28) [1516]  (3.9 ns)

 <State 101>: 11.1ns
The critical path consists of the following:
	'add' operation ('add_ln28_139', ../layers_c/depthwise_conv2d.cpp:28) [1518]  (0 ns)
	'add' operation ('add_ln28_142', ../layers_c/depthwise_conv2d.cpp:28) [1521]  (3.9 ns)
	'add' operation ('add_ln28_143', ../layers_c/depthwise_conv2d.cpp:28) [1522]  (3.9 ns)
	'store' operation ('store_ln36', ../layers_c/depthwise_conv2d.cpp:36) of variable 'add_ln28_143', ../layers_c/depthwise_conv2d.cpp:28 on array 'output_14' [1548]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
