// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_bin_conv_Pipeline_LOOP_BATCH_NORM (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        words_per_image_V,
        ret_V_37,
        o_bank_idx_V_1,
        trunc_ln14,
        d_o_idx,
        fixed_buffer_V_address0,
        fixed_buffer_V_ce0,
        fixed_buffer_V_q0,
        fixed_buffer_V_address1,
        fixed_buffer_V_ce1,
        fixed_buffer_V_q1,
        fixed_buffer_V_address2,
        fixed_buffer_V_ce2,
        fixed_buffer_V_q2,
        fixed_buffer_V_address3,
        fixed_buffer_V_ce3,
        fixed_buffer_V_q3,
        fixed_buffer_V_address4,
        fixed_buffer_V_ce4,
        fixed_buffer_V_q4,
        fixed_buffer_V_address5,
        fixed_buffer_V_ce5,
        fixed_buffer_V_q5,
        fixed_buffer_V_address6,
        fixed_buffer_V_ce6,
        fixed_buffer_V_q6,
        fixed_buffer_V_address7,
        fixed_buffer_V_ce7,
        fixed_buffer_V_q7,
        fixed_buffer_V_address8,
        fixed_buffer_V_ce8,
        fixed_buffer_V_q8,
        fixed_buffer_V_address9,
        fixed_buffer_V_ce9,
        fixed_buffer_V_q9,
        fixed_buffer_V_address10,
        fixed_buffer_V_ce10,
        fixed_buffer_V_q10,
        fixed_buffer_V_address11,
        fixed_buffer_V_ce11,
        fixed_buffer_V_q11,
        fixed_buffer_V_address12,
        fixed_buffer_V_ce12,
        fixed_buffer_V_q12,
        fixed_buffer_V_address13,
        fixed_buffer_V_ce13,
        fixed_buffer_V_q13,
        fixed_buffer_V_address14,
        fixed_buffer_V_ce14,
        fixed_buffer_V_q14,
        fixed_buffer_V_address15,
        fixed_buffer_V_ce15,
        fixed_buffer_V_q15,
        nc,
        mul_ln186,
        norm_mode,
        conv570_cast,
        pool_width_V,
        trunc_ln930_3,
        trunc_ln930_4,
        trunc_ln930_5,
        trunc_ln930_6,
        trunc_ln930_7,
        trunc_ln930_8,
        trunc_ln930_9,
        trunc_ln930_s,
        trunc_ln930_10,
        trunc_ln930_11,
        trunc_ln930_12,
        trunc_ln930_13,
        lnot_i_i,
        dmem_V_address0,
        dmem_V_ce0,
        dmem_V_we0,
        dmem_V_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4:0] words_per_image_V;
input  [0:0] ret_V_37;
input  [0:0] o_bank_idx_V_1;
input  [11:0] trunc_ln14;
input  [0:0] d_o_idx;
output  [10:0] fixed_buffer_V_address0;
output   fixed_buffer_V_ce0;
input  [11:0] fixed_buffer_V_q0;
output  [10:0] fixed_buffer_V_address1;
output   fixed_buffer_V_ce1;
input  [11:0] fixed_buffer_V_q1;
output  [10:0] fixed_buffer_V_address2;
output   fixed_buffer_V_ce2;
input  [11:0] fixed_buffer_V_q2;
output  [10:0] fixed_buffer_V_address3;
output   fixed_buffer_V_ce3;
input  [11:0] fixed_buffer_V_q3;
output  [10:0] fixed_buffer_V_address4;
output   fixed_buffer_V_ce4;
input  [11:0] fixed_buffer_V_q4;
output  [10:0] fixed_buffer_V_address5;
output   fixed_buffer_V_ce5;
input  [11:0] fixed_buffer_V_q5;
output  [10:0] fixed_buffer_V_address6;
output   fixed_buffer_V_ce6;
input  [11:0] fixed_buffer_V_q6;
output  [10:0] fixed_buffer_V_address7;
output   fixed_buffer_V_ce7;
input  [11:0] fixed_buffer_V_q7;
output  [10:0] fixed_buffer_V_address8;
output   fixed_buffer_V_ce8;
input  [11:0] fixed_buffer_V_q8;
output  [10:0] fixed_buffer_V_address9;
output   fixed_buffer_V_ce9;
input  [11:0] fixed_buffer_V_q9;
output  [10:0] fixed_buffer_V_address10;
output   fixed_buffer_V_ce10;
input  [11:0] fixed_buffer_V_q10;
output  [10:0] fixed_buffer_V_address11;
output   fixed_buffer_V_ce11;
input  [11:0] fixed_buffer_V_q11;
output  [10:0] fixed_buffer_V_address12;
output   fixed_buffer_V_ce12;
input  [11:0] fixed_buffer_V_q12;
output  [10:0] fixed_buffer_V_address13;
output   fixed_buffer_V_ce13;
input  [11:0] fixed_buffer_V_q13;
output  [10:0] fixed_buffer_V_address14;
output   fixed_buffer_V_ce14;
input  [11:0] fixed_buffer_V_q14;
output  [10:0] fixed_buffer_V_address15;
output   fixed_buffer_V_ce15;
input  [11:0] fixed_buffer_V_q15;
input  [15:0] nc;
input  [13:0] mul_ln186;
input  [1:0] norm_mode;
input  [2:0] conv570_cast;
input  [4:0] pool_width_V;
input  [4:0] trunc_ln930_3;
input  [4:0] trunc_ln930_4;
input  [4:0] trunc_ln930_5;
input  [4:0] trunc_ln930_6;
input  [4:0] trunc_ln930_7;
input  [4:0] trunc_ln930_8;
input  [4:0] trunc_ln930_9;
input  [4:0] trunc_ln930_s;
input  [4:0] trunc_ln930_10;
input  [4:0] trunc_ln930_11;
input  [4:0] trunc_ln930_12;
input  [4:0] trunc_ln930_13;
input  [0:0] lnot_i_i;
output  [11:0] dmem_V_address0;
output   dmem_V_ce0;
output   dmem_V_we0;
output  [63:0] dmem_V_d0;

reg ap_idle;
reg[10:0] fixed_buffer_V_address0;
reg fixed_buffer_V_ce0;
reg[10:0] fixed_buffer_V_address1;
reg fixed_buffer_V_ce1;
reg[10:0] fixed_buffer_V_address2;
reg fixed_buffer_V_ce2;
reg[10:0] fixed_buffer_V_address3;
reg fixed_buffer_V_ce3;
reg[10:0] fixed_buffer_V_address4;
reg fixed_buffer_V_ce4;
reg[10:0] fixed_buffer_V_address5;
reg fixed_buffer_V_ce5;
reg[10:0] fixed_buffer_V_address6;
reg fixed_buffer_V_ce6;
reg[10:0] fixed_buffer_V_address7;
reg fixed_buffer_V_ce7;
reg[10:0] fixed_buffer_V_address8;
reg fixed_buffer_V_ce8;
reg[10:0] fixed_buffer_V_address9;
reg fixed_buffer_V_ce9;
reg[10:0] fixed_buffer_V_address10;
reg fixed_buffer_V_ce10;
reg[10:0] fixed_buffer_V_address11;
reg fixed_buffer_V_ce11;
reg[10:0] fixed_buffer_V_address12;
reg fixed_buffer_V_ce12;
reg[10:0] fixed_buffer_V_address13;
reg fixed_buffer_V_ce13;
reg[10:0] fixed_buffer_V_address14;
reg fixed_buffer_V_ce14;
reg[10:0] fixed_buffer_V_address15;
reg fixed_buffer_V_ce15;
reg dmem_V_ce0;
reg dmem_V_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln1027_reg_4959;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_subdone;
reg   [63:0] outword_V;
wire   [0:0] lnot_i_i_read_read_fu_522_p2;
wire   [0:0] lnot_i_i_read_reg_4771;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] norm_mode_read_read_fu_612_p2;
wire   [1:0] norm_mode_read_reg_4865;
wire   [0:0] icmp_ln1027_fu_1314_p2;
wire   [10:0] tmp_s_fu_1326_p3;
reg   [10:0] tmp_s_reg_4963;
wire   [11:0] trunc_ln1669_fu_1514_p1;
wire   [1:0] trunc_ln1669_7_fu_1518_p1;
reg   [1:0] trunc_ln1669_7_reg_5101;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln804_fu_1701_p2;
reg   [0:0] icmp_ln804_reg_5191;
wire   [0:0] icmp_ln804_1_fu_1710_p2;
reg   [0:0] icmp_ln804_1_reg_5197;
wire   [0:0] icmp_ln804_2_fu_1719_p2;
reg   [0:0] icmp_ln804_2_reg_5203;
wire   [0:0] icmp_ln804_3_fu_1728_p2;
reg   [0:0] icmp_ln804_3_reg_5209;
wire   [0:0] icmp_ln804_4_fu_1737_p2;
reg   [0:0] icmp_ln804_4_reg_5215;
wire   [0:0] icmp_ln804_5_fu_1746_p2;
reg   [0:0] icmp_ln804_5_reg_5221;
wire   [0:0] icmp_ln804_6_fu_1755_p2;
reg   [0:0] icmp_ln804_6_reg_5227;
wire   [0:0] icmp_ln804_7_fu_1764_p2;
reg   [0:0] icmp_ln804_7_reg_5233;
wire   [0:0] icmp_ln804_8_fu_1773_p2;
reg   [0:0] icmp_ln804_8_reg_5239;
wire   [0:0] icmp_ln804_9_fu_1782_p2;
reg   [0:0] icmp_ln804_9_reg_5245;
wire   [0:0] icmp_ln804_10_fu_1791_p2;
reg   [0:0] icmp_ln804_10_reg_5251;
wire   [0:0] icmp_ln804_11_fu_1800_p2;
reg   [0:0] icmp_ln804_11_reg_5257;
wire   [0:0] icmp_ln804_12_fu_1809_p2;
reg   [0:0] icmp_ln804_12_reg_5263;
wire   [0:0] icmp_ln804_13_fu_1818_p2;
reg   [0:0] icmp_ln804_13_reg_5269;
wire   [0:0] icmp_ln804_14_fu_1827_p2;
reg   [0:0] icmp_ln804_14_reg_5275;
wire   [0:0] icmp_ln804_15_fu_1836_p2;
reg   [0:0] icmp_ln804_15_reg_5281;
wire   [31:0] or_ln433_6_fu_1901_p2;
reg   [31:0] or_ln433_6_reg_5287;
wire   [31:0] or_ln433_7_fu_1959_p2;
reg   [31:0] or_ln433_7_reg_5293;
wire   [31:0] or_ln433_8_fu_2023_p2;
reg   [31:0] or_ln433_8_reg_5299;
wire   [31:0] or_ln433_9_fu_2093_p2;
reg   [31:0] or_ln433_9_reg_5305;
wire   [31:0] or_ln433_10_fu_2169_p2;
reg   [31:0] or_ln433_10_reg_5311;
wire   [4:0] add_ln186_18_fu_2214_p2;
reg   [4:0] add_ln186_18_reg_5317;
wire   [11:0] add_ln451_fu_2228_p2;
reg   [11:0] add_ln451_reg_5323;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln804_16_fu_2398_p2;
reg   [0:0] icmp_ln804_16_reg_5408;
wire   [0:0] icmp_ln804_17_fu_2407_p2;
reg   [0:0] icmp_ln804_17_reg_5414;
wire   [0:0] icmp_ln804_18_fu_2416_p2;
reg   [0:0] icmp_ln804_18_reg_5420;
wire   [0:0] icmp_ln804_19_fu_2425_p2;
reg   [0:0] icmp_ln804_19_reg_5426;
wire   [0:0] icmp_ln804_20_fu_2434_p2;
reg   [0:0] icmp_ln804_20_reg_5432;
wire   [0:0] icmp_ln804_21_fu_2443_p2;
reg   [0:0] icmp_ln804_21_reg_5438;
wire   [0:0] icmp_ln804_22_fu_2452_p2;
reg   [0:0] icmp_ln804_22_reg_5444;
wire   [0:0] icmp_ln804_23_fu_2461_p2;
reg   [0:0] icmp_ln804_23_reg_5450;
wire   [0:0] icmp_ln804_24_fu_2470_p2;
reg   [0:0] icmp_ln804_24_reg_5456;
wire   [0:0] icmp_ln804_25_fu_2479_p2;
reg   [0:0] icmp_ln804_25_reg_5462;
wire   [0:0] icmp_ln804_26_fu_2488_p2;
reg   [0:0] icmp_ln804_26_reg_5468;
wire   [0:0] icmp_ln804_27_fu_2497_p2;
reg   [0:0] icmp_ln804_27_reg_5474;
wire   [0:0] icmp_ln804_28_fu_2506_p2;
reg   [0:0] icmp_ln804_28_reg_5480;
wire   [0:0] icmp_ln804_29_fu_2515_p2;
reg   [0:0] icmp_ln804_29_reg_5486;
wire   [0:0] icmp_ln804_30_fu_2524_p2;
reg   [0:0] icmp_ln804_30_reg_5492;
wire   [0:0] icmp_ln804_31_fu_2533_p2;
reg   [0:0] icmp_ln804_31_reg_5498;
wire   [31:0] or_ln433_11_fu_2561_p2;
reg   [31:0] or_ln433_11_reg_5504;
wire   [31:0] or_ln433_12_fu_2627_p2;
reg   [31:0] or_ln433_12_reg_5510;
wire   [31:0] or_ln433_13_fu_2699_p2;
reg   [31:0] or_ln433_13_reg_5516;
wire   [31:0] or_ln433_14_fu_2765_p2;
reg   [31:0] or_ln433_14_reg_5522;
wire   [31:0] or_ln433_15_fu_2823_p2;
reg   [31:0] or_ln433_15_reg_5528;
wire    ap_block_pp0_stage3_11001;
wire   [0:0] icmp_ln804_32_fu_2993_p2;
reg   [0:0] icmp_ln804_32_reg_5614;
wire   [0:0] icmp_ln804_33_fu_3002_p2;
reg   [0:0] icmp_ln804_33_reg_5620;
wire   [0:0] icmp_ln804_34_fu_3011_p2;
reg   [0:0] icmp_ln804_34_reg_5626;
wire   [0:0] icmp_ln804_35_fu_3020_p2;
reg   [0:0] icmp_ln804_35_reg_5632;
wire   [0:0] icmp_ln804_36_fu_3029_p2;
reg   [0:0] icmp_ln804_36_reg_5638;
wire   [0:0] icmp_ln804_37_fu_3038_p2;
reg   [0:0] icmp_ln804_37_reg_5644;
wire   [0:0] icmp_ln804_38_fu_3047_p2;
reg   [0:0] icmp_ln804_38_reg_5650;
wire   [0:0] icmp_ln804_39_fu_3056_p2;
reg   [0:0] icmp_ln804_39_reg_5656;
wire   [0:0] icmp_ln804_40_fu_3065_p2;
reg   [0:0] icmp_ln804_40_reg_5662;
wire   [0:0] icmp_ln804_41_fu_3074_p2;
reg   [0:0] icmp_ln804_41_reg_5668;
wire   [0:0] icmp_ln804_42_fu_3083_p2;
reg   [0:0] icmp_ln804_42_reg_5674;
wire   [0:0] icmp_ln804_43_fu_3092_p2;
reg   [0:0] icmp_ln804_43_reg_5680;
wire   [0:0] icmp_ln804_44_fu_3101_p2;
reg   [0:0] icmp_ln804_44_reg_5686;
wire   [0:0] icmp_ln804_45_fu_3110_p2;
reg   [0:0] icmp_ln804_45_reg_5692;
wire   [0:0] icmp_ln804_46_fu_3119_p2;
reg   [0:0] icmp_ln804_46_reg_5698;
wire   [0:0] icmp_ln804_47_fu_3128_p2;
reg   [0:0] icmp_ln804_47_reg_5704;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] ap_phi_reg_pp0_iter0_o_bank_idx_V_reg_1250;
reg   [11:0] ap_phi_reg_pp0_iter0_o_bank_offset_V_reg_1263;
wire   [63:0] zext_ln1031_fu_1334_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1031_1_fu_1345_p1;
wire   [63:0] zext_ln1031_2_fu_1356_p1;
wire   [63:0] zext_ln1031_3_fu_1367_p1;
wire   [63:0] zext_ln1031_4_fu_1378_p1;
wire   [63:0] zext_ln1031_5_fu_1389_p1;
wire   [63:0] zext_ln1031_6_fu_1400_p1;
wire   [63:0] zext_ln1031_7_fu_1411_p1;
wire   [63:0] zext_ln1031_8_fu_1422_p1;
wire   [63:0] zext_ln1031_9_fu_1433_p1;
wire   [63:0] zext_ln1031_10_fu_1444_p1;
wire   [63:0] zext_ln1031_11_fu_1455_p1;
wire   [63:0] zext_ln1031_12_fu_1466_p1;
wire   [63:0] zext_ln1031_13_fu_1477_p1;
wire   [63:0] zext_ln1031_14_fu_1488_p1;
wire   [63:0] zext_ln1031_15_fu_1499_p1;
wire   [63:0] zext_ln1031_16_fu_1542_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1031_17_fu_1552_p1;
wire   [63:0] zext_ln1031_18_fu_1562_p1;
wire   [63:0] zext_ln1031_19_fu_1572_p1;
wire   [63:0] zext_ln1031_20_fu_1582_p1;
wire   [63:0] zext_ln1031_21_fu_1592_p1;
wire   [63:0] zext_ln1031_22_fu_1602_p1;
wire   [63:0] zext_ln1031_23_fu_1612_p1;
wire   [63:0] zext_ln1031_24_fu_1622_p1;
wire   [63:0] zext_ln1031_25_fu_1632_p1;
wire   [63:0] zext_ln1031_26_fu_1642_p1;
wire   [63:0] zext_ln1031_27_fu_1652_p1;
wire   [63:0] zext_ln1031_28_fu_1662_p1;
wire   [63:0] zext_ln1031_29_fu_1672_p1;
wire   [63:0] zext_ln1031_30_fu_1682_p1;
wire   [63:0] zext_ln1031_31_fu_1692_p1;
wire   [63:0] zext_ln1031_32_fu_2239_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1031_33_fu_2249_p1;
wire   [63:0] zext_ln1031_34_fu_2259_p1;
wire   [63:0] zext_ln1031_35_fu_2269_p1;
wire   [63:0] zext_ln1031_36_fu_2279_p1;
wire   [63:0] zext_ln1031_37_fu_2289_p1;
wire   [63:0] zext_ln1031_38_fu_2299_p1;
wire   [63:0] zext_ln1031_39_fu_2309_p1;
wire   [63:0] zext_ln1031_40_fu_2319_p1;
wire   [63:0] zext_ln1031_41_fu_2329_p1;
wire   [63:0] zext_ln1031_42_fu_2339_p1;
wire   [63:0] zext_ln1031_43_fu_2349_p1;
wire   [63:0] zext_ln1031_44_fu_2359_p1;
wire   [63:0] zext_ln1031_45_fu_2369_p1;
wire   [63:0] zext_ln1031_46_fu_2379_p1;
wire   [63:0] zext_ln1031_47_fu_2389_p1;
wire   [63:0] zext_ln1031_48_fu_2834_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln1031_49_fu_2844_p1;
wire   [63:0] zext_ln1031_50_fu_2854_p1;
wire   [63:0] zext_ln1031_51_fu_2864_p1;
wire   [63:0] zext_ln1031_52_fu_2874_p1;
wire   [63:0] zext_ln1031_53_fu_2884_p1;
wire   [63:0] zext_ln1031_54_fu_2894_p1;
wire   [63:0] zext_ln1031_55_fu_2904_p1;
wire   [63:0] zext_ln1031_56_fu_2914_p1;
wire   [63:0] zext_ln1031_57_fu_2924_p1;
wire   [63:0] zext_ln1031_58_fu_2934_p1;
wire   [63:0] zext_ln1031_59_fu_2944_p1;
wire   [63:0] zext_ln1031_60_fu_2954_p1;
wire   [63:0] zext_ln1031_61_fu_2964_p1;
wire   [63:0] zext_ln1031_62_fu_2974_p1;
wire   [63:0] zext_ln1031_63_fu_2984_p1;
wire   [63:0] zext_ln451_fu_4754_p1;
reg   [63:0] tmp_260_fu_4691_p4;
wire   [63:0] p_Result_s_fu_4730_p5;
wire   [63:0] p_Result_20_s_fu_3277_p65;
reg   [4:0] w_V_fu_514;
wire   [4:0] add_ln840_fu_1320_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_w_V_1;
reg   [63:0] poolword_V_fu_518;
wire   [10:0] or_ln1031_fu_1339_p2;
wire   [10:0] or_ln1031_1_fu_1350_p2;
wire   [10:0] or_ln1031_2_fu_1361_p2;
wire   [10:0] or_ln1031_3_fu_1372_p2;
wire   [10:0] or_ln1031_4_fu_1383_p2;
wire   [10:0] or_ln1031_5_fu_1394_p2;
wire   [10:0] or_ln1031_6_fu_1405_p2;
wire   [10:0] or_ln1031_7_fu_1416_p2;
wire   [10:0] or_ln1031_8_fu_1427_p2;
wire   [10:0] or_ln1031_9_fu_1438_p2;
wire   [10:0] or_ln1031_10_fu_1449_p2;
wire   [10:0] or_ln1031_11_fu_1460_p2;
wire   [10:0] or_ln1031_12_fu_1471_p2;
wire   [10:0] or_ln1031_13_fu_1482_p2;
wire   [10:0] or_ln1031_14_fu_1493_p2;
wire   [13:0] zext_ln1514_fu_1504_p1;
wire   [13:0] o_bank_offset_V_2_fu_1508_p2;
wire   [10:0] or_ln1031_15_fu_1537_p2;
wire   [10:0] or_ln1031_16_fu_1547_p2;
wire   [10:0] or_ln1031_17_fu_1557_p2;
wire   [10:0] or_ln1031_18_fu_1567_p2;
wire   [10:0] or_ln1031_19_fu_1577_p2;
wire   [10:0] or_ln1031_20_fu_1587_p2;
wire   [10:0] or_ln1031_21_fu_1597_p2;
wire   [10:0] or_ln1031_22_fu_1607_p2;
wire   [10:0] or_ln1031_23_fu_1617_p2;
wire   [10:0] or_ln1031_24_fu_1627_p2;
wire   [10:0] or_ln1031_25_fu_1637_p2;
wire   [10:0] or_ln1031_26_fu_1647_p2;
wire   [10:0] or_ln1031_27_fu_1657_p2;
wire   [10:0] or_ln1031_28_fu_1667_p2;
wire   [10:0] or_ln1031_29_fu_1677_p2;
wire   [10:0] or_ln1031_30_fu_1687_p2;
wire  signed [15:0] sext_ln804_fu_1697_p1;
wire  signed [15:0] sext_ln804_1_fu_1706_p1;
wire  signed [15:0] sext_ln804_2_fu_1715_p1;
wire  signed [15:0] sext_ln804_3_fu_1724_p1;
wire  signed [15:0] sext_ln804_4_fu_1733_p1;
wire  signed [15:0] sext_ln804_5_fu_1742_p1;
wire  signed [15:0] sext_ln804_6_fu_1751_p1;
wire  signed [15:0] sext_ln804_7_fu_1760_p1;
wire  signed [15:0] sext_ln804_8_fu_1769_p1;
wire  signed [15:0] sext_ln804_9_fu_1778_p1;
wire  signed [15:0] sext_ln804_10_fu_1787_p1;
wire  signed [15:0] sext_ln804_11_fu_1796_p1;
wire  signed [15:0] sext_ln804_12_fu_1805_p1;
wire  signed [15:0] sext_ln804_13_fu_1814_p1;
wire  signed [15:0] sext_ln804_14_fu_1823_p1;
wire  signed [15:0] sext_ln804_15_fu_1832_p1;
wire   [2:0] grp_fu_1276_p2;
wire   [5:0] zext_ln628_8_fu_1841_p1;
wire   [5:0] lshr_ln628_6_fu_1845_p2;
wire   [1:0] tmp_232_fu_1851_p4;
wire   [4:0] tmp_233_fu_1861_p4;
wire   [4:0] add_ln186_8_fu_1871_p2;
wire   [31:0] zext_ln552_17_fu_1881_p1;
wire   [4:0] add_ln186_9_fu_1876_p2;
wire   [31:0] zext_ln552_18_fu_1891_p1;
wire   [31:0] shl_ln779_12_fu_1895_p2;
wire   [31:0] shl_ln779_11_fu_1885_p2;
wire   [2:0] grp_fu_1281_p2;
wire   [5:0] zext_ln628_9_fu_1907_p1;
wire   [5:0] lshr_ln628_7_fu_1911_p2;
wire   [2:0] trunc_ln186_4_fu_1917_p1;
wire   [4:0] tmp_235_fu_1921_p3;
wire   [4:0] add_ln186_10_fu_1929_p2;
wire   [31:0] zext_ln552_20_fu_1939_p1;
wire   [4:0] add_ln186_11_fu_1934_p2;
wire   [31:0] zext_ln552_21_fu_1949_p1;
wire   [31:0] shl_ln779_14_fu_1953_p2;
wire   [31:0] shl_ln779_13_fu_1943_p2;
wire   [2:0] grp_fu_1286_p2;
wire   [5:0] zext_ln628_10_fu_1965_p1;
wire   [5:0] lshr_ln628_8_fu_1969_p2;
wire   [0:0] tmp_237_fu_1975_p3;
wire   [4:0] tmp_238_fu_1983_p4;
wire   [4:0] add_ln186_12_fu_1993_p2;
wire   [31:0] zext_ln552_23_fu_2003_p1;
wire   [4:0] add_ln186_13_fu_1998_p2;
wire   [31:0] zext_ln552_24_fu_2013_p1;
wire   [31:0] shl_ln779_16_fu_2017_p2;
wire   [31:0] shl_ln779_15_fu_2007_p2;
wire   [2:0] grp_fu_1291_p2;
wire   [5:0] zext_ln628_11_fu_2029_p1;
wire   [5:0] lshr_ln628_9_fu_2033_p2;
wire   [0:0] tmp_240_fu_2039_p3;
wire   [0:0] trunc_ln186_5_fu_2047_p1;
wire   [4:0] tmp_241_fu_2051_p5;
wire   [4:0] add_ln186_14_fu_2063_p2;
wire   [31:0] zext_ln552_26_fu_2073_p1;
wire   [4:0] add_ln186_15_fu_2068_p2;
wire   [31:0] zext_ln552_27_fu_2083_p1;
wire   [31:0] shl_ln779_18_fu_2087_p2;
wire   [31:0] shl_ln779_17_fu_2077_p2;
wire   [2:0] grp_fu_1296_p2;
wire   [5:0] zext_ln628_12_fu_2099_p1;
wire   [5:0] lshr_ln628_10_fu_2103_p2;
wire   [0:0] tmp_243_fu_2109_p3;
wire   [0:0] tmp_244_fu_2117_p3;
wire   [4:0] tmp_245_fu_2125_p6;
wire   [4:0] add_ln186_16_fu_2139_p2;
wire   [31:0] zext_ln552_29_fu_2149_p1;
wire   [4:0] add_ln186_17_fu_2144_p2;
wire   [31:0] zext_ln552_30_fu_2159_p1;
wire   [31:0] shl_ln779_20_fu_2163_p2;
wire   [31:0] shl_ln779_19_fu_2153_p2;
wire   [2:0] sub_ln628_11_fu_2175_p2;
wire   [5:0] zext_ln628_13_fu_2180_p1;
wire   [5:0] lshr_ln628_11_fu_2184_p2;
wire   [0:0] tmp_247_fu_2190_p3;
wire   [1:0] trunc_ln186_6_fu_2198_p1;
wire   [4:0] tmp_248_fu_2202_p5;
wire   [11:0] tmp_119_fu_2219_p4;
wire   [10:0] or_ln1031_31_fu_2234_p2;
wire   [10:0] or_ln1031_32_fu_2244_p2;
wire   [10:0] or_ln1031_33_fu_2254_p2;
wire   [10:0] or_ln1031_34_fu_2264_p2;
wire   [10:0] or_ln1031_35_fu_2274_p2;
wire   [10:0] or_ln1031_36_fu_2284_p2;
wire   [10:0] or_ln1031_37_fu_2294_p2;
wire   [10:0] or_ln1031_38_fu_2304_p2;
wire   [10:0] or_ln1031_39_fu_2314_p2;
wire   [10:0] or_ln1031_40_fu_2324_p2;
wire   [10:0] or_ln1031_41_fu_2334_p2;
wire   [10:0] or_ln1031_42_fu_2344_p2;
wire   [10:0] or_ln1031_43_fu_2354_p2;
wire   [10:0] or_ln1031_44_fu_2364_p2;
wire   [10:0] or_ln1031_45_fu_2374_p2;
wire   [10:0] or_ln1031_46_fu_2384_p2;
wire  signed [15:0] sext_ln804_16_fu_2394_p1;
wire  signed [15:0] sext_ln804_17_fu_2403_p1;
wire  signed [15:0] sext_ln804_18_fu_2412_p1;
wire  signed [15:0] sext_ln804_19_fu_2421_p1;
wire  signed [15:0] sext_ln804_20_fu_2430_p1;
wire  signed [15:0] sext_ln804_21_fu_2439_p1;
wire  signed [15:0] sext_ln804_22_fu_2448_p1;
wire  signed [15:0] sext_ln804_23_fu_2457_p1;
wire  signed [15:0] sext_ln804_24_fu_2466_p1;
wire  signed [15:0] sext_ln804_25_fu_2475_p1;
wire  signed [15:0] sext_ln804_26_fu_2484_p1;
wire  signed [15:0] sext_ln804_27_fu_2493_p1;
wire  signed [15:0] sext_ln804_28_fu_2502_p1;
wire  signed [15:0] sext_ln804_29_fu_2511_p1;
wire  signed [15:0] sext_ln804_30_fu_2520_p1;
wire  signed [15:0] sext_ln804_31_fu_2529_p1;
wire   [31:0] zext_ln552_32_fu_2542_p1;
wire   [4:0] add_ln186_19_fu_2538_p2;
wire   [31:0] zext_ln552_33_fu_2551_p1;
wire   [31:0] shl_ln779_22_fu_2555_p2;
wire   [31:0] shl_ln779_21_fu_2545_p2;
wire   [5:0] zext_ln628_14_fu_2567_p1;
wire   [5:0] lshr_ln628_12_fu_2571_p2;
wire   [1:0] tmp_250_fu_2577_p4;
wire   [4:0] tmp_251_fu_2587_p4;
wire   [4:0] add_ln186_20_fu_2597_p2;
wire   [31:0] zext_ln552_35_fu_2607_p1;
wire   [4:0] add_ln186_21_fu_2602_p2;
wire   [31:0] zext_ln552_36_fu_2617_p1;
wire   [31:0] shl_ln779_24_fu_2621_p2;
wire   [31:0] shl_ln779_23_fu_2611_p2;
wire   [5:0] zext_ln628_15_fu_2633_p1;
wire   [5:0] lshr_ln628_13_fu_2637_p2;
wire   [1:0] tmp_253_fu_2643_p4;
wire   [0:0] trunc_ln186_7_fu_2653_p1;
wire   [4:0] tmp_254_fu_2657_p5;
wire   [4:0] add_ln186_22_fu_2669_p2;
wire   [31:0] zext_ln552_38_fu_2679_p1;
wire   [4:0] add_ln186_23_fu_2674_p2;
wire   [31:0] zext_ln552_39_fu_2689_p1;
wire   [31:0] shl_ln779_26_fu_2693_p2;
wire   [31:0] shl_ln779_25_fu_2683_p2;
wire   [5:0] zext_ln628_16_fu_2705_p1;
wire   [5:0] lshr_ln628_14_fu_2709_p2;
wire   [2:0] tmp_256_fu_2715_p4;
wire   [4:0] tmp_257_fu_2725_p4;
wire   [4:0] add_ln186_24_fu_2735_p2;
wire   [31:0] zext_ln552_41_fu_2745_p1;
wire   [4:0] add_ln186_25_fu_2740_p2;
wire   [31:0] zext_ln552_42_fu_2755_p1;
wire   [31:0] shl_ln779_28_fu_2759_p2;
wire   [31:0] shl_ln779_27_fu_2749_p2;
wire   [5:0] zext_ln628_17_fu_2771_p1;
wire   [5:0] lshr_ln628_15_fu_2775_p2;
wire   [3:0] trunc_ln186_8_fu_2781_p1;
wire   [4:0] tmp_259_fu_2785_p3;
wire   [4:0] add_ln186_26_fu_2793_p2;
wire   [31:0] zext_ln552_44_fu_2803_p1;
wire   [4:0] add_ln186_27_fu_2798_p2;
wire   [31:0] zext_ln552_45_fu_2813_p1;
wire   [31:0] shl_ln779_30_fu_2817_p2;
wire   [31:0] shl_ln779_29_fu_2807_p2;
wire   [10:0] or_ln1031_47_fu_2829_p2;
wire   [10:0] or_ln1031_48_fu_2839_p2;
wire   [10:0] or_ln1031_49_fu_2849_p2;
wire   [10:0] or_ln1031_50_fu_2859_p2;
wire   [10:0] or_ln1031_51_fu_2869_p2;
wire   [10:0] or_ln1031_52_fu_2879_p2;
wire   [10:0] or_ln1031_53_fu_2889_p2;
wire   [10:0] or_ln1031_54_fu_2899_p2;
wire   [10:0] or_ln1031_55_fu_2909_p2;
wire   [10:0] or_ln1031_56_fu_2919_p2;
wire   [10:0] or_ln1031_57_fu_2929_p2;
wire   [10:0] or_ln1031_58_fu_2939_p2;
wire   [10:0] or_ln1031_59_fu_2949_p2;
wire   [10:0] or_ln1031_60_fu_2959_p2;
wire   [10:0] or_ln1031_61_fu_2969_p2;
wire   [10:0] or_ln1031_62_fu_2979_p2;
wire  signed [15:0] sext_ln804_32_fu_2989_p1;
wire  signed [15:0] sext_ln804_33_fu_2998_p1;
wire  signed [15:0] sext_ln804_34_fu_3007_p1;
wire  signed [15:0] sext_ln804_35_fu_3016_p1;
wire  signed [15:0] sext_ln804_36_fu_3025_p1;
wire  signed [15:0] sext_ln804_37_fu_3034_p1;
wire  signed [15:0] sext_ln804_38_fu_3043_p1;
wire  signed [15:0] sext_ln804_39_fu_3052_p1;
wire  signed [15:0] sext_ln804_40_fu_3061_p1;
wire  signed [15:0] sext_ln804_41_fu_3070_p1;
wire  signed [15:0] sext_ln804_42_fu_3079_p1;
wire  signed [15:0] sext_ln804_43_fu_3088_p1;
wire  signed [15:0] sext_ln804_44_fu_3097_p1;
wire  signed [15:0] sext_ln804_45_fu_3106_p1;
wire  signed [15:0] sext_ln804_46_fu_3115_p1;
wire  signed [15:0] sext_ln804_47_fu_3124_p1;
wire  signed [15:0] sext_ln804_48_fu_3133_p1;
wire  signed [15:0] sext_ln804_49_fu_3142_p1;
wire  signed [15:0] sext_ln804_50_fu_3151_p1;
wire  signed [15:0] sext_ln804_51_fu_3160_p1;
wire  signed [15:0] sext_ln804_52_fu_3169_p1;
wire  signed [15:0] sext_ln804_53_fu_3178_p1;
wire  signed [15:0] sext_ln804_54_fu_3187_p1;
wire  signed [15:0] sext_ln804_55_fu_3196_p1;
wire  signed [15:0] sext_ln804_56_fu_3205_p1;
wire  signed [15:0] sext_ln804_57_fu_3214_p1;
wire  signed [15:0] sext_ln804_58_fu_3223_p1;
wire  signed [15:0] sext_ln804_59_fu_3232_p1;
wire  signed [15:0] sext_ln804_60_fu_3241_p1;
wire  signed [15:0] sext_ln804_61_fu_3250_p1;
wire  signed [15:0] sext_ln804_62_fu_3259_p1;
wire  signed [15:0] sext_ln804_63_fu_3268_p1;
wire   [0:0] icmp_ln804_63_fu_3272_p2;
wire   [0:0] icmp_ln804_62_fu_3263_p2;
wire   [0:0] icmp_ln804_61_fu_3254_p2;
wire   [0:0] icmp_ln804_60_fu_3245_p2;
wire   [0:0] icmp_ln804_59_fu_3236_p2;
wire   [0:0] icmp_ln804_58_fu_3227_p2;
wire   [0:0] icmp_ln804_57_fu_3218_p2;
wire   [0:0] icmp_ln804_56_fu_3209_p2;
wire   [0:0] icmp_ln804_55_fu_3200_p2;
wire   [0:0] icmp_ln804_54_fu_3191_p2;
wire   [0:0] icmp_ln804_53_fu_3182_p2;
wire   [0:0] icmp_ln804_52_fu_3173_p2;
wire   [0:0] icmp_ln804_51_fu_3164_p2;
wire   [0:0] icmp_ln804_50_fu_3155_p2;
wire   [0:0] icmp_ln804_49_fu_3146_p2;
wire   [0:0] icmp_ln804_48_fu_3137_p2;
wire   [1:0] p_Result_20_cast_fu_3361_p3;
wire   [3:0] and_ln_fu_3383_p4;
wire   [5:0] and_ln422_1_fu_3397_p4;
wire   [7:0] and_ln422_2_fu_3411_p4;
wire   [9:0] and_ln422_3_fu_3425_p4;
wire   [11:0] and_ln422_4_fu_3439_p4;
wire   [13:0] and_ln422_5_fu_3453_p4;
wire   [15:0] and_ln422_6_fu_3467_p4;
wire   [17:0] and_ln422_7_fu_3481_p4;
wire   [19:0] and_ln422_8_fu_3495_p4;
wire   [21:0] and_ln422_9_fu_3509_p4;
wire   [23:0] and_ln422_s_fu_3523_p4;
wire   [25:0] and_ln422_10_fu_3537_p4;
wire   [27:0] and_ln422_11_fu_3551_p4;
wire   [29:0] and_ln422_12_fu_3565_p4;
wire   [31:0] and_ln422_13_fu_3579_p4;
wire   [33:0] and_ln422_14_fu_3593_p4;
wire   [35:0] and_ln422_15_fu_3607_p4;
wire   [37:0] and_ln422_16_fu_3621_p4;
wire   [39:0] and_ln422_17_fu_3635_p4;
wire   [41:0] and_ln422_18_fu_3649_p4;
wire   [43:0] and_ln422_19_fu_3663_p4;
wire   [45:0] and_ln422_20_fu_3677_p4;
wire   [47:0] and_ln422_21_fu_3691_p4;
wire   [49:0] and_ln422_22_fu_3705_p4;
wire   [51:0] and_ln422_23_fu_3721_p4;
wire   [53:0] and_ln422_24_fu_3737_p4;
wire   [55:0] and_ln422_25_fu_3753_p4;
wire   [57:0] and_ln422_26_fu_3769_p4;
wire   [59:0] and_ln422_27_fu_3785_p4;
wire   [61:0] and_ln422_28_fu_3801_p4;
wire   [63:0] and_ln422_29_fu_3817_p4;
wire   [0:0] icmp_ln422_31_fu_3827_p2;
wire   [0:0] icmp_ln422_30_fu_3811_p2;
wire   [0:0] icmp_ln422_29_fu_3795_p2;
wire   [0:0] icmp_ln422_28_fu_3779_p2;
wire   [0:0] icmp_ln422_27_fu_3763_p2;
wire   [0:0] icmp_ln422_26_fu_3747_p2;
wire   [0:0] icmp_ln422_25_fu_3731_p2;
wire   [0:0] icmp_ln422_24_fu_3715_p2;
wire   [0:0] icmp_ln422_23_fu_3699_p2;
wire   [0:0] icmp_ln422_22_fu_3685_p2;
wire   [0:0] icmp_ln422_21_fu_3671_p2;
wire   [0:0] icmp_ln422_20_fu_3657_p2;
wire   [0:0] icmp_ln422_19_fu_3643_p2;
wire   [0:0] icmp_ln422_18_fu_3629_p2;
wire   [0:0] icmp_ln422_17_fu_3615_p2;
wire   [0:0] icmp_ln422_16_fu_3601_p2;
wire   [0:0] icmp_ln422_15_fu_3587_p2;
wire   [0:0] icmp_ln422_14_fu_3573_p2;
wire   [0:0] icmp_ln422_13_fu_3559_p2;
wire   [0:0] icmp_ln422_12_fu_3545_p2;
wire   [0:0] icmp_ln422_11_fu_3531_p2;
wire   [0:0] icmp_ln422_10_fu_3517_p2;
wire   [0:0] icmp_ln422_9_fu_3503_p2;
wire   [0:0] icmp_ln422_8_fu_3489_p2;
wire   [0:0] icmp_ln422_7_fu_3475_p2;
wire   [0:0] icmp_ln422_6_fu_3461_p2;
wire   [0:0] icmp_ln422_5_fu_3447_p2;
wire   [0:0] icmp_ln422_4_fu_3433_p2;
wire   [0:0] icmp_ln422_3_fu_3419_p2;
wire   [0:0] icmp_ln422_2_fu_3405_p2;
wire   [0:0] icmp_ln422_1_fu_3391_p2;
wire   [0:0] icmp_ln422_fu_3377_p2;
wire   [31:0] zext_ln552_fu_3901_p1;
wire   [31:0] shl_ln779_fu_3904_p2;
wire   [31:0] or_ln433_fu_3910_p2;
wire   [31:0] p_Result_21_s_fu_3833_p33;
wire   [31:0] and_ln433_fu_3916_p2;
wire   [5:0] r_V_fu_3367_p3;
wire   [31:0] zext_ln552_1_fu_3928_p1;
wire   [0:0] icmp_ln433_fu_3922_p2;
wire   [5:0] zext_ln628_fu_3942_p1;
wire   [5:0] lshr_ln628_fu_3946_p2;
wire   [0:0] trunc_ln186_fu_3952_p1;
wire   [4:0] tmp_219_fu_3956_p3;
wire   [31:0] zext_ln552_2_fu_3975_p1;
wire   [4:0] add_ln186_1_fu_3964_p2;
wire   [31:0] zext_ln552_3_fu_3985_p1;
wire   [31:0] shl_ln779_2_fu_3989_p2;
wire   [31:0] shl_ln779_1_fu_3979_p2;
wire   [31:0] or_ln433_1_fu_3995_p2;
wire   [31:0] and_ln433_1_fu_4001_p2;
wire   [5:0] or_ln186_fu_3969_p2;
reg   [63:0] tmp_fu_3932_p4;
wire   [31:0] zext_ln552_4_fu_4013_p1;
wire   [0:0] icmp_ln433_1_fu_4007_p2;
wire   [5:0] zext_ln628_4_fu_4027_p1;
wire   [5:0] lshr_ln628_2_fu_4031_p2;
wire   [0:0] tmp_221_fu_4037_p3;
wire   [4:0] tmp_222_fu_4045_p4;
wire   [31:0] zext_ln552_5_fu_4066_p1;
wire   [4:0] add_ln186_2_fu_4055_p2;
wire   [31:0] zext_ln552_6_fu_4076_p1;
wire   [31:0] shl_ln779_4_fu_4080_p2;
wire   [31:0] shl_ln779_3_fu_4070_p2;
wire   [31:0] or_ln433_2_fu_4086_p2;
wire   [31:0] and_ln433_2_fu_4092_p2;
wire   [5:0] or_ln186_1_fu_4060_p2;
reg   [63:0] tmp_220_fu_4017_p4;
wire   [31:0] zext_ln552_7_fu_4104_p1;
wire   [0:0] icmp_ln433_2_fu_4098_p2;
wire   [5:0] zext_ln628_5_fu_4118_p1;
wire   [5:0] lshr_ln628_3_fu_4122_p2;
wire   [1:0] trunc_ln186_2_fu_4128_p1;
wire   [4:0] tmp_224_fu_4132_p3;
wire   [31:0] zext_ln552_8_fu_4151_p1;
wire   [4:0] add_ln186_3_fu_4140_p2;
wire   [31:0] zext_ln552_9_fu_4161_p1;
wire   [31:0] shl_ln779_6_fu_4165_p2;
wire   [31:0] shl_ln779_5_fu_4155_p2;
wire   [31:0] or_ln433_3_fu_4171_p2;
wire   [31:0] and_ln433_3_fu_4177_p2;
wire   [5:0] or_ln186_2_fu_4145_p2;
reg   [63:0] tmp_223_fu_4108_p4;
wire   [31:0] zext_ln552_10_fu_4189_p1;
wire   [0:0] icmp_ln433_3_fu_4183_p2;
wire   [5:0] zext_ln628_6_fu_4203_p1;
wire   [5:0] lshr_ln628_4_fu_4207_p2;
wire   [0:0] tmp_226_fu_4213_p3;
wire   [4:0] tmp_227_fu_4221_p4;
wire   [4:0] add_ln186_4_fu_4231_p2;
wire   [31:0] zext_ln552_11_fu_4247_p1;
wire   [4:0] add_ln186_5_fu_4236_p2;
wire   [31:0] zext_ln552_12_fu_4257_p1;
wire   [31:0] shl_ln779_8_fu_4261_p2;
wire   [31:0] shl_ln779_7_fu_4251_p2;
wire   [31:0] or_ln433_4_fu_4267_p2;
wire   [31:0] and_ln433_4_fu_4273_p2;
wire   [5:0] or_ln186_3_fu_4241_p2;
reg   [63:0] tmp_225_fu_4193_p4;
wire   [31:0] zext_ln552_13_fu_4285_p1;
wire   [0:0] icmp_ln433_4_fu_4279_p2;
wire   [5:0] zext_ln628_7_fu_4299_p1;
wire   [5:0] lshr_ln628_5_fu_4303_p2;
wire   [0:0] tmp_229_fu_4309_p3;
wire   [0:0] trunc_ln186_3_fu_4317_p1;
wire   [4:0] tmp_230_fu_4321_p5;
wire   [4:0] add_ln186_6_fu_4333_p2;
wire   [31:0] zext_ln552_14_fu_4349_p1;
wire   [4:0] add_ln186_7_fu_4338_p2;
wire   [31:0] zext_ln552_15_fu_4359_p1;
wire   [31:0] shl_ln779_10_fu_4363_p2;
wire   [31:0] shl_ln779_9_fu_4353_p2;
wire   [31:0] or_ln433_5_fu_4369_p2;
wire   [31:0] and_ln433_5_fu_4375_p2;
wire   [5:0] or_ln186_4_fu_4343_p2;
reg   [63:0] tmp_228_fu_4289_p4;
wire   [31:0] zext_ln552_16_fu_4387_p1;
wire   [0:0] icmp_ln433_5_fu_4381_p2;
wire   [31:0] and_ln433_6_fu_4407_p2;
wire   [5:0] or_ln186_5_fu_4401_p2;
reg   [63:0] tmp_231_fu_4391_p4;
wire   [31:0] zext_ln552_19_fu_4417_p1;
wire   [0:0] icmp_ln433_6_fu_4412_p2;
wire   [31:0] and_ln433_7_fu_4437_p2;
wire   [5:0] or_ln186_6_fu_4431_p2;
reg   [63:0] tmp_234_fu_4421_p4;
wire   [31:0] zext_ln552_22_fu_4447_p1;
wire   [0:0] icmp_ln433_7_fu_4442_p2;
wire   [31:0] and_ln433_8_fu_4467_p2;
wire   [5:0] or_ln186_7_fu_4461_p2;
reg   [63:0] tmp_236_fu_4451_p4;
wire   [31:0] zext_ln552_25_fu_4477_p1;
wire   [0:0] icmp_ln433_8_fu_4472_p2;
wire   [31:0] and_ln433_9_fu_4497_p2;
wire   [5:0] or_ln186_8_fu_4491_p2;
reg   [63:0] tmp_239_fu_4481_p4;
wire   [31:0] zext_ln552_28_fu_4507_p1;
wire   [0:0] icmp_ln433_9_fu_4502_p2;
wire   [31:0] and_ln433_10_fu_4527_p2;
wire   [5:0] or_ln186_9_fu_4521_p2;
reg   [63:0] tmp_242_fu_4511_p4;
wire   [31:0] zext_ln552_31_fu_4537_p1;
wire   [0:0] icmp_ln433_10_fu_4532_p2;
wire   [31:0] and_ln433_11_fu_4557_p2;
wire   [5:0] or_ln186_10_fu_4551_p2;
reg   [63:0] tmp_246_fu_4541_p4;
wire   [31:0] zext_ln552_34_fu_4567_p1;
wire   [0:0] icmp_ln433_11_fu_4562_p2;
wire   [31:0] and_ln433_12_fu_4587_p2;
wire   [5:0] or_ln186_11_fu_4581_p2;
reg   [63:0] tmp_249_fu_4571_p4;
wire   [31:0] zext_ln552_37_fu_4597_p1;
wire   [0:0] icmp_ln433_12_fu_4592_p2;
wire   [31:0] and_ln433_13_fu_4617_p2;
wire   [5:0] or_ln186_12_fu_4611_p2;
reg   [63:0] tmp_252_fu_4601_p4;
wire   [31:0] zext_ln552_40_fu_4627_p1;
wire   [0:0] icmp_ln433_13_fu_4622_p2;
wire   [31:0] and_ln433_14_fu_4647_p2;
wire   [5:0] or_ln186_13_fu_4641_p2;
reg   [63:0] tmp_255_fu_4631_p4;
wire   [31:0] zext_ln552_43_fu_4657_p1;
wire   [0:0] icmp_ln433_14_fu_4652_p2;
wire   [31:0] and_ln433_15_fu_4677_p2;
wire   [5:0] or_ln186_14_fu_4671_p2;
reg   [63:0] tmp_258_fu_4661_p4;
wire   [31:0] zext_ln552_46_fu_4687_p1;
wire   [0:0] icmp_ln433_15_fu_4682_p2;
wire   [47:0] r_V_5_fu_4712_p4;
wire  signed [63:0] sext_ln1693_fu_4722_p1;
wire   [15:0] trunc_ln628_fu_4726_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2803;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 outword_V = 64'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_1314_p2 == 1'd0) & (norm_mode_read_read_fu_612_p2 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (lnot_i_i_read_read_fu_522_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter0_o_bank_idx_V_reg_1250 <= o_bank_idx_V_1;
    end else if (((~(norm_mode_read_read_fu_612_p2 == 2'd1) & ~(norm_mode_read_read_fu_612_p2 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_1314_p2 == 1'd0) & (norm_mode_read_read_fu_612_p2 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_1314_p2 == 1'd0) & (norm_mode_read_read_fu_612_p2 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (lnot_i_i_read_read_fu_522_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter0_o_bank_idx_V_reg_1250 <= ret_V_37;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_1314_p2 == 1'd0) & (norm_mode_read_read_fu_612_p2 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (lnot_i_i_read_read_fu_522_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_o_bank_offset_V_reg_1263 <= {{o_bank_offset_V_2_fu_1508_p2[13:2]}};
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_1314_p2 == 1'd0) & (norm_mode_read_read_fu_612_p2 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (lnot_i_i_read_read_fu_522_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter0_o_bank_offset_V_reg_1263 <= trunc_ln14;
    end else if (((~(norm_mode_read_read_fu_612_p2 == 2'd1) & ~(norm_mode_read_read_fu_612_p2 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_1314_p2 == 1'd0) & (norm_mode_read_read_fu_612_p2 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter0_o_bank_offset_V_reg_1263 <= trunc_ln1669_fu_1514_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2803)) begin
        if ((norm_mode_read_reg_4865 == 2'd1)) begin
            outword_V <= p_Result_20_s_fu_3277_p65;
        end else if (((norm_mode_read_reg_4865 == 2'd2) & (lnot_i_i_read_reg_4771 == 1'd1))) begin
            outword_V <= p_Result_s_fu_4730_p5;
        end else if (((norm_mode_read_reg_4865 == 2'd2) & (lnot_i_i_read_reg_4771 == 1'd0))) begin
            outword_V <= tmp_260_fu_4691_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_1314_p2 == 1'd0))) begin
            w_V_fu_514 <= add_ln840_fu_1320_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            w_V_fu_514 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_4959 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (norm_mode_read_reg_4865 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln186_18_reg_5317 <= add_ln186_18_fu_2214_p2;
        or_ln433_10_reg_5311 <= or_ln433_10_fu_2169_p2;
        or_ln433_6_reg_5287 <= or_ln433_6_fu_1901_p2;
        or_ln433_7_reg_5293 <= or_ln433_7_fu_1959_p2;
        or_ln433_8_reg_5299 <= or_ln433_8_fu_2023_p2;
        or_ln433_9_reg_5305 <= or_ln433_9_fu_2093_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_4959 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln451_reg_5323 <= add_ln451_fu_2228_p2;
        icmp_ln804_10_reg_5251 <= icmp_ln804_10_fu_1791_p2;
        icmp_ln804_11_reg_5257 <= icmp_ln804_11_fu_1800_p2;
        icmp_ln804_12_reg_5263 <= icmp_ln804_12_fu_1809_p2;
        icmp_ln804_13_reg_5269 <= icmp_ln804_13_fu_1818_p2;
        icmp_ln804_14_reg_5275 <= icmp_ln804_14_fu_1827_p2;
        icmp_ln804_15_reg_5281 <= icmp_ln804_15_fu_1836_p2;
        icmp_ln804_1_reg_5197 <= icmp_ln804_1_fu_1710_p2;
        icmp_ln804_2_reg_5203 <= icmp_ln804_2_fu_1719_p2;
        icmp_ln804_3_reg_5209 <= icmp_ln804_3_fu_1728_p2;
        icmp_ln804_4_reg_5215 <= icmp_ln804_4_fu_1737_p2;
        icmp_ln804_5_reg_5221 <= icmp_ln804_5_fu_1746_p2;
        icmp_ln804_6_reg_5227 <= icmp_ln804_6_fu_1755_p2;
        icmp_ln804_7_reg_5233 <= icmp_ln804_7_fu_1764_p2;
        icmp_ln804_8_reg_5239 <= icmp_ln804_8_fu_1773_p2;
        icmp_ln804_9_reg_5245 <= icmp_ln804_9_fu_1782_p2;
        icmp_ln804_reg_5191 <= icmp_ln804_fu_1701_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1027_reg_4959 <= icmp_ln1027_fu_1314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_4959 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln804_16_reg_5408 <= icmp_ln804_16_fu_2398_p2;
        icmp_ln804_17_reg_5414 <= icmp_ln804_17_fu_2407_p2;
        icmp_ln804_18_reg_5420 <= icmp_ln804_18_fu_2416_p2;
        icmp_ln804_19_reg_5426 <= icmp_ln804_19_fu_2425_p2;
        icmp_ln804_20_reg_5432 <= icmp_ln804_20_fu_2434_p2;
        icmp_ln804_21_reg_5438 <= icmp_ln804_21_fu_2443_p2;
        icmp_ln804_22_reg_5444 <= icmp_ln804_22_fu_2452_p2;
        icmp_ln804_23_reg_5450 <= icmp_ln804_23_fu_2461_p2;
        icmp_ln804_24_reg_5456 <= icmp_ln804_24_fu_2470_p2;
        icmp_ln804_25_reg_5462 <= icmp_ln804_25_fu_2479_p2;
        icmp_ln804_26_reg_5468 <= icmp_ln804_26_fu_2488_p2;
        icmp_ln804_27_reg_5474 <= icmp_ln804_27_fu_2497_p2;
        icmp_ln804_28_reg_5480 <= icmp_ln804_28_fu_2506_p2;
        icmp_ln804_29_reg_5486 <= icmp_ln804_29_fu_2515_p2;
        icmp_ln804_30_reg_5492 <= icmp_ln804_30_fu_2524_p2;
        icmp_ln804_31_reg_5498 <= icmp_ln804_31_fu_2533_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_4959 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln804_32_reg_5614 <= icmp_ln804_32_fu_2993_p2;
        icmp_ln804_33_reg_5620 <= icmp_ln804_33_fu_3002_p2;
        icmp_ln804_34_reg_5626 <= icmp_ln804_34_fu_3011_p2;
        icmp_ln804_35_reg_5632 <= icmp_ln804_35_fu_3020_p2;
        icmp_ln804_36_reg_5638 <= icmp_ln804_36_fu_3029_p2;
        icmp_ln804_37_reg_5644 <= icmp_ln804_37_fu_3038_p2;
        icmp_ln804_38_reg_5650 <= icmp_ln804_38_fu_3047_p2;
        icmp_ln804_39_reg_5656 <= icmp_ln804_39_fu_3056_p2;
        icmp_ln804_40_reg_5662 <= icmp_ln804_40_fu_3065_p2;
        icmp_ln804_41_reg_5668 <= icmp_ln804_41_fu_3074_p2;
        icmp_ln804_42_reg_5674 <= icmp_ln804_42_fu_3083_p2;
        icmp_ln804_43_reg_5680 <= icmp_ln804_43_fu_3092_p2;
        icmp_ln804_44_reg_5686 <= icmp_ln804_44_fu_3101_p2;
        icmp_ln804_45_reg_5692 <= icmp_ln804_45_fu_3110_p2;
        icmp_ln804_46_reg_5698 <= icmp_ln804_46_fu_3119_p2;
        icmp_ln804_47_reg_5704 <= icmp_ln804_47_fu_3128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_4959 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (norm_mode_read_reg_4865 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln433_11_reg_5504 <= or_ln433_11_fu_2561_p2;
        or_ln433_12_reg_5510 <= or_ln433_12_fu_2627_p2;
        or_ln433_13_reg_5516 <= or_ln433_13_fu_2699_p2;
        or_ln433_14_reg_5522 <= or_ln433_14_fu_2765_p2;
        or_ln433_15_reg_5528 <= or_ln433_15_fu_2823_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (norm_mode_read_reg_4865 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        poolword_V_fu_518 <= tmp_260_fu_4691_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_4963[10 : 6] <= tmp_s_fu_1326_p3[10 : 6];
        trunc_ln1669_7_reg_5101 <= trunc_ln1669_7_fu_1518_p1;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_4959 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_w_V_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_w_V_1 = w_V_fu_514;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dmem_V_ce0 = 1'b1;
    end else begin
        dmem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dmem_V_we0 = 1'b1;
    end else begin
        dmem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address0 = zext_ln1031_63_fu_2984_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address0 = zext_ln1031_47_fu_2389_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address0 = zext_ln1031_31_fu_1692_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address0 = zext_ln1031_15_fu_1499_p1;
        end else begin
            fixed_buffer_V_address0 = 'bx;
        end
    end else begin
        fixed_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address1 = zext_ln1031_62_fu_2974_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address1 = zext_ln1031_46_fu_2379_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address1 = zext_ln1031_30_fu_1682_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address1 = zext_ln1031_14_fu_1488_p1;
        end else begin
            fixed_buffer_V_address1 = 'bx;
        end
    end else begin
        fixed_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address10 = zext_ln1031_53_fu_2884_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address10 = zext_ln1031_37_fu_2289_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address10 = zext_ln1031_21_fu_1592_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address10 = zext_ln1031_5_fu_1389_p1;
        end else begin
            fixed_buffer_V_address10 = 'bx;
        end
    end else begin
        fixed_buffer_V_address10 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address11 = zext_ln1031_52_fu_2874_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address11 = zext_ln1031_36_fu_2279_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address11 = zext_ln1031_20_fu_1582_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address11 = zext_ln1031_4_fu_1378_p1;
        end else begin
            fixed_buffer_V_address11 = 'bx;
        end
    end else begin
        fixed_buffer_V_address11 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address12 = zext_ln1031_51_fu_2864_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address12 = zext_ln1031_35_fu_2269_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address12 = zext_ln1031_19_fu_1572_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address12 = zext_ln1031_3_fu_1367_p1;
        end else begin
            fixed_buffer_V_address12 = 'bx;
        end
    end else begin
        fixed_buffer_V_address12 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address13 = zext_ln1031_50_fu_2854_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address13 = zext_ln1031_34_fu_2259_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address13 = zext_ln1031_18_fu_1562_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address13 = zext_ln1031_2_fu_1356_p1;
        end else begin
            fixed_buffer_V_address13 = 'bx;
        end
    end else begin
        fixed_buffer_V_address13 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address14 = zext_ln1031_49_fu_2844_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address14 = zext_ln1031_33_fu_2249_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address14 = zext_ln1031_17_fu_1552_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address14 = zext_ln1031_1_fu_1345_p1;
        end else begin
            fixed_buffer_V_address14 = 'bx;
        end
    end else begin
        fixed_buffer_V_address14 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address15 = zext_ln1031_48_fu_2834_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address15 = zext_ln1031_32_fu_2239_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address15 = zext_ln1031_16_fu_1542_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address15 = zext_ln1031_fu_1334_p1;
        end else begin
            fixed_buffer_V_address15 = 'bx;
        end
    end else begin
        fixed_buffer_V_address15 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address2 = zext_ln1031_61_fu_2964_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address2 = zext_ln1031_45_fu_2369_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address2 = zext_ln1031_29_fu_1672_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address2 = zext_ln1031_13_fu_1477_p1;
        end else begin
            fixed_buffer_V_address2 = 'bx;
        end
    end else begin
        fixed_buffer_V_address2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address3 = zext_ln1031_60_fu_2954_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address3 = zext_ln1031_44_fu_2359_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address3 = zext_ln1031_28_fu_1662_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address3 = zext_ln1031_12_fu_1466_p1;
        end else begin
            fixed_buffer_V_address3 = 'bx;
        end
    end else begin
        fixed_buffer_V_address3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address4 = zext_ln1031_59_fu_2944_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address4 = zext_ln1031_43_fu_2349_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address4 = zext_ln1031_27_fu_1652_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address4 = zext_ln1031_11_fu_1455_p1;
        end else begin
            fixed_buffer_V_address4 = 'bx;
        end
    end else begin
        fixed_buffer_V_address4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address5 = zext_ln1031_58_fu_2934_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address5 = zext_ln1031_42_fu_2339_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address5 = zext_ln1031_26_fu_1642_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address5 = zext_ln1031_10_fu_1444_p1;
        end else begin
            fixed_buffer_V_address5 = 'bx;
        end
    end else begin
        fixed_buffer_V_address5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address6 = zext_ln1031_57_fu_2924_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address6 = zext_ln1031_41_fu_2329_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address6 = zext_ln1031_25_fu_1632_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address6 = zext_ln1031_9_fu_1433_p1;
        end else begin
            fixed_buffer_V_address6 = 'bx;
        end
    end else begin
        fixed_buffer_V_address6 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address7 = zext_ln1031_56_fu_2914_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address7 = zext_ln1031_40_fu_2319_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address7 = zext_ln1031_24_fu_1622_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address7 = zext_ln1031_8_fu_1422_p1;
        end else begin
            fixed_buffer_V_address7 = 'bx;
        end
    end else begin
        fixed_buffer_V_address7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address8 = zext_ln1031_55_fu_2904_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address8 = zext_ln1031_39_fu_2309_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address8 = zext_ln1031_23_fu_1612_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address8 = zext_ln1031_7_fu_1411_p1;
        end else begin
            fixed_buffer_V_address8 = 'bx;
        end
    end else begin
        fixed_buffer_V_address8 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            fixed_buffer_V_address9 = zext_ln1031_54_fu_2894_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            fixed_buffer_V_address9 = zext_ln1031_38_fu_2299_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            fixed_buffer_V_address9 = zext_ln1031_22_fu_1602_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            fixed_buffer_V_address9 = zext_ln1031_6_fu_1400_p1;
        end else begin
            fixed_buffer_V_address9 = 'bx;
        end
    end else begin
        fixed_buffer_V_address9 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce10 = 1'b1;
    end else begin
        fixed_buffer_V_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce11 = 1'b1;
    end else begin
        fixed_buffer_V_ce11 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce12 = 1'b1;
    end else begin
        fixed_buffer_V_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce13 = 1'b1;
    end else begin
        fixed_buffer_V_ce13 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce14 = 1'b1;
    end else begin
        fixed_buffer_V_ce14 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce15 = 1'b1;
    end else begin
        fixed_buffer_V_ce15 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce2 = 1'b1;
    end else begin
        fixed_buffer_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce3 = 1'b1;
    end else begin
        fixed_buffer_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce4 = 1'b1;
    end else begin
        fixed_buffer_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce5 = 1'b1;
    end else begin
        fixed_buffer_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce6 = 1'b1;
    end else begin
        fixed_buffer_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce7 = 1'b1;
    end else begin
        fixed_buffer_V_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce8 = 1'b1;
    end else begin
        fixed_buffer_V_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fixed_buffer_V_ce9 = 1'b1;
    end else begin
        fixed_buffer_V_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln186_10_fu_1929_p2 = (tmp_235_fu_1921_p3 + trunc_ln930_6);

assign add_ln186_11_fu_1934_p2 = (add_ln186_10_fu_1929_p2 + pool_width_V);

assign add_ln186_12_fu_1993_p2 = (tmp_238_fu_1983_p4 + trunc_ln930_7);

assign add_ln186_13_fu_1998_p2 = (add_ln186_12_fu_1993_p2 + pool_width_V);

assign add_ln186_14_fu_2063_p2 = (tmp_241_fu_2051_p5 + trunc_ln930_8);

assign add_ln186_15_fu_2068_p2 = (add_ln186_14_fu_2063_p2 + pool_width_V);

assign add_ln186_16_fu_2139_p2 = (tmp_245_fu_2125_p6 + trunc_ln930_9);

assign add_ln186_17_fu_2144_p2 = (add_ln186_16_fu_2139_p2 + pool_width_V);

assign add_ln186_18_fu_2214_p2 = (tmp_248_fu_2202_p5 + trunc_ln930_s);

assign add_ln186_19_fu_2538_p2 = (add_ln186_18_reg_5317 + pool_width_V);

assign add_ln186_1_fu_3964_p2 = (tmp_219_fu_3956_p3 + pool_width_V);

assign add_ln186_20_fu_2597_p2 = (tmp_251_fu_2587_p4 + trunc_ln930_10);

assign add_ln186_21_fu_2602_p2 = (add_ln186_20_fu_2597_p2 + pool_width_V);

assign add_ln186_22_fu_2669_p2 = (tmp_254_fu_2657_p5 + trunc_ln930_11);

assign add_ln186_23_fu_2674_p2 = (add_ln186_22_fu_2669_p2 + pool_width_V);

assign add_ln186_24_fu_2735_p2 = (tmp_257_fu_2725_p4 + trunc_ln930_12);

assign add_ln186_25_fu_2740_p2 = (add_ln186_24_fu_2735_p2 + pool_width_V);

assign add_ln186_26_fu_2793_p2 = (tmp_259_fu_2785_p3 + trunc_ln930_13);

assign add_ln186_27_fu_2798_p2 = (add_ln186_26_fu_2793_p2 + pool_width_V);

assign add_ln186_2_fu_4055_p2 = (tmp_222_fu_4045_p4 + pool_width_V);

assign add_ln186_3_fu_4140_p2 = (tmp_224_fu_4132_p3 + pool_width_V);

assign add_ln186_4_fu_4231_p2 = (tmp_227_fu_4221_p4 + trunc_ln930_3);

assign add_ln186_5_fu_4236_p2 = (add_ln186_4_fu_4231_p2 + pool_width_V);

assign add_ln186_6_fu_4333_p2 = (tmp_230_fu_4321_p5 + trunc_ln930_4);

assign add_ln186_7_fu_4338_p2 = (add_ln186_6_fu_4333_p2 + pool_width_V);

assign add_ln186_8_fu_1871_p2 = (tmp_233_fu_1861_p4 + trunc_ln930_5);

assign add_ln186_9_fu_1876_p2 = (add_ln186_8_fu_1871_p2 + pool_width_V);

assign add_ln451_fu_2228_p2 = (tmp_119_fu_2219_p4 + ap_phi_reg_pp0_iter0_o_bank_offset_V_reg_1263);

assign add_ln840_fu_1320_p2 = (ap_sig_allocacmp_w_V_1 + 5'd1);

assign and_ln422_10_fu_3537_p4 = {{{icmp_ln804_25_reg_5462}, {icmp_ln804_24_reg_5456}}, {24'd0}};

assign and_ln422_11_fu_3551_p4 = {{{icmp_ln804_27_reg_5474}, {icmp_ln804_26_reg_5468}}, {26'd0}};

assign and_ln422_12_fu_3565_p4 = {{{icmp_ln804_29_reg_5486}, {icmp_ln804_28_reg_5480}}, {28'd0}};

assign and_ln422_13_fu_3579_p4 = {{{icmp_ln804_31_reg_5498}, {icmp_ln804_30_reg_5492}}, {30'd0}};

assign and_ln422_14_fu_3593_p4 = {{{icmp_ln804_33_reg_5620}, {icmp_ln804_32_reg_5614}}, {32'd0}};

assign and_ln422_15_fu_3607_p4 = {{{icmp_ln804_35_reg_5632}, {icmp_ln804_34_reg_5626}}, {34'd0}};

assign and_ln422_16_fu_3621_p4 = {{{icmp_ln804_37_reg_5644}, {icmp_ln804_36_reg_5638}}, {36'd0}};

assign and_ln422_17_fu_3635_p4 = {{{icmp_ln804_39_reg_5656}, {icmp_ln804_38_reg_5650}}, {38'd0}};

assign and_ln422_18_fu_3649_p4 = {{{icmp_ln804_41_reg_5668}, {icmp_ln804_40_reg_5662}}, {40'd0}};

assign and_ln422_19_fu_3663_p4 = {{{icmp_ln804_43_reg_5680}, {icmp_ln804_42_reg_5674}}, {42'd0}};

assign and_ln422_1_fu_3397_p4 = {{{icmp_ln804_5_reg_5221}, {icmp_ln804_4_reg_5215}}, {4'd0}};

assign and_ln422_20_fu_3677_p4 = {{{icmp_ln804_45_reg_5692}, {icmp_ln804_44_reg_5686}}, {44'd0}};

assign and_ln422_21_fu_3691_p4 = {{{icmp_ln804_47_reg_5704}, {icmp_ln804_46_reg_5698}}, {46'd0}};

assign and_ln422_22_fu_3705_p4 = {{{icmp_ln804_49_fu_3146_p2}, {icmp_ln804_48_fu_3137_p2}}, {48'd0}};

assign and_ln422_23_fu_3721_p4 = {{{icmp_ln804_51_fu_3164_p2}, {icmp_ln804_50_fu_3155_p2}}, {50'd0}};

assign and_ln422_24_fu_3737_p4 = {{{icmp_ln804_53_fu_3182_p2}, {icmp_ln804_52_fu_3173_p2}}, {52'd0}};

assign and_ln422_25_fu_3753_p4 = {{{icmp_ln804_55_fu_3200_p2}, {icmp_ln804_54_fu_3191_p2}}, {54'd0}};

assign and_ln422_26_fu_3769_p4 = {{{icmp_ln804_57_fu_3218_p2}, {icmp_ln804_56_fu_3209_p2}}, {56'd0}};

assign and_ln422_27_fu_3785_p4 = {{{icmp_ln804_59_fu_3236_p2}, {icmp_ln804_58_fu_3227_p2}}, {58'd0}};

assign and_ln422_28_fu_3801_p4 = {{{icmp_ln804_61_fu_3254_p2}, {icmp_ln804_60_fu_3245_p2}}, {60'd0}};

assign and_ln422_29_fu_3817_p4 = {{{icmp_ln804_63_fu_3272_p2}, {icmp_ln804_62_fu_3263_p2}}, {62'd0}};

assign and_ln422_2_fu_3411_p4 = {{{icmp_ln804_7_reg_5233}, {icmp_ln804_6_reg_5227}}, {6'd0}};

assign and_ln422_3_fu_3425_p4 = {{{icmp_ln804_9_reg_5245}, {icmp_ln804_8_reg_5239}}, {8'd0}};

assign and_ln422_4_fu_3439_p4 = {{{icmp_ln804_11_reg_5257}, {icmp_ln804_10_reg_5251}}, {10'd0}};

assign and_ln422_5_fu_3453_p4 = {{{icmp_ln804_13_reg_5269}, {icmp_ln804_12_reg_5263}}, {12'd0}};

assign and_ln422_6_fu_3467_p4 = {{{icmp_ln804_15_reg_5281}, {icmp_ln804_14_reg_5275}}, {14'd0}};

assign and_ln422_7_fu_3481_p4 = {{{icmp_ln804_17_reg_5414}, {icmp_ln804_16_reg_5408}}, {16'd0}};

assign and_ln422_8_fu_3495_p4 = {{{icmp_ln804_19_reg_5426}, {icmp_ln804_18_reg_5420}}, {18'd0}};

assign and_ln422_9_fu_3509_p4 = {{{icmp_ln804_21_reg_5438}, {icmp_ln804_20_reg_5432}}, {20'd0}};

assign and_ln422_s_fu_3523_p4 = {{{icmp_ln804_23_reg_5450}, {icmp_ln804_22_reg_5444}}, {22'd0}};

assign and_ln433_10_fu_4527_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_10_reg_5311);

assign and_ln433_11_fu_4557_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_11_reg_5504);

assign and_ln433_12_fu_4587_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_12_reg_5510);

assign and_ln433_13_fu_4617_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_13_reg_5516);

assign and_ln433_14_fu_4647_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_14_reg_5522);

assign and_ln433_15_fu_4677_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_15_reg_5528);

assign and_ln433_1_fu_4001_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_1_fu_3995_p2);

assign and_ln433_2_fu_4092_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_2_fu_4086_p2);

assign and_ln433_3_fu_4177_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_3_fu_4171_p2);

assign and_ln433_4_fu_4273_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_4_fu_4267_p2);

assign and_ln433_5_fu_4375_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_5_fu_4369_p2);

assign and_ln433_6_fu_4407_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_6_reg_5287);

assign and_ln433_7_fu_4437_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_7_reg_5293);

assign and_ln433_8_fu_4467_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_8_reg_5299);

assign and_ln433_9_fu_4497_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_9_reg_5305);

assign and_ln433_fu_3916_p2 = (p_Result_21_s_fu_3833_p33 & or_ln433_fu_3910_p2);

assign and_ln_fu_3383_p4 = {{{icmp_ln804_3_reg_5209}, {icmp_ln804_2_reg_5203}}, {2'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2803 = ((icmp_ln1027_reg_4959 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign dmem_V_address0 = zext_ln451_fu_4754_p1;

assign dmem_V_d0 = outword_V;

assign grp_fu_1276_p2 = ($signed(3'd5) - $signed(conv570_cast));

assign grp_fu_1281_p2 = ($signed(3'd5) - $signed(conv570_cast));

assign grp_fu_1286_p2 = ($signed(3'd5) - $signed(conv570_cast));

assign grp_fu_1291_p2 = ($signed(3'd5) - $signed(conv570_cast));

assign grp_fu_1296_p2 = ($signed(3'd5) - $signed(conv570_cast));

assign icmp_ln1027_fu_1314_p2 = ((ap_sig_allocacmp_w_V_1 == words_per_image_V) ? 1'b1 : 1'b0);

assign icmp_ln422_10_fu_3517_p2 = ((and_ln422_9_fu_3509_p4 == 22'd3145728) ? 1'b1 : 1'b0);

assign icmp_ln422_11_fu_3531_p2 = ((and_ln422_s_fu_3523_p4 == 24'd12582912) ? 1'b1 : 1'b0);

assign icmp_ln422_12_fu_3545_p2 = ((and_ln422_10_fu_3537_p4 == 26'd50331648) ? 1'b1 : 1'b0);

assign icmp_ln422_13_fu_3559_p2 = ((and_ln422_11_fu_3551_p4 == 28'd201326592) ? 1'b1 : 1'b0);

assign icmp_ln422_14_fu_3573_p2 = ((and_ln422_12_fu_3565_p4 == 30'd805306368) ? 1'b1 : 1'b0);

assign icmp_ln422_15_fu_3587_p2 = ((and_ln422_13_fu_3579_p4 == 32'd3221225472) ? 1'b1 : 1'b0);

assign icmp_ln422_16_fu_3601_p2 = ((and_ln422_14_fu_3593_p4 == 34'd12884901888) ? 1'b1 : 1'b0);

assign icmp_ln422_17_fu_3615_p2 = ((and_ln422_15_fu_3607_p4 == 36'd51539607552) ? 1'b1 : 1'b0);

assign icmp_ln422_18_fu_3629_p2 = ((and_ln422_16_fu_3621_p4 == 38'd206158430208) ? 1'b1 : 1'b0);

assign icmp_ln422_19_fu_3643_p2 = ((and_ln422_17_fu_3635_p4 == 40'd824633720832) ? 1'b1 : 1'b0);

assign icmp_ln422_1_fu_3391_p2 = ((and_ln_fu_3383_p4 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln422_20_fu_3657_p2 = ((and_ln422_18_fu_3649_p4 == 42'd3298534883328) ? 1'b1 : 1'b0);

assign icmp_ln422_21_fu_3671_p2 = ((and_ln422_19_fu_3663_p4 == 44'd13194139533312) ? 1'b1 : 1'b0);

assign icmp_ln422_22_fu_3685_p2 = ((and_ln422_20_fu_3677_p4 == 46'd52776558133248) ? 1'b1 : 1'b0);

assign icmp_ln422_23_fu_3699_p2 = ((and_ln422_21_fu_3691_p4 == 48'd211106232532992) ? 1'b1 : 1'b0);

assign icmp_ln422_24_fu_3715_p2 = ((and_ln422_22_fu_3705_p4 == 50'd844424930131968) ? 1'b1 : 1'b0);

assign icmp_ln422_25_fu_3731_p2 = ((and_ln422_23_fu_3721_p4 == 52'd3377699720527872) ? 1'b1 : 1'b0);

assign icmp_ln422_26_fu_3747_p2 = ((and_ln422_24_fu_3737_p4 == 54'd13510798882111488) ? 1'b1 : 1'b0);

assign icmp_ln422_27_fu_3763_p2 = ((and_ln422_25_fu_3753_p4 == 56'd54043195528445952) ? 1'b1 : 1'b0);

assign icmp_ln422_28_fu_3779_p2 = ((and_ln422_26_fu_3769_p4 == 58'd216172782113783808) ? 1'b1 : 1'b0);

assign icmp_ln422_29_fu_3795_p2 = ((and_ln422_27_fu_3785_p4 == 60'd864691128455135232) ? 1'b1 : 1'b0);

assign icmp_ln422_2_fu_3405_p2 = ((and_ln422_1_fu_3397_p4 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln422_30_fu_3811_p2 = ((and_ln422_28_fu_3801_p4 == 62'd3458764513820540928) ? 1'b1 : 1'b0);

assign icmp_ln422_31_fu_3827_p2 = ((and_ln422_29_fu_3817_p4 == 64'd13835058055282163712) ? 1'b1 : 1'b0);

assign icmp_ln422_3_fu_3419_p2 = ((and_ln422_2_fu_3411_p4 == 8'd192) ? 1'b1 : 1'b0);

assign icmp_ln422_4_fu_3433_p2 = ((and_ln422_3_fu_3425_p4 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln422_5_fu_3447_p2 = ((and_ln422_4_fu_3439_p4 == 12'd3072) ? 1'b1 : 1'b0);

assign icmp_ln422_6_fu_3461_p2 = ((and_ln422_5_fu_3453_p4 == 14'd12288) ? 1'b1 : 1'b0);

assign icmp_ln422_7_fu_3475_p2 = ((and_ln422_6_fu_3467_p4 == 16'd49152) ? 1'b1 : 1'b0);

assign icmp_ln422_8_fu_3489_p2 = ((and_ln422_7_fu_3481_p4 == 18'd196608) ? 1'b1 : 1'b0);

assign icmp_ln422_9_fu_3503_p2 = ((and_ln422_8_fu_3495_p4 == 20'd786432) ? 1'b1 : 1'b0);

assign icmp_ln422_fu_3377_p2 = ((p_Result_20_cast_fu_3361_p3 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln433_10_fu_4532_p2 = ((and_ln433_10_fu_4527_p2 == or_ln433_10_reg_5311) ? 1'b1 : 1'b0);

assign icmp_ln433_11_fu_4562_p2 = ((and_ln433_11_fu_4557_p2 == or_ln433_11_reg_5504) ? 1'b1 : 1'b0);

assign icmp_ln433_12_fu_4592_p2 = ((and_ln433_12_fu_4587_p2 == or_ln433_12_reg_5510) ? 1'b1 : 1'b0);

assign icmp_ln433_13_fu_4622_p2 = ((and_ln433_13_fu_4617_p2 == or_ln433_13_reg_5516) ? 1'b1 : 1'b0);

assign icmp_ln433_14_fu_4652_p2 = ((and_ln433_14_fu_4647_p2 == or_ln433_14_reg_5522) ? 1'b1 : 1'b0);

assign icmp_ln433_15_fu_4682_p2 = ((and_ln433_15_fu_4677_p2 == or_ln433_15_reg_5528) ? 1'b1 : 1'b0);

assign icmp_ln433_1_fu_4007_p2 = ((and_ln433_1_fu_4001_p2 == or_ln433_1_fu_3995_p2) ? 1'b1 : 1'b0);

assign icmp_ln433_2_fu_4098_p2 = ((and_ln433_2_fu_4092_p2 == or_ln433_2_fu_4086_p2) ? 1'b1 : 1'b0);

assign icmp_ln433_3_fu_4183_p2 = ((and_ln433_3_fu_4177_p2 == or_ln433_3_fu_4171_p2) ? 1'b1 : 1'b0);

assign icmp_ln433_4_fu_4279_p2 = ((and_ln433_4_fu_4273_p2 == or_ln433_4_fu_4267_p2) ? 1'b1 : 1'b0);

assign icmp_ln433_5_fu_4381_p2 = ((and_ln433_5_fu_4375_p2 == or_ln433_5_fu_4369_p2) ? 1'b1 : 1'b0);

assign icmp_ln433_6_fu_4412_p2 = ((and_ln433_6_fu_4407_p2 == or_ln433_6_reg_5287) ? 1'b1 : 1'b0);

assign icmp_ln433_7_fu_4442_p2 = ((and_ln433_7_fu_4437_p2 == or_ln433_7_reg_5293) ? 1'b1 : 1'b0);

assign icmp_ln433_8_fu_4472_p2 = ((and_ln433_8_fu_4467_p2 == or_ln433_8_reg_5299) ? 1'b1 : 1'b0);

assign icmp_ln433_9_fu_4502_p2 = ((and_ln433_9_fu_4497_p2 == or_ln433_9_reg_5305) ? 1'b1 : 1'b0);

assign icmp_ln433_fu_3922_p2 = ((and_ln433_fu_3916_p2 == or_ln433_fu_3910_p2) ? 1'b1 : 1'b0);

assign icmp_ln804_10_fu_1791_p2 = (($signed(sext_ln804_10_fu_1787_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_11_fu_1800_p2 = (($signed(sext_ln804_11_fu_1796_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_12_fu_1809_p2 = (($signed(sext_ln804_12_fu_1805_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_13_fu_1818_p2 = (($signed(sext_ln804_13_fu_1814_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_14_fu_1827_p2 = (($signed(sext_ln804_14_fu_1823_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_15_fu_1836_p2 = (($signed(sext_ln804_15_fu_1832_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_16_fu_2398_p2 = (($signed(sext_ln804_16_fu_2394_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_17_fu_2407_p2 = (($signed(sext_ln804_17_fu_2403_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_18_fu_2416_p2 = (($signed(sext_ln804_18_fu_2412_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_19_fu_2425_p2 = (($signed(sext_ln804_19_fu_2421_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_1_fu_1710_p2 = (($signed(sext_ln804_1_fu_1706_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_20_fu_2434_p2 = (($signed(sext_ln804_20_fu_2430_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_21_fu_2443_p2 = (($signed(sext_ln804_21_fu_2439_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_22_fu_2452_p2 = (($signed(sext_ln804_22_fu_2448_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_23_fu_2461_p2 = (($signed(sext_ln804_23_fu_2457_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_24_fu_2470_p2 = (($signed(sext_ln804_24_fu_2466_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_25_fu_2479_p2 = (($signed(sext_ln804_25_fu_2475_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_26_fu_2488_p2 = (($signed(sext_ln804_26_fu_2484_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_27_fu_2497_p2 = (($signed(sext_ln804_27_fu_2493_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_28_fu_2506_p2 = (($signed(sext_ln804_28_fu_2502_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_29_fu_2515_p2 = (($signed(sext_ln804_29_fu_2511_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_2_fu_1719_p2 = (($signed(sext_ln804_2_fu_1715_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_30_fu_2524_p2 = (($signed(sext_ln804_30_fu_2520_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_31_fu_2533_p2 = (($signed(sext_ln804_31_fu_2529_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_32_fu_2993_p2 = (($signed(sext_ln804_32_fu_2989_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_33_fu_3002_p2 = (($signed(sext_ln804_33_fu_2998_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_34_fu_3011_p2 = (($signed(sext_ln804_34_fu_3007_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_35_fu_3020_p2 = (($signed(sext_ln804_35_fu_3016_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_36_fu_3029_p2 = (($signed(sext_ln804_36_fu_3025_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_37_fu_3038_p2 = (($signed(sext_ln804_37_fu_3034_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_38_fu_3047_p2 = (($signed(sext_ln804_38_fu_3043_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_39_fu_3056_p2 = (($signed(sext_ln804_39_fu_3052_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_3_fu_1728_p2 = (($signed(sext_ln804_3_fu_1724_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_40_fu_3065_p2 = (($signed(sext_ln804_40_fu_3061_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_41_fu_3074_p2 = (($signed(sext_ln804_41_fu_3070_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_42_fu_3083_p2 = (($signed(sext_ln804_42_fu_3079_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_43_fu_3092_p2 = (($signed(sext_ln804_43_fu_3088_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_44_fu_3101_p2 = (($signed(sext_ln804_44_fu_3097_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_45_fu_3110_p2 = (($signed(sext_ln804_45_fu_3106_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_46_fu_3119_p2 = (($signed(sext_ln804_46_fu_3115_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_47_fu_3128_p2 = (($signed(sext_ln804_47_fu_3124_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_48_fu_3137_p2 = (($signed(sext_ln804_48_fu_3133_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_49_fu_3146_p2 = (($signed(sext_ln804_49_fu_3142_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_4_fu_1737_p2 = (($signed(sext_ln804_4_fu_1733_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_50_fu_3155_p2 = (($signed(sext_ln804_50_fu_3151_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_51_fu_3164_p2 = (($signed(sext_ln804_51_fu_3160_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_52_fu_3173_p2 = (($signed(sext_ln804_52_fu_3169_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_53_fu_3182_p2 = (($signed(sext_ln804_53_fu_3178_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_54_fu_3191_p2 = (($signed(sext_ln804_54_fu_3187_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_55_fu_3200_p2 = (($signed(sext_ln804_55_fu_3196_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_56_fu_3209_p2 = (($signed(sext_ln804_56_fu_3205_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_57_fu_3218_p2 = (($signed(sext_ln804_57_fu_3214_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_58_fu_3227_p2 = (($signed(sext_ln804_58_fu_3223_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_59_fu_3236_p2 = (($signed(sext_ln804_59_fu_3232_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_5_fu_1746_p2 = (($signed(sext_ln804_5_fu_1742_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_60_fu_3245_p2 = (($signed(sext_ln804_60_fu_3241_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_61_fu_3254_p2 = (($signed(sext_ln804_61_fu_3250_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_62_fu_3263_p2 = (($signed(sext_ln804_62_fu_3259_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_63_fu_3272_p2 = (($signed(sext_ln804_63_fu_3268_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_6_fu_1755_p2 = (($signed(sext_ln804_6_fu_1751_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_7_fu_1764_p2 = (($signed(sext_ln804_7_fu_1760_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_8_fu_1773_p2 = (($signed(sext_ln804_8_fu_1769_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_9_fu_1782_p2 = (($signed(sext_ln804_9_fu_1778_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign icmp_ln804_fu_1701_p2 = (($signed(sext_ln804_fu_1697_p1) < $signed(nc)) ? 1'b1 : 1'b0);

assign lnot_i_i_read_read_fu_522_p2 = lnot_i_i;

assign lnot_i_i_read_reg_4771 = lnot_i_i;

assign lshr_ln628_10_fu_2103_p2 = 6'd63 >> zext_ln628_12_fu_2099_p1;

assign lshr_ln628_11_fu_2184_p2 = 6'd63 >> zext_ln628_13_fu_2180_p1;

assign lshr_ln628_12_fu_2571_p2 = 6'd63 >> zext_ln628_14_fu_2567_p1;

assign lshr_ln628_13_fu_2637_p2 = 6'd63 >> zext_ln628_15_fu_2633_p1;

assign lshr_ln628_14_fu_2709_p2 = 6'd63 >> zext_ln628_16_fu_2705_p1;

assign lshr_ln628_15_fu_2775_p2 = 6'd63 >> zext_ln628_17_fu_2771_p1;

assign lshr_ln628_2_fu_4031_p2 = 6'd63 >> zext_ln628_4_fu_4027_p1;

assign lshr_ln628_3_fu_4122_p2 = 6'd63 >> zext_ln628_5_fu_4118_p1;

assign lshr_ln628_4_fu_4207_p2 = 6'd63 >> zext_ln628_6_fu_4203_p1;

assign lshr_ln628_5_fu_4303_p2 = 6'd63 >> zext_ln628_7_fu_4299_p1;

assign lshr_ln628_6_fu_1845_p2 = 6'd63 >> zext_ln628_8_fu_1841_p1;

assign lshr_ln628_7_fu_1911_p2 = 6'd63 >> zext_ln628_9_fu_1907_p1;

assign lshr_ln628_8_fu_1969_p2 = 6'd63 >> zext_ln628_10_fu_1965_p1;

assign lshr_ln628_9_fu_2033_p2 = 6'd63 >> zext_ln628_11_fu_2029_p1;

assign lshr_ln628_fu_3946_p2 = 6'd63 >> zext_ln628_fu_3942_p1;

assign norm_mode_read_read_fu_612_p2 = norm_mode;

assign norm_mode_read_reg_4865 = norm_mode;

assign o_bank_offset_V_2_fu_1508_p2 = (zext_ln1514_fu_1504_p1 + mul_ln186);

assign or_ln1031_10_fu_1449_p2 = (tmp_s_fu_1326_p3 | 11'd11);

assign or_ln1031_11_fu_1460_p2 = (tmp_s_fu_1326_p3 | 11'd12);

assign or_ln1031_12_fu_1471_p2 = (tmp_s_fu_1326_p3 | 11'd13);

assign or_ln1031_13_fu_1482_p2 = (tmp_s_fu_1326_p3 | 11'd14);

assign or_ln1031_14_fu_1493_p2 = (tmp_s_fu_1326_p3 | 11'd15);

assign or_ln1031_15_fu_1537_p2 = (tmp_s_reg_4963 | 11'd16);

assign or_ln1031_16_fu_1547_p2 = (tmp_s_reg_4963 | 11'd17);

assign or_ln1031_17_fu_1557_p2 = (tmp_s_reg_4963 | 11'd18);

assign or_ln1031_18_fu_1567_p2 = (tmp_s_reg_4963 | 11'd19);

assign or_ln1031_19_fu_1577_p2 = (tmp_s_reg_4963 | 11'd20);

assign or_ln1031_1_fu_1350_p2 = (tmp_s_fu_1326_p3 | 11'd2);

assign or_ln1031_20_fu_1587_p2 = (tmp_s_reg_4963 | 11'd21);

assign or_ln1031_21_fu_1597_p2 = (tmp_s_reg_4963 | 11'd22);

assign or_ln1031_22_fu_1607_p2 = (tmp_s_reg_4963 | 11'd23);

assign or_ln1031_23_fu_1617_p2 = (tmp_s_reg_4963 | 11'd24);

assign or_ln1031_24_fu_1627_p2 = (tmp_s_reg_4963 | 11'd25);

assign or_ln1031_25_fu_1637_p2 = (tmp_s_reg_4963 | 11'd26);

assign or_ln1031_26_fu_1647_p2 = (tmp_s_reg_4963 | 11'd27);

assign or_ln1031_27_fu_1657_p2 = (tmp_s_reg_4963 | 11'd28);

assign or_ln1031_28_fu_1667_p2 = (tmp_s_reg_4963 | 11'd29);

assign or_ln1031_29_fu_1677_p2 = (tmp_s_reg_4963 | 11'd30);

assign or_ln1031_2_fu_1361_p2 = (tmp_s_fu_1326_p3 | 11'd3);

assign or_ln1031_30_fu_1687_p2 = (tmp_s_reg_4963 | 11'd31);

assign or_ln1031_31_fu_2234_p2 = (tmp_s_reg_4963 | 11'd32);

assign or_ln1031_32_fu_2244_p2 = (tmp_s_reg_4963 | 11'd33);

assign or_ln1031_33_fu_2254_p2 = (tmp_s_reg_4963 | 11'd34);

assign or_ln1031_34_fu_2264_p2 = (tmp_s_reg_4963 | 11'd35);

assign or_ln1031_35_fu_2274_p2 = (tmp_s_reg_4963 | 11'd36);

assign or_ln1031_36_fu_2284_p2 = (tmp_s_reg_4963 | 11'd37);

assign or_ln1031_37_fu_2294_p2 = (tmp_s_reg_4963 | 11'd38);

assign or_ln1031_38_fu_2304_p2 = (tmp_s_reg_4963 | 11'd39);

assign or_ln1031_39_fu_2314_p2 = (tmp_s_reg_4963 | 11'd40);

assign or_ln1031_3_fu_1372_p2 = (tmp_s_fu_1326_p3 | 11'd4);

assign or_ln1031_40_fu_2324_p2 = (tmp_s_reg_4963 | 11'd41);

assign or_ln1031_41_fu_2334_p2 = (tmp_s_reg_4963 | 11'd42);

assign or_ln1031_42_fu_2344_p2 = (tmp_s_reg_4963 | 11'd43);

assign or_ln1031_43_fu_2354_p2 = (tmp_s_reg_4963 | 11'd44);

assign or_ln1031_44_fu_2364_p2 = (tmp_s_reg_4963 | 11'd45);

assign or_ln1031_45_fu_2374_p2 = (tmp_s_reg_4963 | 11'd46);

assign or_ln1031_46_fu_2384_p2 = (tmp_s_reg_4963 | 11'd47);

assign or_ln1031_47_fu_2829_p2 = (tmp_s_reg_4963 | 11'd48);

assign or_ln1031_48_fu_2839_p2 = (tmp_s_reg_4963 | 11'd49);

assign or_ln1031_49_fu_2849_p2 = (tmp_s_reg_4963 | 11'd50);

assign or_ln1031_4_fu_1383_p2 = (tmp_s_fu_1326_p3 | 11'd5);

assign or_ln1031_50_fu_2859_p2 = (tmp_s_reg_4963 | 11'd51);

assign or_ln1031_51_fu_2869_p2 = (tmp_s_reg_4963 | 11'd52);

assign or_ln1031_52_fu_2879_p2 = (tmp_s_reg_4963 | 11'd53);

assign or_ln1031_53_fu_2889_p2 = (tmp_s_reg_4963 | 11'd54);

assign or_ln1031_54_fu_2899_p2 = (tmp_s_reg_4963 | 11'd55);

assign or_ln1031_55_fu_2909_p2 = (tmp_s_reg_4963 | 11'd56);

assign or_ln1031_56_fu_2919_p2 = (tmp_s_reg_4963 | 11'd57);

assign or_ln1031_57_fu_2929_p2 = (tmp_s_reg_4963 | 11'd58);

assign or_ln1031_58_fu_2939_p2 = (tmp_s_reg_4963 | 11'd59);

assign or_ln1031_59_fu_2949_p2 = (tmp_s_reg_4963 | 11'd60);

assign or_ln1031_5_fu_1394_p2 = (tmp_s_fu_1326_p3 | 11'd6);

assign or_ln1031_60_fu_2959_p2 = (tmp_s_reg_4963 | 11'd61);

assign or_ln1031_61_fu_2969_p2 = (tmp_s_reg_4963 | 11'd62);

assign or_ln1031_62_fu_2979_p2 = (tmp_s_reg_4963 | 11'd63);

assign or_ln1031_6_fu_1405_p2 = (tmp_s_fu_1326_p3 | 11'd7);

assign or_ln1031_7_fu_1416_p2 = (tmp_s_fu_1326_p3 | 11'd8);

assign or_ln1031_8_fu_1427_p2 = (tmp_s_fu_1326_p3 | 11'd9);

assign or_ln1031_9_fu_1438_p2 = (tmp_s_fu_1326_p3 | 11'd10);

assign or_ln1031_fu_1339_p2 = (tmp_s_fu_1326_p3 | 11'd1);

assign or_ln186_10_fu_4551_p2 = (r_V_fu_3367_p3 | 6'd11);

assign or_ln186_11_fu_4581_p2 = (r_V_fu_3367_p3 | 6'd12);

assign or_ln186_12_fu_4611_p2 = (r_V_fu_3367_p3 | 6'd13);

assign or_ln186_13_fu_4641_p2 = (r_V_fu_3367_p3 | 6'd14);

assign or_ln186_14_fu_4671_p2 = (r_V_fu_3367_p3 | 6'd15);

assign or_ln186_1_fu_4060_p2 = (r_V_fu_3367_p3 | 6'd2);

assign or_ln186_2_fu_4145_p2 = (r_V_fu_3367_p3 | 6'd3);

assign or_ln186_3_fu_4241_p2 = (r_V_fu_3367_p3 | 6'd4);

assign or_ln186_4_fu_4343_p2 = (r_V_fu_3367_p3 | 6'd5);

assign or_ln186_5_fu_4401_p2 = (r_V_fu_3367_p3 | 6'd6);

assign or_ln186_6_fu_4431_p2 = (r_V_fu_3367_p3 | 6'd7);

assign or_ln186_7_fu_4461_p2 = (r_V_fu_3367_p3 | 6'd8);

assign or_ln186_8_fu_4491_p2 = (r_V_fu_3367_p3 | 6'd9);

assign or_ln186_9_fu_4521_p2 = (r_V_fu_3367_p3 | 6'd10);

assign or_ln186_fu_3969_p2 = (r_V_fu_3367_p3 | 6'd1);

assign or_ln433_10_fu_2169_p2 = (shl_ln779_20_fu_2163_p2 | shl_ln779_19_fu_2153_p2);

assign or_ln433_11_fu_2561_p2 = (shl_ln779_22_fu_2555_p2 | shl_ln779_21_fu_2545_p2);

assign or_ln433_12_fu_2627_p2 = (shl_ln779_24_fu_2621_p2 | shl_ln779_23_fu_2611_p2);

assign or_ln433_13_fu_2699_p2 = (shl_ln779_26_fu_2693_p2 | shl_ln779_25_fu_2683_p2);

assign or_ln433_14_fu_2765_p2 = (shl_ln779_28_fu_2759_p2 | shl_ln779_27_fu_2749_p2);

assign or_ln433_15_fu_2823_p2 = (shl_ln779_30_fu_2817_p2 | shl_ln779_29_fu_2807_p2);

assign or_ln433_1_fu_3995_p2 = (shl_ln779_2_fu_3989_p2 | shl_ln779_1_fu_3979_p2);

assign or_ln433_2_fu_4086_p2 = (shl_ln779_4_fu_4080_p2 | shl_ln779_3_fu_4070_p2);

assign or_ln433_3_fu_4171_p2 = (shl_ln779_6_fu_4165_p2 | shl_ln779_5_fu_4155_p2);

assign or_ln433_4_fu_4267_p2 = (shl_ln779_8_fu_4261_p2 | shl_ln779_7_fu_4251_p2);

assign or_ln433_5_fu_4369_p2 = (shl_ln779_9_fu_4353_p2 | shl_ln779_10_fu_4363_p2);

assign or_ln433_6_fu_1901_p2 = (shl_ln779_12_fu_1895_p2 | shl_ln779_11_fu_1885_p2);

assign or_ln433_7_fu_1959_p2 = (shl_ln779_14_fu_1953_p2 | shl_ln779_13_fu_1943_p2);

assign or_ln433_8_fu_2023_p2 = (shl_ln779_16_fu_2017_p2 | shl_ln779_15_fu_2007_p2);

assign or_ln433_9_fu_2093_p2 = (shl_ln779_18_fu_2087_p2 | shl_ln779_17_fu_2077_p2);

assign or_ln433_fu_3910_p2 = (shl_ln779_fu_3904_p2 | 32'd1);

assign p_Result_20_cast_fu_3361_p3 = {{icmp_ln804_1_reg_5197}, {icmp_ln804_reg_5191}};

assign p_Result_20_s_fu_3277_p65 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{icmp_ln804_63_fu_3272_p2}, {icmp_ln804_62_fu_3263_p2}}, {icmp_ln804_61_fu_3254_p2}}, {icmp_ln804_60_fu_3245_p2}}, {icmp_ln804_59_fu_3236_p2}}, {icmp_ln804_58_fu_3227_p2}}, {icmp_ln804_57_fu_3218_p2}}, {icmp_ln804_56_fu_3209_p2}}, {icmp_ln804_55_fu_3200_p2}}, {icmp_ln804_54_fu_3191_p2}}, {icmp_ln804_53_fu_3182_p2}}, {icmp_ln804_52_fu_3173_p2}}, {icmp_ln804_51_fu_3164_p2}}, {icmp_ln804_50_fu_3155_p2}}, {icmp_ln804_49_fu_3146_p2}}, {icmp_ln804_48_fu_3137_p2}}, {icmp_ln804_47_reg_5704}}, {icmp_ln804_46_reg_5698}}, {icmp_ln804_45_reg_5692}}, {icmp_ln804_44_reg_5686}}, {icmp_ln804_43_reg_5680}}, {icmp_ln804_42_reg_5674}}, {icmp_ln804_41_reg_5668}}, {icmp_ln804_40_reg_5662}}, {icmp_ln804_39_reg_5656}}, {icmp_ln804_38_reg_5650}}, {icmp_ln804_37_reg_5644}}, {icmp_ln804_36_reg_5638}}, {icmp_ln804_35_reg_5632}}, {icmp_ln804_34_reg_5626}}, {icmp_ln804_33_reg_5620}}, {icmp_ln804_32_reg_5614}}, {icmp_ln804_31_reg_5498}}, {icmp_ln804_30_reg_5492}}, {icmp_ln804_29_reg_5486}}, {icmp_ln804_28_reg_5480}}, {icmp_ln804_27_reg_5474}}, {icmp_ln804_26_reg_5468}}, {icmp_ln804_25_reg_5462}}, {icmp_ln804_24_reg_5456}}, {icmp_ln804_23_reg_5450}}, {icmp_ln804_22_reg_5444}}, {icmp_ln804_21_reg_5438}}, {icmp_ln804_20_reg_5432}}, {icmp_ln804_19_reg_5426}}, {icmp_ln804_18_reg_5420}}, {icmp_ln804_17_reg_5414}}, {icmp_ln804_16_reg_5408}}, {icmp_ln804_15_reg_5281}}, {icmp_ln804_14_reg_5275}}, {icmp_ln804_13_reg_5269}}, {icmp_ln804_12_reg_5263}}, {icmp_ln804_11_reg_5257}}, {icmp_ln804_10_reg_5251}}, {icmp_ln804_9_reg_5245}}, {icmp_ln804_8_reg_5239}}, {icmp_ln804_7_reg_5233}}, {icmp_ln804_6_reg_5227}}, {icmp_ln804_5_reg_5221}}, {icmp_ln804_4_reg_5215}}, {icmp_ln804_3_reg_5209}}, {icmp_ln804_2_reg_5203}}, {icmp_ln804_1_reg_5197}}, {icmp_ln804_reg_5191}};

assign p_Result_21_s_fu_3833_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{icmp_ln422_31_fu_3827_p2}, {icmp_ln422_30_fu_3811_p2}}, {icmp_ln422_29_fu_3795_p2}}, {icmp_ln422_28_fu_3779_p2}}, {icmp_ln422_27_fu_3763_p2}}, {icmp_ln422_26_fu_3747_p2}}, {icmp_ln422_25_fu_3731_p2}}, {icmp_ln422_24_fu_3715_p2}}, {icmp_ln422_23_fu_3699_p2}}, {icmp_ln422_22_fu_3685_p2}}, {icmp_ln422_21_fu_3671_p2}}, {icmp_ln422_20_fu_3657_p2}}, {icmp_ln422_19_fu_3643_p2}}, {icmp_ln422_18_fu_3629_p2}}, {icmp_ln422_17_fu_3615_p2}}, {icmp_ln422_16_fu_3601_p2}}, {icmp_ln422_15_fu_3587_p2}}, {icmp_ln422_14_fu_3573_p2}}, {icmp_ln422_13_fu_3559_p2}}, {icmp_ln422_12_fu_3545_p2}}, {icmp_ln422_11_fu_3531_p2}}, {icmp_ln422_10_fu_3517_p2}}, {icmp_ln422_9_fu_3503_p2}}, {icmp_ln422_8_fu_3489_p2}}, {icmp_ln422_7_fu_3475_p2}}, {icmp_ln422_6_fu_3461_p2}}, {icmp_ln422_5_fu_3447_p2}}, {icmp_ln422_4_fu_3433_p2}}, {icmp_ln422_3_fu_3419_p2}}, {icmp_ln422_2_fu_3405_p2}}, {icmp_ln422_1_fu_3391_p2}}, {icmp_ln422_fu_3377_p2}};

assign p_Result_s_fu_4730_p5 = {{trunc_ln628_fu_4726_p1}, {sext_ln1693_fu_4722_p1[47:0]}};

assign r_V_5_fu_4712_p4 = {{outword_V[63:16]}};

assign r_V_fu_3367_p3 = {{trunc_ln1669_7_reg_5101}, {4'd0}};

assign sext_ln1693_fu_4722_p1 = $signed(r_V_5_fu_4712_p4);

assign sext_ln804_10_fu_1787_p1 = $signed(fixed_buffer_V_q5);

assign sext_ln804_11_fu_1796_p1 = $signed(fixed_buffer_V_q4);

assign sext_ln804_12_fu_1805_p1 = $signed(fixed_buffer_V_q3);

assign sext_ln804_13_fu_1814_p1 = $signed(fixed_buffer_V_q2);

assign sext_ln804_14_fu_1823_p1 = $signed(fixed_buffer_V_q1);

assign sext_ln804_15_fu_1832_p1 = $signed(fixed_buffer_V_q0);

assign sext_ln804_16_fu_2394_p1 = $signed(fixed_buffer_V_q15);

assign sext_ln804_17_fu_2403_p1 = $signed(fixed_buffer_V_q14);

assign sext_ln804_18_fu_2412_p1 = $signed(fixed_buffer_V_q13);

assign sext_ln804_19_fu_2421_p1 = $signed(fixed_buffer_V_q12);

assign sext_ln804_1_fu_1706_p1 = $signed(fixed_buffer_V_q14);

assign sext_ln804_20_fu_2430_p1 = $signed(fixed_buffer_V_q11);

assign sext_ln804_21_fu_2439_p1 = $signed(fixed_buffer_V_q10);

assign sext_ln804_22_fu_2448_p1 = $signed(fixed_buffer_V_q9);

assign sext_ln804_23_fu_2457_p1 = $signed(fixed_buffer_V_q8);

assign sext_ln804_24_fu_2466_p1 = $signed(fixed_buffer_V_q7);

assign sext_ln804_25_fu_2475_p1 = $signed(fixed_buffer_V_q6);

assign sext_ln804_26_fu_2484_p1 = $signed(fixed_buffer_V_q5);

assign sext_ln804_27_fu_2493_p1 = $signed(fixed_buffer_V_q4);

assign sext_ln804_28_fu_2502_p1 = $signed(fixed_buffer_V_q3);

assign sext_ln804_29_fu_2511_p1 = $signed(fixed_buffer_V_q2);

assign sext_ln804_2_fu_1715_p1 = $signed(fixed_buffer_V_q13);

assign sext_ln804_30_fu_2520_p1 = $signed(fixed_buffer_V_q1);

assign sext_ln804_31_fu_2529_p1 = $signed(fixed_buffer_V_q0);

assign sext_ln804_32_fu_2989_p1 = $signed(fixed_buffer_V_q15);

assign sext_ln804_33_fu_2998_p1 = $signed(fixed_buffer_V_q14);

assign sext_ln804_34_fu_3007_p1 = $signed(fixed_buffer_V_q13);

assign sext_ln804_35_fu_3016_p1 = $signed(fixed_buffer_V_q12);

assign sext_ln804_36_fu_3025_p1 = $signed(fixed_buffer_V_q11);

assign sext_ln804_37_fu_3034_p1 = $signed(fixed_buffer_V_q10);

assign sext_ln804_38_fu_3043_p1 = $signed(fixed_buffer_V_q9);

assign sext_ln804_39_fu_3052_p1 = $signed(fixed_buffer_V_q8);

assign sext_ln804_3_fu_1724_p1 = $signed(fixed_buffer_V_q12);

assign sext_ln804_40_fu_3061_p1 = $signed(fixed_buffer_V_q7);

assign sext_ln804_41_fu_3070_p1 = $signed(fixed_buffer_V_q6);

assign sext_ln804_42_fu_3079_p1 = $signed(fixed_buffer_V_q5);

assign sext_ln804_43_fu_3088_p1 = $signed(fixed_buffer_V_q4);

assign sext_ln804_44_fu_3097_p1 = $signed(fixed_buffer_V_q3);

assign sext_ln804_45_fu_3106_p1 = $signed(fixed_buffer_V_q2);

assign sext_ln804_46_fu_3115_p1 = $signed(fixed_buffer_V_q1);

assign sext_ln804_47_fu_3124_p1 = $signed(fixed_buffer_V_q0);

assign sext_ln804_48_fu_3133_p1 = $signed(fixed_buffer_V_q15);

assign sext_ln804_49_fu_3142_p1 = $signed(fixed_buffer_V_q14);

assign sext_ln804_4_fu_1733_p1 = $signed(fixed_buffer_V_q11);

assign sext_ln804_50_fu_3151_p1 = $signed(fixed_buffer_V_q13);

assign sext_ln804_51_fu_3160_p1 = $signed(fixed_buffer_V_q12);

assign sext_ln804_52_fu_3169_p1 = $signed(fixed_buffer_V_q11);

assign sext_ln804_53_fu_3178_p1 = $signed(fixed_buffer_V_q10);

assign sext_ln804_54_fu_3187_p1 = $signed(fixed_buffer_V_q9);

assign sext_ln804_55_fu_3196_p1 = $signed(fixed_buffer_V_q8);

assign sext_ln804_56_fu_3205_p1 = $signed(fixed_buffer_V_q7);

assign sext_ln804_57_fu_3214_p1 = $signed(fixed_buffer_V_q6);

assign sext_ln804_58_fu_3223_p1 = $signed(fixed_buffer_V_q5);

assign sext_ln804_59_fu_3232_p1 = $signed(fixed_buffer_V_q4);

assign sext_ln804_5_fu_1742_p1 = $signed(fixed_buffer_V_q10);

assign sext_ln804_60_fu_3241_p1 = $signed(fixed_buffer_V_q3);

assign sext_ln804_61_fu_3250_p1 = $signed(fixed_buffer_V_q2);

assign sext_ln804_62_fu_3259_p1 = $signed(fixed_buffer_V_q1);

assign sext_ln804_63_fu_3268_p1 = $signed(fixed_buffer_V_q0);

assign sext_ln804_6_fu_1751_p1 = $signed(fixed_buffer_V_q9);

assign sext_ln804_7_fu_1760_p1 = $signed(fixed_buffer_V_q8);

assign sext_ln804_8_fu_1769_p1 = $signed(fixed_buffer_V_q7);

assign sext_ln804_9_fu_1778_p1 = $signed(fixed_buffer_V_q6);

assign sext_ln804_fu_1697_p1 = $signed(fixed_buffer_V_q15);

assign shl_ln779_10_fu_4363_p2 = 32'd1 << zext_ln552_15_fu_4359_p1;

assign shl_ln779_11_fu_1885_p2 = 32'd1 << zext_ln552_17_fu_1881_p1;

assign shl_ln779_12_fu_1895_p2 = 32'd1 << zext_ln552_18_fu_1891_p1;

assign shl_ln779_13_fu_1943_p2 = 32'd1 << zext_ln552_20_fu_1939_p1;

assign shl_ln779_14_fu_1953_p2 = 32'd1 << zext_ln552_21_fu_1949_p1;

assign shl_ln779_15_fu_2007_p2 = 32'd1 << zext_ln552_23_fu_2003_p1;

assign shl_ln779_16_fu_2017_p2 = 32'd1 << zext_ln552_24_fu_2013_p1;

assign shl_ln779_17_fu_2077_p2 = 32'd1 << zext_ln552_26_fu_2073_p1;

assign shl_ln779_18_fu_2087_p2 = 32'd1 << zext_ln552_27_fu_2083_p1;

assign shl_ln779_19_fu_2153_p2 = 32'd1 << zext_ln552_29_fu_2149_p1;

assign shl_ln779_1_fu_3979_p2 = 32'd1 << zext_ln552_2_fu_3975_p1;

assign shl_ln779_20_fu_2163_p2 = 32'd1 << zext_ln552_30_fu_2159_p1;

assign shl_ln779_21_fu_2545_p2 = 32'd1 << zext_ln552_32_fu_2542_p1;

assign shl_ln779_22_fu_2555_p2 = 32'd1 << zext_ln552_33_fu_2551_p1;

assign shl_ln779_23_fu_2611_p2 = 32'd1 << zext_ln552_35_fu_2607_p1;

assign shl_ln779_24_fu_2621_p2 = 32'd1 << zext_ln552_36_fu_2617_p1;

assign shl_ln779_25_fu_2683_p2 = 32'd1 << zext_ln552_38_fu_2679_p1;

assign shl_ln779_26_fu_2693_p2 = 32'd1 << zext_ln552_39_fu_2689_p1;

assign shl_ln779_27_fu_2749_p2 = 32'd1 << zext_ln552_41_fu_2745_p1;

assign shl_ln779_28_fu_2759_p2 = 32'd1 << zext_ln552_42_fu_2755_p1;

assign shl_ln779_29_fu_2807_p2 = 32'd1 << zext_ln552_44_fu_2803_p1;

assign shl_ln779_2_fu_3989_p2 = 32'd1 << zext_ln552_3_fu_3985_p1;

assign shl_ln779_30_fu_2817_p2 = 32'd1 << zext_ln552_45_fu_2813_p1;

assign shl_ln779_3_fu_4070_p2 = 32'd1 << zext_ln552_5_fu_4066_p1;

assign shl_ln779_4_fu_4080_p2 = 32'd1 << zext_ln552_6_fu_4076_p1;

assign shl_ln779_5_fu_4155_p2 = 32'd1 << zext_ln552_8_fu_4151_p1;

assign shl_ln779_6_fu_4165_p2 = 32'd1 << zext_ln552_9_fu_4161_p1;

assign shl_ln779_7_fu_4251_p2 = 32'd1 << zext_ln552_11_fu_4247_p1;

assign shl_ln779_8_fu_4261_p2 = 32'd1 << zext_ln552_12_fu_4257_p1;

assign shl_ln779_9_fu_4353_p2 = 32'd1 << zext_ln552_14_fu_4349_p1;

assign shl_ln779_fu_3904_p2 = 32'd1 << zext_ln552_fu_3901_p1;

assign sub_ln628_11_fu_2175_p2 = ($signed(3'd5) - $signed(conv570_cast));

assign tmp_119_fu_2219_p4 = {{{d_o_idx}, {ap_phi_reg_pp0_iter0_o_bank_idx_V_reg_1250}}, {10'd0}};

assign tmp_219_fu_3956_p3 = {{4'd0}, {trunc_ln186_fu_3952_p1}};

always @ (*) begin
    tmp_220_fu_4017_p4 = tmp_fu_3932_p4;
    tmp_220_fu_4017_p4[zext_ln552_4_fu_4013_p1] = |(icmp_ln433_1_fu_4007_p2);
end

assign tmp_221_fu_4037_p3 = lshr_ln628_2_fu_4031_p2[32'd1];

assign tmp_222_fu_4045_p4 = {{{{3'd0}, {tmp_221_fu_4037_p3}}}, {1'd0}};

always @ (*) begin
    tmp_223_fu_4108_p4 = tmp_220_fu_4017_p4;
    tmp_223_fu_4108_p4[zext_ln552_7_fu_4104_p1] = |(icmp_ln433_2_fu_4098_p2);
end

assign tmp_224_fu_4132_p3 = {{3'd0}, {trunc_ln186_2_fu_4128_p1}};

always @ (*) begin
    tmp_225_fu_4193_p4 = tmp_223_fu_4108_p4;
    tmp_225_fu_4193_p4[zext_ln552_10_fu_4189_p1] = |(icmp_ln433_3_fu_4183_p2);
end

assign tmp_226_fu_4213_p3 = lshr_ln628_4_fu_4207_p2[32'd2];

assign tmp_227_fu_4221_p4 = {{{{2'd0}, {tmp_226_fu_4213_p3}}}, {2'd0}};

always @ (*) begin
    tmp_228_fu_4289_p4 = tmp_225_fu_4193_p4;
    tmp_228_fu_4289_p4[zext_ln552_13_fu_4285_p1] = |(icmp_ln433_4_fu_4279_p2);
end

assign tmp_229_fu_4309_p3 = lshr_ln628_5_fu_4303_p2[32'd2];

assign tmp_230_fu_4321_p5 = {{{{{{2'd0}, {tmp_229_fu_4309_p3}}}, {1'd0}}}, {trunc_ln186_3_fu_4317_p1}};

always @ (*) begin
    tmp_231_fu_4391_p4 = tmp_228_fu_4289_p4;
    tmp_231_fu_4391_p4[zext_ln552_16_fu_4387_p1] = |(icmp_ln433_5_fu_4381_p2);
end

assign tmp_232_fu_1851_p4 = {{lshr_ln628_6_fu_1845_p2[2:1]}};

assign tmp_233_fu_1861_p4 = {{{{2'd0}, {tmp_232_fu_1851_p4}}}, {1'd0}};

always @ (*) begin
    tmp_234_fu_4421_p4 = tmp_231_fu_4391_p4;
    tmp_234_fu_4421_p4[zext_ln552_19_fu_4417_p1] = |(icmp_ln433_6_fu_4412_p2);
end

assign tmp_235_fu_1921_p3 = {{2'd0}, {trunc_ln186_4_fu_1917_p1}};

always @ (*) begin
    tmp_236_fu_4451_p4 = tmp_234_fu_4421_p4;
    tmp_236_fu_4451_p4[zext_ln552_22_fu_4447_p1] = |(icmp_ln433_7_fu_4442_p2);
end

assign tmp_237_fu_1975_p3 = lshr_ln628_8_fu_1969_p2[32'd3];

assign tmp_238_fu_1983_p4 = {{{{1'd0}, {tmp_237_fu_1975_p3}}}, {3'd0}};

always @ (*) begin
    tmp_239_fu_4481_p4 = tmp_236_fu_4451_p4;
    tmp_239_fu_4481_p4[zext_ln552_25_fu_4477_p1] = |(icmp_ln433_8_fu_4472_p2);
end

assign tmp_240_fu_2039_p3 = lshr_ln628_9_fu_2033_p2[32'd3];

assign tmp_241_fu_2051_p5 = {{{{{{1'd0}, {tmp_240_fu_2039_p3}}}, {2'd0}}}, {trunc_ln186_5_fu_2047_p1}};

always @ (*) begin
    tmp_242_fu_4511_p4 = tmp_239_fu_4481_p4;
    tmp_242_fu_4511_p4[zext_ln552_28_fu_4507_p1] = |(icmp_ln433_9_fu_4502_p2);
end

assign tmp_243_fu_2109_p3 = lshr_ln628_10_fu_2103_p2[32'd3];

assign tmp_244_fu_2117_p3 = lshr_ln628_10_fu_2103_p2[32'd1];

assign tmp_245_fu_2125_p6 = {{{{{{{{1'd0}, {tmp_243_fu_2109_p3}}}, {1'd0}}}, {tmp_244_fu_2117_p3}}}, {1'd0}};

always @ (*) begin
    tmp_246_fu_4541_p4 = tmp_242_fu_4511_p4;
    tmp_246_fu_4541_p4[zext_ln552_31_fu_4537_p1] = |(icmp_ln433_10_fu_4532_p2);
end

assign tmp_247_fu_2190_p3 = lshr_ln628_11_fu_2184_p2[32'd3];

assign tmp_248_fu_2202_p5 = {{{{{{1'd0}, {tmp_247_fu_2190_p3}}}, {1'd0}}}, {trunc_ln186_6_fu_2198_p1}};

always @ (*) begin
    tmp_249_fu_4571_p4 = tmp_246_fu_4541_p4;
    tmp_249_fu_4571_p4[zext_ln552_34_fu_4567_p1] = |(icmp_ln433_11_fu_4562_p2);
end

assign tmp_250_fu_2577_p4 = {{lshr_ln628_12_fu_2571_p2[3:2]}};

assign tmp_251_fu_2587_p4 = {{{{1'd0}, {tmp_250_fu_2577_p4}}}, {2'd0}};

always @ (*) begin
    tmp_252_fu_4601_p4 = tmp_249_fu_4571_p4;
    tmp_252_fu_4601_p4[zext_ln552_37_fu_4597_p1] = |(icmp_ln433_12_fu_4592_p2);
end

assign tmp_253_fu_2643_p4 = {{lshr_ln628_13_fu_2637_p2[3:2]}};

assign tmp_254_fu_2657_p5 = {{{{{{1'd0}, {tmp_253_fu_2643_p4}}}, {1'd0}}}, {trunc_ln186_7_fu_2653_p1}};

always @ (*) begin
    tmp_255_fu_4631_p4 = tmp_252_fu_4601_p4;
    tmp_255_fu_4631_p4[zext_ln552_40_fu_4627_p1] = |(icmp_ln433_13_fu_4622_p2);
end

assign tmp_256_fu_2715_p4 = {{lshr_ln628_14_fu_2709_p2[3:1]}};

assign tmp_257_fu_2725_p4 = {{{{1'd0}, {tmp_256_fu_2715_p4}}}, {1'd0}};

always @ (*) begin
    tmp_258_fu_4661_p4 = tmp_255_fu_4631_p4;
    tmp_258_fu_4661_p4[zext_ln552_43_fu_4657_p1] = |(icmp_ln433_14_fu_4652_p2);
end

assign tmp_259_fu_2785_p3 = {{1'd0}, {trunc_ln186_8_fu_2781_p1}};

always @ (*) begin
    tmp_260_fu_4691_p4 = tmp_258_fu_4661_p4;
    tmp_260_fu_4691_p4[zext_ln552_46_fu_4687_p1] = |(icmp_ln433_15_fu_4682_p2);
end

always @ (*) begin
    tmp_fu_3932_p4 = poolword_V_fu_518;
    tmp_fu_3932_p4[zext_ln552_1_fu_3928_p1] = |(icmp_ln433_fu_3922_p2);
end

assign tmp_s_fu_1326_p3 = {{ap_sig_allocacmp_w_V_1}, {6'd0}};

assign trunc_ln1669_7_fu_1518_p1 = ap_sig_allocacmp_w_V_1[1:0];

assign trunc_ln1669_fu_1514_p1 = o_bank_offset_V_2_fu_1508_p2[11:0];

assign trunc_ln186_2_fu_4128_p1 = lshr_ln628_3_fu_4122_p2[1:0];

assign trunc_ln186_3_fu_4317_p1 = lshr_ln628_5_fu_4303_p2[0:0];

assign trunc_ln186_4_fu_1917_p1 = lshr_ln628_7_fu_1911_p2[2:0];

assign trunc_ln186_5_fu_2047_p1 = lshr_ln628_9_fu_2033_p2[0:0];

assign trunc_ln186_6_fu_2198_p1 = lshr_ln628_11_fu_2184_p2[1:0];

assign trunc_ln186_7_fu_2653_p1 = lshr_ln628_13_fu_2637_p2[0:0];

assign trunc_ln186_8_fu_2781_p1 = lshr_ln628_15_fu_2775_p2[3:0];

assign trunc_ln186_fu_3952_p1 = lshr_ln628_fu_3946_p2[0:0];

assign trunc_ln628_fu_4726_p1 = tmp_260_fu_4691_p4[15:0];

assign zext_ln1031_10_fu_1444_p1 = or_ln1031_9_fu_1438_p2;

assign zext_ln1031_11_fu_1455_p1 = or_ln1031_10_fu_1449_p2;

assign zext_ln1031_12_fu_1466_p1 = or_ln1031_11_fu_1460_p2;

assign zext_ln1031_13_fu_1477_p1 = or_ln1031_12_fu_1471_p2;

assign zext_ln1031_14_fu_1488_p1 = or_ln1031_13_fu_1482_p2;

assign zext_ln1031_15_fu_1499_p1 = or_ln1031_14_fu_1493_p2;

assign zext_ln1031_16_fu_1542_p1 = or_ln1031_15_fu_1537_p2;

assign zext_ln1031_17_fu_1552_p1 = or_ln1031_16_fu_1547_p2;

assign zext_ln1031_18_fu_1562_p1 = or_ln1031_17_fu_1557_p2;

assign zext_ln1031_19_fu_1572_p1 = or_ln1031_18_fu_1567_p2;

assign zext_ln1031_1_fu_1345_p1 = or_ln1031_fu_1339_p2;

assign zext_ln1031_20_fu_1582_p1 = or_ln1031_19_fu_1577_p2;

assign zext_ln1031_21_fu_1592_p1 = or_ln1031_20_fu_1587_p2;

assign zext_ln1031_22_fu_1602_p1 = or_ln1031_21_fu_1597_p2;

assign zext_ln1031_23_fu_1612_p1 = or_ln1031_22_fu_1607_p2;

assign zext_ln1031_24_fu_1622_p1 = or_ln1031_23_fu_1617_p2;

assign zext_ln1031_25_fu_1632_p1 = or_ln1031_24_fu_1627_p2;

assign zext_ln1031_26_fu_1642_p1 = or_ln1031_25_fu_1637_p2;

assign zext_ln1031_27_fu_1652_p1 = or_ln1031_26_fu_1647_p2;

assign zext_ln1031_28_fu_1662_p1 = or_ln1031_27_fu_1657_p2;

assign zext_ln1031_29_fu_1672_p1 = or_ln1031_28_fu_1667_p2;

assign zext_ln1031_2_fu_1356_p1 = or_ln1031_1_fu_1350_p2;

assign zext_ln1031_30_fu_1682_p1 = or_ln1031_29_fu_1677_p2;

assign zext_ln1031_31_fu_1692_p1 = or_ln1031_30_fu_1687_p2;

assign zext_ln1031_32_fu_2239_p1 = or_ln1031_31_fu_2234_p2;

assign zext_ln1031_33_fu_2249_p1 = or_ln1031_32_fu_2244_p2;

assign zext_ln1031_34_fu_2259_p1 = or_ln1031_33_fu_2254_p2;

assign zext_ln1031_35_fu_2269_p1 = or_ln1031_34_fu_2264_p2;

assign zext_ln1031_36_fu_2279_p1 = or_ln1031_35_fu_2274_p2;

assign zext_ln1031_37_fu_2289_p1 = or_ln1031_36_fu_2284_p2;

assign zext_ln1031_38_fu_2299_p1 = or_ln1031_37_fu_2294_p2;

assign zext_ln1031_39_fu_2309_p1 = or_ln1031_38_fu_2304_p2;

assign zext_ln1031_3_fu_1367_p1 = or_ln1031_2_fu_1361_p2;

assign zext_ln1031_40_fu_2319_p1 = or_ln1031_39_fu_2314_p2;

assign zext_ln1031_41_fu_2329_p1 = or_ln1031_40_fu_2324_p2;

assign zext_ln1031_42_fu_2339_p1 = or_ln1031_41_fu_2334_p2;

assign zext_ln1031_43_fu_2349_p1 = or_ln1031_42_fu_2344_p2;

assign zext_ln1031_44_fu_2359_p1 = or_ln1031_43_fu_2354_p2;

assign zext_ln1031_45_fu_2369_p1 = or_ln1031_44_fu_2364_p2;

assign zext_ln1031_46_fu_2379_p1 = or_ln1031_45_fu_2374_p2;

assign zext_ln1031_47_fu_2389_p1 = or_ln1031_46_fu_2384_p2;

assign zext_ln1031_48_fu_2834_p1 = or_ln1031_47_fu_2829_p2;

assign zext_ln1031_49_fu_2844_p1 = or_ln1031_48_fu_2839_p2;

assign zext_ln1031_4_fu_1378_p1 = or_ln1031_3_fu_1372_p2;

assign zext_ln1031_50_fu_2854_p1 = or_ln1031_49_fu_2849_p2;

assign zext_ln1031_51_fu_2864_p1 = or_ln1031_50_fu_2859_p2;

assign zext_ln1031_52_fu_2874_p1 = or_ln1031_51_fu_2869_p2;

assign zext_ln1031_53_fu_2884_p1 = or_ln1031_52_fu_2879_p2;

assign zext_ln1031_54_fu_2894_p1 = or_ln1031_53_fu_2889_p2;

assign zext_ln1031_55_fu_2904_p1 = or_ln1031_54_fu_2899_p2;

assign zext_ln1031_56_fu_2914_p1 = or_ln1031_55_fu_2909_p2;

assign zext_ln1031_57_fu_2924_p1 = or_ln1031_56_fu_2919_p2;

assign zext_ln1031_58_fu_2934_p1 = or_ln1031_57_fu_2929_p2;

assign zext_ln1031_59_fu_2944_p1 = or_ln1031_58_fu_2939_p2;

assign zext_ln1031_5_fu_1389_p1 = or_ln1031_4_fu_1383_p2;

assign zext_ln1031_60_fu_2954_p1 = or_ln1031_59_fu_2949_p2;

assign zext_ln1031_61_fu_2964_p1 = or_ln1031_60_fu_2959_p2;

assign zext_ln1031_62_fu_2974_p1 = or_ln1031_61_fu_2969_p2;

assign zext_ln1031_63_fu_2984_p1 = or_ln1031_62_fu_2979_p2;

assign zext_ln1031_6_fu_1400_p1 = or_ln1031_5_fu_1394_p2;

assign zext_ln1031_7_fu_1411_p1 = or_ln1031_6_fu_1405_p2;

assign zext_ln1031_8_fu_1422_p1 = or_ln1031_7_fu_1416_p2;

assign zext_ln1031_9_fu_1433_p1 = or_ln1031_8_fu_1427_p2;

assign zext_ln1031_fu_1334_p1 = tmp_s_fu_1326_p3;

assign zext_ln1514_fu_1504_p1 = ap_sig_allocacmp_w_V_1;

assign zext_ln451_fu_4754_p1 = add_ln451_reg_5323;

assign zext_ln552_10_fu_4189_p1 = or_ln186_2_fu_4145_p2;

assign zext_ln552_11_fu_4247_p1 = add_ln186_4_fu_4231_p2;

assign zext_ln552_12_fu_4257_p1 = add_ln186_5_fu_4236_p2;

assign zext_ln552_13_fu_4285_p1 = or_ln186_3_fu_4241_p2;

assign zext_ln552_14_fu_4349_p1 = add_ln186_6_fu_4333_p2;

assign zext_ln552_15_fu_4359_p1 = add_ln186_7_fu_4338_p2;

assign zext_ln552_16_fu_4387_p1 = or_ln186_4_fu_4343_p2;

assign zext_ln552_17_fu_1881_p1 = add_ln186_8_fu_1871_p2;

assign zext_ln552_18_fu_1891_p1 = add_ln186_9_fu_1876_p2;

assign zext_ln552_19_fu_4417_p1 = or_ln186_5_fu_4401_p2;

assign zext_ln552_1_fu_3928_p1 = r_V_fu_3367_p3;

assign zext_ln552_20_fu_1939_p1 = add_ln186_10_fu_1929_p2;

assign zext_ln552_21_fu_1949_p1 = add_ln186_11_fu_1934_p2;

assign zext_ln552_22_fu_4447_p1 = or_ln186_6_fu_4431_p2;

assign zext_ln552_23_fu_2003_p1 = add_ln186_12_fu_1993_p2;

assign zext_ln552_24_fu_2013_p1 = add_ln186_13_fu_1998_p2;

assign zext_ln552_25_fu_4477_p1 = or_ln186_7_fu_4461_p2;

assign zext_ln552_26_fu_2073_p1 = add_ln186_14_fu_2063_p2;

assign zext_ln552_27_fu_2083_p1 = add_ln186_15_fu_2068_p2;

assign zext_ln552_28_fu_4507_p1 = or_ln186_8_fu_4491_p2;

assign zext_ln552_29_fu_2149_p1 = add_ln186_16_fu_2139_p2;

assign zext_ln552_2_fu_3975_p1 = tmp_219_fu_3956_p3;

assign zext_ln552_30_fu_2159_p1 = add_ln186_17_fu_2144_p2;

assign zext_ln552_31_fu_4537_p1 = or_ln186_9_fu_4521_p2;

assign zext_ln552_32_fu_2542_p1 = add_ln186_18_reg_5317;

assign zext_ln552_33_fu_2551_p1 = add_ln186_19_fu_2538_p2;

assign zext_ln552_34_fu_4567_p1 = or_ln186_10_fu_4551_p2;

assign zext_ln552_35_fu_2607_p1 = add_ln186_20_fu_2597_p2;

assign zext_ln552_36_fu_2617_p1 = add_ln186_21_fu_2602_p2;

assign zext_ln552_37_fu_4597_p1 = or_ln186_11_fu_4581_p2;

assign zext_ln552_38_fu_2679_p1 = add_ln186_22_fu_2669_p2;

assign zext_ln552_39_fu_2689_p1 = add_ln186_23_fu_2674_p2;

assign zext_ln552_3_fu_3985_p1 = add_ln186_1_fu_3964_p2;

assign zext_ln552_40_fu_4627_p1 = or_ln186_12_fu_4611_p2;

assign zext_ln552_41_fu_2745_p1 = add_ln186_24_fu_2735_p2;

assign zext_ln552_42_fu_2755_p1 = add_ln186_25_fu_2740_p2;

assign zext_ln552_43_fu_4657_p1 = or_ln186_13_fu_4641_p2;

assign zext_ln552_44_fu_2803_p1 = add_ln186_26_fu_2793_p2;

assign zext_ln552_45_fu_2813_p1 = add_ln186_27_fu_2798_p2;

assign zext_ln552_46_fu_4687_p1 = or_ln186_14_fu_4671_p2;

assign zext_ln552_4_fu_4013_p1 = or_ln186_fu_3969_p2;

assign zext_ln552_5_fu_4066_p1 = tmp_222_fu_4045_p4;

assign zext_ln552_6_fu_4076_p1 = add_ln186_2_fu_4055_p2;

assign zext_ln552_7_fu_4104_p1 = or_ln186_1_fu_4060_p2;

assign zext_ln552_8_fu_4151_p1 = tmp_224_fu_4132_p3;

assign zext_ln552_9_fu_4161_p1 = add_ln186_3_fu_4140_p2;

assign zext_ln552_fu_3901_p1 = pool_width_V;

assign zext_ln628_10_fu_1965_p1 = grp_fu_1286_p2;

assign zext_ln628_11_fu_2029_p1 = grp_fu_1291_p2;

assign zext_ln628_12_fu_2099_p1 = grp_fu_1296_p2;

assign zext_ln628_13_fu_2180_p1 = sub_ln628_11_fu_2175_p2;

assign zext_ln628_14_fu_2567_p1 = grp_fu_1276_p2;

assign zext_ln628_15_fu_2633_p1 = grp_fu_1281_p2;

assign zext_ln628_16_fu_2705_p1 = grp_fu_1286_p2;

assign zext_ln628_17_fu_2771_p1 = grp_fu_1291_p2;

assign zext_ln628_4_fu_4027_p1 = grp_fu_1281_p2;

assign zext_ln628_5_fu_4118_p1 = grp_fu_1286_p2;

assign zext_ln628_6_fu_4203_p1 = grp_fu_1291_p2;

assign zext_ln628_7_fu_4299_p1 = grp_fu_1296_p2;

assign zext_ln628_8_fu_1841_p1 = grp_fu_1276_p2;

assign zext_ln628_9_fu_1907_p1 = grp_fu_1281_p2;

assign zext_ln628_fu_3942_p1 = grp_fu_1276_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_4963[5:0] <= 6'b000000;
end

endmodule //top_bin_conv_Pipeline_LOOP_BATCH_NORM
