

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.451 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100011|   100011|  0.500 ms|  0.500 ms|  100011|  100011|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_14_1  |   100009|   100009|        20|         10|          1|  10000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 10, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 23 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:12->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 24 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 0, i7 %j_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:12->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 27 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 0, i7 %i_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 28 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "%icmp_ln15 = icmp_eq  i14 %indvar_flatten_load, i14 10000" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 31 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.81ns)   --->   "%add_ln15_2 = add i14 %indvar_flatten_load, i14 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 32 'add' 'add_ln15_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.i, void %for.body21.preheader.exitStub" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 33 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_1_load = load i7 %i_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 34 'load' 'i_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.87ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_1_load, i7 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 35 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln15)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%select_ln13 = select i1 %icmp_ln14, i7 0, i7 %i_1_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 36 'select' 'select_ln13' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i7 %select_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 37 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %select_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 38 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (2.95ns)   --->   "%mul_ln13 = mul i15 %zext_ln13_1, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 39 'mul' 'mul_ln13' <Predicate = (!icmp_ln15)> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [11/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 40 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [3/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i14 %zext_ln14_1, i14 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 41 'mul' 'mul_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j_1_load = load i7 %j_1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 42 'load' 'j_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln15_3 = add i7 %j_1_load, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 43 'add' 'add_ln15_3' <Predicate = (!icmp_ln15 & icmp_ln14)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [2/3] (2.95ns)   --->   "%mul_ln13 = mul i15 %zext_ln13_1, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 44 'mul' 'mul_ln13' <Predicate = (!icmp_ln15)> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [10/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 45 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/3] (1.05ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i14 %zext_ln14_1, i14 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 46 'mul' 'mul_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 47 [1/1] (0.99ns)   --->   "%select_ln15 = select i1 %icmp_ln14, i7 %add_ln15_3, i7 %j_1_load" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 47 'select' 'select_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %select_ln15" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 48 'zext' 'zext_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 49 [1/3] (2.95ns)   --->   "%mul_ln13 = mul i15 %zext_ln13_1, i15 171" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 49 'mul' 'mul_ln13' <Predicate = (!icmp_ln15)> <Delay = 2.95> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln13, i32 9, i32 14" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 50 'partselect' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 51 [9/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 51 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i14 %zext_ln14_1, i14 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 52 'mul' 'mul_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i14 %mul_ln15, i14 %zext_ln14" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 53 'add' 'add_ln15' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %select_ln13, i7 1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 54 'add' 'add_ln14' <Predicate = (!icmp_ln15)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln15 = store i14 %add_ln15_2, i14 %indvar_flatten" [benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 55 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 %select_ln15, i7 %j_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:12->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 56 'store' 'store_ln12' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln14, i7 %i_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 57 'store' 'store_ln13' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.i.i" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 58 'br' 'br_ln14' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 59 [8/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 59 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln15 = add i14 %mul_ln15, i14 %zext_ln14" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 60 'add' 'add_ln15' <Predicate = (!icmp_ln15)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 61 [7/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 61 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i14 %add_ln15" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 62 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i4 %w, i64 0, i64 %zext_ln15" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 63 'getelementptr' 'w_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 64 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10000> <ROM>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 65 [6/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 65 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 66 'load' 'w_load' <Predicate = (!icmp_ln15)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 10000> <ROM>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 67 [5/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 67 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 68 [4/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 68 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 69 [3/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 69 'urem' 'urem_ln13' <Predicate = (!icmp_ln15)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.21>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %tmp_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 70 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [2/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 71 'urem' 'urem_ln13' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 72 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 73 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 74 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [2/2] (3.25ns)   --->   "%data_load = load i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 75 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_11 : Operation 76 [2/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 76 'load' 'data_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_11 : Operation 77 [2/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 77 'load' 'data_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>

State 12 <SV = 11> <Delay = 4.21>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i7 %select_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 78 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (2.25ns) (grouped into DSP with root node mul_ln15_2)   --->   "%add_ln13 = add i8 %zext_ln14_2, i8 100" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 79 'add' 'add_ln13' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 80 [1/11] (4.21ns)   --->   "%urem_ln13 = urem i7 %select_ln13, i7 3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 80 'urem' 'urem_ln13' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/2] (3.25ns)   --->   "%data_load = load i7 %data_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 81 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_12 : Operation 82 [1/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 82 'load' 'data_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_12 : Operation 83 [1/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 83 'load' 'data_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_12 : Operation 84 [1/1] (0.00ns) (grouped into DSP with root node mul_ln15_2)   --->   "%zext_ln15_3 = zext i8 %add_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 84 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln15_2 = mul i17 %zext_ln15_3, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 85 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.86>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i2 %urem_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 86 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (1.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i32 0, i2 %trunc_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 87 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln15_2 = mul i17 %zext_ln15_3, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 88 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 89 [1/1] (1.86ns)   --->   "%switch_ln15 = switch i2 %trunc_ln13, void %arrayidx6.i.i16.case.0, i2 1, void %arrayidx6.i.i16.case.2, i2 0, void %arrayidx6.i.i16.case.1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 89 'switch' 'switch_ln15' <Predicate = true> <Delay = 1.86>

State 14 <SV = 13> <Delay = 3.87>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %w_load" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 90 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [5/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 91 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln15_2 = mul i17 %zext_ln15_3, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 92 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.87>
ST_15 : Operation 93 [4/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 93 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln15_2 = mul i17 %zext_ln15_3, i17 342" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 94 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln15_2, i32 10, i32 16" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 95 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.87>
ST_16 : Operation 96 [3/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 96 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i7 %tmp_3" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 97 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr i32 %data, i64 0, i64 %zext_ln15_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 98 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%data_1_addr_2 = getelementptr i32 %data_1, i64 0, i64 %zext_ln15_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 99 'getelementptr' 'data_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%data_2_addr_2 = getelementptr i32 %data_2, i64 0, i64 %zext_ln15_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 100 'getelementptr' 'data_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [2/2] (3.25ns)   --->   "%data_load_1 = load i7 %data_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 101 'load' 'data_load_1' <Predicate = (trunc_ln13 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_16 : Operation 102 [2/2] (3.25ns)   --->   "%data_1_load_1 = load i7 %data_1_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 102 'load' 'data_1_load_1' <Predicate = (trunc_ln13 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_16 : Operation 103 [2/2] (3.25ns)   --->   "%data_2_load_1 = load i7 %data_2_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 103 'load' 'data_2_load_1' <Predicate = (trunc_ln13 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>

State 17 <SV = 16> <Delay = 3.87>
ST_17 : Operation 104 [2/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 104 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/2] (3.25ns)   --->   "%data_load_1 = load i7 %data_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 105 'load' 'data_load_1' <Predicate = (trunc_ln13 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_17 : Operation 106 [1/2] (3.25ns)   --->   "%data_1_load_1 = load i7 %data_1_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 106 'load' 'data_1_load_1' <Predicate = (trunc_ln13 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_17 : Operation 107 [1/2] (3.25ns)   --->   "%data_2_load_1 = load i7 %data_2_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 107 'load' 'data_2_load_1' <Predicate = (trunc_ln13 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>

State 18 <SV = 17> <Delay = 3.87>
ST_18 : Operation 108 [1/5] (3.87ns)   --->   "%mul_ln15_1 = mul i32 %zext_ln15_1, i32 %tmp" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 108 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 109 [1/1] (1.70ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 2, i32 %data_load_1, i2 0, i32 %data_1_load_1, i2 1, i32 %data_2_load_1, i32 0, i2 %trunc_ln13" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 109 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.55>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_14_1_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10000, i64 10000, i64 10000"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 112 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln15_1 = add i32 %tmp_1, i32 %mul_ln15_1" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 113 'add' 'add_ln15_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %add_ln15_1, i7 %data_1_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 114 'store' 'store_ln15' <Predicate = (trunc_ln13 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx6.i.i16.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 115 'br' 'br_ln15' <Predicate = (trunc_ln13 == 0)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %add_ln15_1, i7 %data_2_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 116 'store' 'store_ln15' <Predicate = (trunc_ln13 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx6.i.i16.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 117 'br' 'br_ln15' <Predicate = (trunc_ln13 == 1)> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %add_ln15_1, i7 %data_addr_2" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 118 'store' 'store_ln15' <Predicate = (trunc_ln13 != 1 & trunc_ln13 != 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67> <RAM>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln15 = br void %arrayidx6.i.i16.exit" [benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15->benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:22->benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:27]   --->   Operation 119 'br' 'br_ln15' <Predicate = (trunc_ln13 != 1 & trunc_ln13 != 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ w]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                   (alloca           ) [ 011110000000000000000]
j_1                   (alloca           ) [ 011110000000000000000]
indvar_flatten        (alloca           ) [ 011110000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln12            (store            ) [ 000000000000000000000]
store_ln13            (store            ) [ 000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000000000]
icmp_ln15             (icmp             ) [ 011111111110000000000]
add_ln15_2            (add              ) [ 001110000000000000000]
br_ln15               (br               ) [ 000000000000000000000]
i_1_load              (load             ) [ 000000000000000000000]
icmp_ln14             (icmp             ) [ 001110000000000000000]
select_ln13           (select           ) [ 011111111111100000000]
zext_ln14_1           (zext             ) [ 000110000000000000000]
zext_ln13_1           (zext             ) [ 000110000000000000000]
j_1_load              (load             ) [ 000010000000000000000]
add_ln15_3            (add              ) [ 000010000000000000000]
select_ln15           (select           ) [ 000000000000000000000]
zext_ln14             (zext             ) [ 000001000000000000000]
mul_ln13              (mul              ) [ 000000000000000000000]
tmp_2                 (partselect       ) [ 010001111111000000000]
mul_ln15              (mul              ) [ 000001000000000000000]
add_ln14              (add              ) [ 000000000000000000000]
store_ln15            (store            ) [ 000000000000000000000]
store_ln12            (store            ) [ 000000000000000000000]
store_ln13            (store            ) [ 000000000000000000000]
br_ln14               (br               ) [ 000000000000000000000]
add_ln15              (add              ) [ 000000100000000000000]
zext_ln15             (zext             ) [ 000000000000000000000]
w_addr                (getelementptr    ) [ 000000010000000000000]
w_load                (load             ) [ 011110001111111000000]
zext_ln13             (zext             ) [ 000000000000000000000]
data_addr             (getelementptr    ) [ 001000000000100000000]
data_1_addr           (getelementptr    ) [ 001000000000100000000]
data_2_addr           (getelementptr    ) [ 001000000000100000000]
zext_ln14_2           (zext             ) [ 000000000000000000000]
add_ln13              (add              ) [ 000000000000000000000]
urem_ln13             (urem             ) [ 000100000000010000000]
data_load             (load             ) [ 000100000000010000000]
data_1_load           (load             ) [ 000100000000010000000]
data_2_load           (load             ) [ 000100000000010000000]
zext_ln15_3           (zext             ) [ 000111000000011100000]
trunc_ln13            (trunc            ) [ 000011111110001111111]
tmp                   (sparsemux        ) [ 000011111000001111100]
switch_ln15           (switch           ) [ 000000000000000000000]
zext_ln15_1           (zext             ) [ 000001111000000111100]
mul_ln15_2            (mul              ) [ 000000000000000000000]
tmp_3                 (partselect       ) [ 000000100000000010000]
zext_ln15_2           (zext             ) [ 000000000000000000000]
data_addr_2           (getelementptr    ) [ 000000011110000001111]
data_1_addr_2         (getelementptr    ) [ 000000011110000001111]
data_2_addr_2         (getelementptr    ) [ 000000011110000001111]
data_load_1           (load             ) [ 000000001000000000100]
data_1_load_1         (load             ) [ 000000001000000000100]
data_2_load_1         (load             ) [ 000000001000000000100]
mul_ln15_1            (mul              ) [ 000000000100000000010]
tmp_1                 (sparsemux        ) [ 000000000100000000010]
specloopname_ln0      (specloopname     ) [ 000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000]
specpipeline_ln13     (specpipeline     ) [ 000000000000000000000]
add_ln15_1            (add              ) [ 000000000010000000001]
store_ln15            (store            ) [ 000000000000000000000]
br_ln15               (br               ) [ 000000000000000000000]
store_ln15            (store            ) [ 000000000000000000000]
br_ln15               (br               ) [ 000000000000000000000]
store_ln15            (store            ) [ 000000000000000000000]
br_ln15               (br               ) [ 000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_15_1_VITIS_LOOP_14_1_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="j_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="w_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="14" slack="0"/>
<pin id="88" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="14" slack="0"/>
<pin id="93" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="data_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="6" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/11 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="data_2_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_load/11 data_load_1/16 store_ln15/20 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_1_load/11 data_1_load_1/16 store_ln15/20 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_2_load/11 data_2_load_1/16 store_ln15/20 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_addr_2_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_2/16 "/>
</bind>
</comp>

<comp id="143" class="1004" name="data_1_addr_2_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr_2/16 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_2_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr_2/16 "/>
</bind>
</comp>

<comp id="160" class="1005" name="reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load data_load_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1_load data_1_load_1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2_load data_2_load_1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="14" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln12_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln13_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvar_flatten_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln15_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="0"/>
<pin id="192" dir="0" index="1" bw="14" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln15_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_1_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln14_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln13_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln14_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln13_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="1"/>
<pin id="224" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="9" slack="0"/>
<pin id="228" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="1"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln13/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_1_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="2"/>
<pin id="238" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln15_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln15_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="3"/>
<pin id="247" dir="0" index="1" bw="7" slack="1"/>
<pin id="248" dir="0" index="2" bw="7" slack="1"/>
<pin id="249" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln14_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="15" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="0" index="3" bw="5" slack="0"/>
<pin id="259" dir="1" index="4" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln14_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="3"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln15_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="3"/>
<pin id="271" dir="0" index="1" bw="14" slack="3"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln12_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="3"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln13_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="3"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln15_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="14" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln13_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="7"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/11 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln14_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="11"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/12 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln13_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="1"/>
<pin id="298" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/13 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="1" slack="0"/>
<pin id="304" dir="0" index="4" bw="32" slack="1"/>
<pin id="305" dir="0" index="5" bw="2" slack="0"/>
<pin id="306" dir="0" index="6" bw="32" slack="1"/>
<pin id="307" dir="0" index="7" bw="1" slack="0"/>
<pin id="308" dir="0" index="8" bw="2" slack="0"/>
<pin id="309" dir="1" index="9" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln15_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="7"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/14 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15_1/14 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="17" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/15 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln15_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/16 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="2" slack="0"/>
<pin id="345" dir="0" index="2" bw="32" slack="1"/>
<pin id="346" dir="0" index="3" bw="1" slack="0"/>
<pin id="347" dir="0" index="4" bw="32" slack="1"/>
<pin id="348" dir="0" index="5" bw="1" slack="0"/>
<pin id="349" dir="0" index="6" bw="32" slack="1"/>
<pin id="350" dir="0" index="7" bw="1" slack="0"/>
<pin id="351" dir="0" index="8" bw="2" slack="5"/>
<pin id="352" dir="1" index="9" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln15_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="1"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/19 "/>
</bind>
</comp>

<comp id="365" class="1007" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15/2 add_ln15/4 "/>
</bind>
</comp>

<comp id="373" class="1007" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln13/12 zext_ln15_3/12 mul_ln15_2/12 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="j_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="indvar_flatten_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="0"/>
<pin id="398" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln15_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="407" class="1005" name="add_ln15_2_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="3"/>
<pin id="409" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln15_2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln14_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="2"/>
<pin id="414" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="417" class="1005" name="select_ln13_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="1"/>
<pin id="419" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="426" class="1005" name="zext_ln14_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="14" slack="1"/>
<pin id="428" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="zext_ln13_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="15" slack="1"/>
<pin id="433" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="j_1_load_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="1"/>
<pin id="438" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1_load "/>
</bind>
</comp>

<comp id="441" class="1005" name="add_ln15_3_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="1"/>
<pin id="443" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="zext_ln14_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="14" slack="1"/>
<pin id="448" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="7"/>
<pin id="453" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="add_ln15_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="14" slack="1"/>
<pin id="458" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="461" class="1005" name="w_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="14" slack="1"/>
<pin id="463" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="w_load_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="7"/>
<pin id="468" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="471" class="1005" name="data_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="1"/>
<pin id="473" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="data_1_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="1"/>
<pin id="478" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="data_2_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="1"/>
<pin id="483" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="urem_ln13_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="1"/>
<pin id="488" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln13 "/>
</bind>
</comp>

<comp id="491" class="1005" name="trunc_ln13_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="3"/>
<pin id="493" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="501" class="1005" name="zext_ln15_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_3_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="1"/>
<pin id="508" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="511" class="1005" name="data_addr_2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="1"/>
<pin id="513" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="data_1_addr_2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="1"/>
<pin id="518" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr_2 "/>
</bind>
</comp>

<comp id="521" class="1005" name="data_2_addr_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="1"/>
<pin id="523" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_2_addr_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="mul_ln15_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="add_ln15_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="97" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="104" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="111" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="136" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="158"><net_src comp="143" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="159"><net_src comp="150" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="163"><net_src comp="118" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="124" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="130" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="202" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="225" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="245" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="264" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="160" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="314"><net_src comp="164" pin="1"/><net_sink comp="299" pin=4"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="299" pin=5"/></net>

<net id="316"><net_src comp="168" pin="1"/><net_sink comp="299" pin=6"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="299" pin=7"/></net>

<net id="318"><net_src comp="296" pin="1"/><net_sink comp="299" pin=8"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="355"><net_src comp="160" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="357"><net_src comp="164" pin="1"/><net_sink comp="342" pin=4"/></net>

<net id="358"><net_src comp="44" pin="0"/><net_sink comp="342" pin=5"/></net>

<net id="359"><net_src comp="168" pin="1"/><net_sink comp="342" pin=6"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="342" pin=7"/></net>

<net id="370"><net_src comp="219" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="250" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="293" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="381"><net_src comp="373" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="385"><net_src comp="72" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="392"><net_src comp="76" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="399"><net_src comp="80" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="406"><net_src comp="190" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="196" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="415"><net_src comp="205" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="420"><net_src comp="211" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="429"><net_src comp="219" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="434"><net_src comp="222" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="439"><net_src comp="236" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="444"><net_src comp="239" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="449"><net_src comp="250" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="454"><net_src comp="254" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="459"><net_src comp="365" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="464"><net_src comp="84" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="469"><net_src comp="91" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="474"><net_src comp="97" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="479"><net_src comp="104" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="484"><net_src comp="111" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="489"><net_src comp="231" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="494"><net_src comp="296" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="342" pin=8"/></net>

<net id="499"><net_src comp="299" pin="9"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="504"><net_src comp="319" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="509"><net_src comp="327" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="514"><net_src comp="136" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="519"><net_src comp="143" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="524"><net_src comp="150" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="529"><net_src comp="322" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="534"><net_src comp="342" pin="9"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="539"><net_src comp="361" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {20 }
	Port: data_1 | {20 }
	Port: data_2 | {20 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1 : data | {11 12 16 17 }
	Port: main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1 : data_1 | {11 12 16 17 }
	Port: main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1 : data_2 | {11 12 16 17 }
	Port: main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1 : w | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln12 : 1
		store_ln13 : 1
		indvar_flatten_load : 1
		icmp_ln15 : 2
		add_ln15_2 : 2
		br_ln15 : 3
		i_1_load : 1
		icmp_ln14 : 2
		select_ln13 : 3
	State 2
		mul_ln13 : 1
		mul_ln15 : 1
	State 3
		add_ln15_3 : 1
	State 4
		zext_ln14 : 1
		tmp_2 : 1
		add_ln15 : 2
		store_ln12 : 1
		store_ln13 : 1
	State 5
	State 6
		w_addr : 1
		w_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
		data_addr : 1
		data_1_addr : 1
		data_2_addr : 1
		data_load : 2
		data_1_load : 2
		data_2_load : 2
	State 12
		add_ln13 : 1
		zext_ln15_3 : 2
		mul_ln15_2 : 3
	State 13
		tmp : 1
		switch_ln15 : 1
	State 14
		mul_ln15_1 : 1
	State 15
		tmp_3 : 1
	State 16
		data_addr_2 : 1
		data_1_addr_2 : 1
		data_2_addr_2 : 1
		data_load_1 : 2
		data_1_load_1 : 2
		data_2_load_1 : 2
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   urem   |     grp_fu_231     |    0    |   162   |   102   |
|----------|--------------------|---------|---------|---------|
|          |  add_ln15_2_fu_196 |    0    |    0    |    17   |
|    add   |  add_ln15_3_fu_239 |    0    |    0    |    14   |
|          |   add_ln14_fu_264  |    0    |    0    |    14   |
|          |  add_ln15_1_fu_361 |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|    mul   |     grp_fu_225     |    1    |    0    |    0    |
|          |     grp_fu_322     |    0    |    51   |    0    |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln15_fu_190  |    0    |    0    |    17   |
|          |  icmp_ln14_fu_205  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
| sparsemux|     tmp_fu_299     |    0    |    0    |    14   |
|          |    tmp_1_fu_342    |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln13_fu_211 |    0    |    0    |    7    |
|          | select_ln15_fu_245 |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_365     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|  addmul  |     grp_fu_373     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | zext_ln14_1_fu_219 |    0    |    0    |    0    |
|          | zext_ln13_1_fu_222 |    0    |    0    |    0    |
|          |  zext_ln14_fu_250  |    0    |    0    |    0    |
|   zext   |  zext_ln15_fu_283  |    0    |    0    |    0    |
|          |  zext_ln13_fu_287  |    0    |    0    |    0    |
|          | zext_ln14_2_fu_293 |    0    |    0    |    0    |
|          | zext_ln15_1_fu_319 |    0    |    0    |    0    |
|          | zext_ln15_2_fu_336 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_2_fu_254    |    0    |    0    |    0    |
|          |    tmp_3_fu_327    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln13_fu_296 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |   213   |   259   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln15_1_reg_536  |   32   |
|  add_ln15_2_reg_407  |   14   |
|  add_ln15_3_reg_441  |    7   |
|   add_ln15_reg_456   |   14   |
| data_1_addr_2_reg_516|    7   |
|  data_1_addr_reg_476 |    7   |
| data_2_addr_2_reg_521|    7   |
|  data_2_addr_reg_481 |    7   |
|  data_addr_2_reg_511 |    7   |
|   data_addr_reg_471  |    7   |
|      i_1_reg_382     |    7   |
|   icmp_ln14_reg_412  |    1   |
|   icmp_ln15_reg_403  |    1   |
|indvar_flatten_reg_396|   14   |
|   j_1_load_reg_436   |    7   |
|      j_1_reg_389     |    7   |
|  mul_ln15_1_reg_526  |   32   |
|        reg_160       |   32   |
|        reg_164       |   32   |
|        reg_168       |   32   |
|  select_ln13_reg_417 |    7   |
|     tmp_1_reg_531    |   32   |
|     tmp_2_reg_451    |    6   |
|     tmp_3_reg_506    |    7   |
|      tmp_reg_496     |   32   |
|  trunc_ln13_reg_491  |    2   |
|   urem_ln13_reg_486  |    2   |
|    w_addr_reg_461    |   14   |
|    w_load_reg_466    |    4   |
|  zext_ln13_1_reg_431 |   15   |
|  zext_ln14_1_reg_426 |   14   |
|   zext_ln14_reg_446  |   14   |
|  zext_ln15_1_reg_501 |   32   |
+----------------------+--------+
|         Total        |   455  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_118 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_124 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_130 |  p0  |   4  |   7  |   28   ||    20   |
|     grp_fu_225    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_322    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_365    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_365    |  p1  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   162  || 13.4198 ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   213  |   259  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   105  |
|  Register |    -   |    -   |   455  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   13   |   668  |   364  |
+-----------+--------+--------+--------+--------+
