/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [3:0] celloutsig_0_17z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [25:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  reg [6:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(in_data[138] ? celloutsig_1_2z : celloutsig_1_1z);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_5z : celloutsig_0_0z[2]);
  assign celloutsig_1_0z = !(in_data[102] ? in_data[190] : in_data[105]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_7z[1] | celloutsig_1_8z[10]) & (celloutsig_1_6z[1] | in_data[104]));
  assign celloutsig_0_0z = in_data[72:70] + in_data[6:4];
  assign celloutsig_1_15z = { celloutsig_1_9z[8:5], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z } + celloutsig_1_9z[7:1];
  assign celloutsig_1_6z = { in_data[126:114], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } / { 1'h1, in_data[111:108], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_4z[2:1], celloutsig_0_4z } === celloutsig_0_3z[16:8];
  assign celloutsig_0_2z = { celloutsig_0_1z[3:1], celloutsig_0_0z } >= in_data[43:38];
  assign celloutsig_0_11z = { in_data[47:43], celloutsig_0_5z } > { celloutsig_0_3z[10:8], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_0z[1:0], celloutsig_0_10z } > { celloutsig_0_1z[3], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_29z = { celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_14z } && celloutsig_0_17z[3:1];
  assign celloutsig_1_5z = ! { in_data[103:102], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = ! { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_13z = { celloutsig_1_7z[4], celloutsig_1_7z } || { celloutsig_1_8z[3:0], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_4z[6:2], celloutsig_0_6z } || { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_0z[0] & ~(celloutsig_0_6z);
  assign celloutsig_0_4z = celloutsig_0_3z[23:17] * { in_data[84:79], celloutsig_0_2z };
  assign celloutsig_1_7z = - { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_14z = ~ celloutsig_1_9z[6:4];
  assign celloutsig_1_3z = & { celloutsig_1_0z, in_data[103:102] };
  assign celloutsig_0_28z = | celloutsig_0_1z;
  assign celloutsig_0_13z = celloutsig_0_2z & celloutsig_0_6z;
  assign celloutsig_1_11z = ^ { celloutsig_1_6z[19:10], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_8z = { in_data[174:166], celloutsig_1_2z, celloutsig_1_1z } >> { celloutsig_1_6z[15:6], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_8z[3:0], celloutsig_1_13z, celloutsig_1_10z } >> { in_data[156:153], celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_9z = { celloutsig_1_8z[3:0], celloutsig_1_7z, celloutsig_1_4z } >>> celloutsig_1_8z[10:1];
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z) | in_data[102]);
  assign celloutsig_0_21z = ~((celloutsig_0_1z[2] & celloutsig_0_11z) | celloutsig_0_7z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 26'h0000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_3z = { in_data[86:67], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_18z = { celloutsig_1_15z[1:0], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_1z = in_data[19:16];
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_17z = { in_data[17:16], celloutsig_0_9z, celloutsig_0_5z };
  assign { out_data[134:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
