# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.srcs/sources_1/imports/sources_1/imports/Module1/clkdivider.vhd" \
"../../../../lab2.srcs/sources_1/new/lowlevel_dac_intfc.vhd" \
"../../../../lab2.srcs/sources_1/new/toplevel_lab2.vhd" \
"../../../../lab2.srcs/sim_1/new/tb_lab2_toplevel.vhd" \

# Do not sort compile order
nosort
