// Seed: 1443814678
module module_0;
  assign id_1 = 1;
  assign (strong1, strong0) id_1 = id_1;
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  tri0 id_3 = 1;
  assign id_2 = 1;
  initial id_3 = 1;
  assign id_3 = 1;
  integer id_4 (
      .id_0(1 < 1),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_1),
      .id_4(1));
  module_0();
endmodule
