
test.out:     file format elf32-littleunicore32


Disassembly of section .interp:

02000114 <.interp>:
 2000114:	62696c2f 	stw.u	r5, [r13]-, #11311
 2000118:	2d646c2f 	subc.a	r17, r12, #48128	; 0xbc00
 200011c:	756e696c 	ldb	r25, [r13-], #10604
 2000120:	6f732e78 	ldb.u	r12, [r14]+, #11896
 2000124:	Address 0x02000124 is out of bounds.


Disassembly of section .note.ABI-tag:

02000128 <.note.ABI-tag>:
 2000128:	00000004 	.word	0x00000004
 200012c:	00000010 	.word	0x00000010
 2000130:	00000001 	.word	0x00000001
 2000134:	00554e47 	.word	0x00554e47
 2000138:	00000000 	.word	0x00000000
 200013c:	00000002 	.word	0x00000002
 2000140:	00000006 	.word	0x00000006
 2000144:	0000001f 	.word	0x0000001f

Disassembly of section .gnu.hash:

02000148 <.gnu.hash>:
 2000148:	00000003 	.word	0x00000003
 200014c:	00000002 	and	r0, r0, r2
 2000150:	00000001 	and	r0, r0, r1
 2000154:	00000005 	and	r0, r0, r5
 2000158:	20026800 	and	r9, r0, #0	; 0x0
 200015c:	00000000 	and	r0, r0, r0
 2000160:	00000002 	and	r0, r0, r2
 2000164:	00000004 	and	r0, r0, r4
 2000168:	0f11ed7c 	rsubc.a	r7, r2, ip >> r22
 200016c:	c0e34bad 	SWF	f13, [ip]-, #3764
 2000170:	f63d4e2f 	undefined instruction 0xf63d4e2f

Disassembly of section .dynsym:

02000174 <.dynsym>:
	...
 2000184:	00000001 	and	r0, r0, r1
	...
 2000190:	00000020 	and	r0, r0, r0 << r0
 2000194:	00000029 	and	r0, r0, r9 << r0
 2000198:	02000514 	xor	r0, r0, r20 << #2
 200019c:	00000000 	and	r0, r0, r0
 20001a0:	00000012 	and	r0, r0, r18
 20001a4:	0000001a 	and	r0, r0, sl
 20001a8:	02000538 	mula	r0, r24, r0, r2
 20001ac:	00000004 	and	r0, r0, r4
 20001b0:	000e0011 	and	r24, r1, r17
 20001b4:	0000002f 	and	r0, r0, r15 << r0
 20001b8:	0200052c 	mula	r0, r12, r0, r2
 20001bc:	00000000 	and	r0, r0, r0
 20001c0:	00000012 	and	r0, r0, r18

Disassembly of section .dynstr:

020001c4 <.dynstr>:
 20001c4:	675f5f00 	ldb.u	sp, [r11]-, #7936
 20001c8:	5f6e6f6d 	ldh.w	r25, [r13+], #749
 20001cc:	72617473 	stw.w	r5, [r12-], #13427
 20001d0:	005f5f74 	and	sp, r11, r20 >> r15
 20001d4:	6362696c 	ldw.u	r9, [r12]-, #10604
 20001d8:	2e6f732e 	rsubc	sp, r13, #38656	; 0x9700
 20001dc:	495f0036 	undefined instruction 0x495f0036
 20001e0:	74735f4f 	stb	r13, [r14-], #8015
 20001e4:	5f6e6964 	ldh.w	r25, [r13+], #644
 20001e8:	64657375 	stb.w	r21, [r12]-, #13173
 20001ec:	6f626100 	ldb.u	r9, [r12]+, #8448
 20001f0:	5f007472 	undefined instruction 0x5f007472
 20001f4:	62696c5f 	stw.u	r5, [r13]-, #11359
 20001f8:	74735f63 	stb	r13, [r14-], #8035
 20001fc:	5f747261 	undefined instruction 0x5f747261
 2000200:	6e69616d 	stb.u	r5, [r13]+, #8557
 2000204:	494c4700 	undefined instruction 0x494c4700
 2000208:	325f4342 	undefined instruction 0x325f4342
 200020c:	Address 0x0200020c is out of bounds.


Disassembly of section .gnu.version:

02000210 <.gnu.version>:
 2000210:	00000000 	and	r0, r0, r0
 2000214:	00010002 	and	r4, r0, r2
 2000218:	Address 0x02000218 is out of bounds.


Disassembly of section .gnu.version_r:

0200021c <.gnu.version_r>:
 200021c:	00010001 	and	r4, r0, r1
 2000220:	00000010 	and	r0, r0, r16
 2000224:	00000010 	and	r0, r0, r16
 2000228:	00000000 	and	r0, r0, r0
 200022c:	0d696910 	subc.a	r5, r13, r16 << #20
 2000230:	00020000 	and	r8, r0, r0
 2000234:	00000041 	and	r0, r0, r1 >> #32
 2000238:	00000000 	and	r0, r0, r0

Disassembly of section .rel.got:

0200023c <.rel.got>:
 200023c:	020086a4 	xor	r2, r0, r4 |> r3
 2000240:	00000115 	and	r0, r0, r21 << #32

Disassembly of section .rel.plt:

02000244 <.rel.plt>:
 2000244:	02008698 	xor	r2, r0, r24 |> #3
 2000248:	00000216 	and	r0, r0, r22 << #1
 200024c:	0200869c 	xor	r2, r0, ip |> #3
 2000250:	00000116 	and	r0, r0, r22 << #32
 2000254:	020086a0 	xor	r2, r0, r0 |> r3
 2000258:	00000416 	and	r0, r0, r22 << #2

Disassembly of section .init:

0200025c <_init>:
 200025c:	72ef8004 	stw.w	lr, [sp-], #4
 2000260:	bd000013 	b.l	20002b0 <call_gmon_start>
 2000264:	bd000043 	b.l	2000374 <frame_dummy>
 2000268:	bd000090 	b.l	20004ac <__do_global_ctors_aux>
 200026c:	69efc004 	ldw.w	pc, [sp]+, #4

Disassembly of section .text:

02000270 <_start>:
 2000270:	79ff0030 	ldw	ip, [pc+], #48	; 20002a4 <_start+0x34>
 2000274:	3a06c000 	mov	fp, #0	; 0x0
 2000278:	69e84004 	ldw.w	r1, [sp]+, #4
 200027c:	1a00801d 	mov	r2, sp
 2000280:	72e88004 	stw.w	r2, [sp-], #4
 2000284:	72e80004 	stw.w	r0, [sp-], #4
 2000288:	1a000000 	nop			(mov r0,r0)
 200028c:	1a000000 	nop			(mov r0,r0)
 2000290:	79f80014 	ldw	r0, [pc+], #20	; 20002a8 <_start+0x38>
 2000294:	79f8c014 	ldw	r3, [pc+], #20	; 20002ac <_start+0x3c>
 2000298:	72ef0004 	stw.w	ip, [sp-], #4
 200029c:	bd0000a3 	b.l	200052c <_fini+0x38>
 20002a0:	bd00009c 	b.l	2000514 <_fini+0x20>
 20002a4:	02000430 	.word	0x02000430
 20002a8:	0200040c 	.word	0x0200040c
 20002ac:	02000434 	.word	0x02000434

020002b0 <call_gmon_start>:
 20002b0:	72ee8004 	stw.w	sl, [sp-], #4
 20002b4:	79fe8024 	ldw	sl, [pc+], #36	; 20002dc <call_gmon_start+0x2c>
 20002b8:	08fe801a 	add	sl, pc, sl
 20002bc:	79fb8020 	ldw	r14, [pc+], #32	; 20002e0 <call_gmon_start+0x30>
 20002c0:	59d3c00e 	ldw	r15, [sl+],r14
 20002c4:	35780000 	cmpsub.a	r15, #0	; 0x0
 20002c8:	a0000002 	beq	20002d4 <call_gmon_start+0x24>
 20002cc:	8be82040 	ldm.w	(sl), [sp]+
 20002d0:	bc000093 	b	2000520 <_fini+0x2c>
 20002d4:	8be82040 	ldm.w	(sl), [sp]+
 20002d8:	1a07c01e 	mov	pc, lr
 20002dc:	000083d0 	.word	0x000083d0
 20002e0:	00000018 	.word	0x00000018

020002e4 <__do_global_dtors_aux>:
 20002e4:	92ea2e60 	stm.w	(r21, r22, r23, r24, sl, lr), [sp-]
 20002e8:	1a000000 	nop			(mov r0,r0)
 20002ec:	1a000000 	nop			(mov r0,r0)
 20002f0:	79fd4064 	ldw	r21, [pc+], #100	; 2000358 <__do_global_dtors_aux+0x74>
 20002f4:	7dabc000 	ldb	r15, [r21+]
 20002f8:	35780000 	cmpsub.a	r15, #0	; 0x0
 20002fc:	a2000013 	bne	200034c <__do_global_dtors_aux+0x68>
 2000300:	79fd8058 	ldw	r22, [pc+], #88	; 200035c <__do_global_dtors_aux+0x78>
 2000304:	79fb4058 	ldw	r13, [pc+], #88	; 2000360 <__do_global_dtors_aux+0x7c>
 2000308:	79fe0058 	ldw	r24, [pc+], #88	; 2000364 <__do_global_dtors_aux+0x80>
 200030c:	06b3800d 	rsub	r14, r22, r13
 2000310:	1a03c48e 	mov	r15, r14 |> #2
 2000314:	79c68000 	ldw	sl, [r24+]
 2000318:	247dc001 	sub	r23, r15, #1	; 0x1
 200031c:	15d00017 	cmpsub.a	sl, r23
 2000320:	a4000008 	bea	2000344 <__do_global_dtors_aux+0x60>
 2000324:	28d3c001 	add	r15, sl, #1	; 0x1
 2000328:	78c3c000 	stw	r15, [r24+]
 200032c:	1a000000 	nop			(mov r0,r0)
 2000330:	28ff8004 	add	lr, pc, #4	; 0x4
 2000334:	59b7c40f 	ldw	pc, [r22+],r15 << #2
 2000338:	79c68000 	ldw	sl, [r24+]
 200033c:	15d00017 	cmpsub.a	sl, r23
 2000340:	a6fffff8 	bub	2000324 <__do_global_dtors_aux+0x40>
 2000344:	3a03c001 	mov	r15, #1	; 0x1
 2000348:	7cabc000 	stb	r15, [r21+]
 200034c:	1a000000 	nop			(mov r0,r0)
 2000350:	1a000000 	nop			(mov r0,r0)
 2000354:	8bec2e60 	ldm.w	(r21, r22, r23, r24, sl, pc), [sp]+
 2000358:	020086b8 	.word	0x020086b8
 200035c:	020085b8 	.word	0x020085b8
 2000360:	020085bc 	.word	0x020085bc
 2000364:	020086bc 	.word	0x020086bc

02000368 <call___do_global_dtors_aux>:
 2000368:	72ef8004 	stw.w	lr, [sp-], #4
 200036c:	1a000000 	nop			(mov r0,r0)
 2000370:	69efc004 	ldw.w	pc, [sp]+, #4

02000374 <frame_dummy>:
 2000374:	72ef8004 	stw.w	lr, [sp-], #4
 2000378:	79fb802c 	ldw	r14, [pc+], #44	; 20003a8 <frame_dummy+0x34>
 200037c:	1a000000 	nop			(mov r0,r0)
 2000380:	7973c000 	ldw	r15, [r14+]
 2000384:	35780000 	cmpsub.a	r15, #0	; 0x0
 2000388:	a0000006 	beq	20003a4 <frame_dummy+0x30>
 200038c:	79fbc01c 	ldw	r15, [pc+], #28	; 20003ac <frame_dummy+0x38>
 2000390:	35780000 	cmpsub.a	r15, #0	; 0x0
 2000394:	a0000003 	beq	20003a4 <frame_dummy+0x30>
 2000398:	1a00000e 	mov	r0, r14
 200039c:	28ff8004 	add	lr, pc, #4	; 0x4
 20003a0:	1a07c00f 	mov	pc, r15
 20003a4:	69efc004 	ldw.w	pc, [sp]+, #4
 20003a8:	020085c0 	.word	0x020085c0
 20003ac:	00000000 	.word	0x00000000

020003b0 <call_frame_dummy>:
 20003b0:	72ef8004 	stw.w	lr, [sp-], #4
 20003b4:	1a000000 	nop			(mov r0,r0)
 20003b8:	69efc004 	ldw.w	pc, [sp]+, #4

020003bc <Factorial>:
 20003bc:	1a07001d 	mov	ip, sp
 20003c0:	92eeec40 	stm.w	(r23, r24, sl, fp, ip, lr, pc), [sp-]
 20003c4:	24e6c004 	sub	fp, ip, #4	; 0x4
 20003c8:	24ef4004 	sub	sp, sp, #4	; 0x4
 20003cc:	70d8001c 	stw	r0, [fp-], #28
 20003d0:	71dbc01c 	ldw	r15, [fp-], #28
 20003d4:	35780001 	cmpsub.a	r15, #1	; 0x1
 20003d8:	a2000002 	bne	20003e4 <Factorial+0x28>
 20003dc:	3a068001 	mov	sl, #1	; 0x1
 20003e0:	bc000007 	b	2000400 <Factorial+0x44>
 20003e4:	71db801c 	ldw	r14, [fp-], #28
 20003e8:	2473c001 	sub	r15, r14, #1	; 0x1
 20003ec:	1a00000f 	mov	r0, r15
 20003f0:	bdfffff2 	b.l	20003bc <Factorial>
 20003f4:	1a060000 	mov	r24, r0
 20003f8:	71ddc01c 	ldw	r23, [fp-], #28
 20003fc:	00c68137 	mul	sl, r23, r24
 2000400:	1a03c01a 	mov	r15, sl
 2000404:	1a00000f 	mov	r0, r15
 2000408:	91dd6c40 	ldm	(r23, r24, sl, fp, sp, pc), [fp-]

0200040c <main>:
 200040c:	1a07001d 	mov	ip, sp
 2000410:	92eee840 	stm.w	(r24, sl, fp, ip, lr, pc), [sp-]
 2000414:	24e6c004 	sub	fp, ip, #4	; 0x4
 2000418:	3a000006 	mov	r0, #6	; 0x6
 200041c:	bdffffe7 	b.l	20003bc <Factorial>
 2000420:	3a060000 	mov	r24, #0	; 0x0
 2000424:	1a068018 	mov	sl, r24
 2000428:	1a00001a 	mov	r0, sl
 200042c:	91dd6840 	ldm	(r24, sl, fp, sp, pc), [fp-]

02000430 <__libc_csu_fini>:
 2000430:	10ffc13e 	jump	lr

02000434 <__libc_csu_init>:
 2000434:	92ea3e7e 	stm.w	(r17, r18, r19, r20, r21, r22, r23, r24, r25, sl, lr), [sp-]
 2000438:	1a000000 	nop			(mov r0,r0)
 200043c:	1a000000 	nop			(mov r0,r0)
 2000440:	79fe805c 	ldw	sl, [pc+], #92	; 20004a0 <__libc_csu_init+0x6c>
 2000444:	08fe801a 	add	sl, pc, sl
 2000448:	79fe4058 	ldw	r25, [pc+], #88	; 20004a4 <__libc_csu_init+0x70>
 200044c:	1a058000 	mov	r22, r0
 2000450:	79fc4054 	ldw	r17, [pc+], #84	; 20004a8 <__libc_csu_init+0x74>
 2000454:	1a054001 	mov	r21, r1
 2000458:	1a050002 	mov	r20, r2
 200045c:	bdffff7f 	b.l	200025c <_init>
 2000460:	59d48019 	ldw	r18, [sl+],r25
 2000464:	59d4c011 	ldw	r19, [sl+],r17
 2000468:	06960013 	rsub	r24, r18, r19
 200046c:	1b05c498 	mov.a	r23, r24 |> #2
 2000470:	a000000a 	beq	200049c <__libc_csu_init+0x68>
 2000474:	1a04c012 	mov	r19, r18
 2000478:	3a060000 	mov	r24, #0	; 0x0
 200047c:	1a000016 	mov	r0, r22
 2000480:	1a004015 	mov	r1, r21
 2000484:	1a008014 	mov	r2, r20
 2000488:	28ff8004 	add	lr, pc, #4	; 0x4
 200048c:	599fc418 	ldw	pc, [r19+],r24 << #2
 2000490:	28c60001 	add	r24, r24, #1	; 0x1
 2000494:	15c00017 	cmpsub.a	r24, r23
 2000498:	a6fffff8 	bub	200047c <__libc_csu_init+0x48>
 200049c:	8bec3e7e 	ldm.w	(r17, r18, r19, r20, r21, r22, r23, r24, r25, sl, pc), [sp]+
 20004a0:	00008244 	.word	0x00008244
 20004a4:	00000020 	.word	0x00000020
 20004a8:	0000001c 	.word	0x0000001c

020004ac <__do_global_ctors_aux>:
 20004ac:	92ea2840 	stm.w	(r24, sl, lr), [sp-]
 20004b0:	1a000000 	nop			(mov r0,r0)
 20004b4:	1a000000 	nop			(mov r0,r0)
 20004b8:	79fbc028 	ldw	r15, [pc+], #40	; 20004e4 <__do_global_ctors_aux+0x38>
 20004bc:	717e8004 	ldw	sl, [r15-], #4
 20004c0:	37d00001 	cmpadd.a	sl, #1	; 0x1
 20004c4:	a0000006 	beq	20004e0 <__do_global_ctors_aux+0x34>
 20004c8:	247e0004 	sub	r24, r15, #4	; 0x4
 20004cc:	28ff8004 	add	lr, pc, #4	; 0x4
 20004d0:	1a07c01a 	mov	pc, sl
 20004d4:	73c68004 	ldw.w	sl, [r24-], #4
 20004d8:	37d00001 	cmpadd.a	sl, #1	; 0x1
 20004dc:	a2fffffb 	bne	20004cc <__do_global_ctors_aux+0x20>
 20004e0:	8bec2840 	ldm.w	(r24, sl, pc), [sp]+
 20004e4:	020085b4 	.word	0x020085b4

020004e8 <call___do_global_ctors_aux>:
 20004e8:	72ef8004 	stw.w	lr, [sp-], #4
 20004ec:	1a000000 	nop			(mov r0,r0)
 20004f0:	69efc004 	ldw.w	pc, [sp]+, #4

Disassembly of section .fini:

020004f4 <_fini>:
 20004f4:	72ef8004 	stw.w	lr, [sp-], #4
 20004f8:	bdffff7a 	b.l	20002e4 <__do_global_dtors_aux>
 20004fc:	69efc004 	ldw.w	pc, [sp]+, #4

Disassembly of section .plt:

02000500 <.plt>:
 2000500:	72ef8004 	stw.w	lr, [sp-], #4
 2000504:	79ff8008 	ldw	lr, [pc+], #8	; 2000510 <_fini+0x1c>
 2000508:	08ff801e 	add	lr, pc, lr
 200050c:	7bf7c00c 	ldw.w	pc, [lr+], #12
 2000510:	0000817c 	.word	0x0000817c
 2000514:	28ff1200 	add	ip, pc, #0	; 0x0
 2000518:	28e72402 	add	ip, ip, #32768	; 0x8000
 200051c:	7be7c180 	ldw.w	pc, [ip+], #384
 2000520:	28ff1200 	add	ip, pc, #0	; 0x0
 2000524:	28e72402 	add	ip, ip, #32768	; 0x8000
 2000528:	7be7c178 	ldw.w	pc, [ip+], #376
 200052c:	28ff1200 	add	ip, pc, #0	; 0x0
 2000530:	28e72402 	add	ip, ip, #32768	; 0x8000
 2000534:	7be7c170 	ldw.w	pc, [ip+], #368

Disassembly of section .rodata:

02000538 <_IO_stdin_used>:
 2000538:	00020001 	.word	0x00020001

Disassembly of section .eh_frame_hdr:

0200053c <.eh_frame_hdr>:
 200053c:	3b031b01 	mov.a	r12, #134742016	; 0x8080000
 2000540:	00000018 	.word	0x00000018
 2000544:	00000002 	and	r0, r0, r2
 2000548:	fffffef4 	jepriv	0x00fffef4
 200054c:	00000030 	and	r0, r0, r16 << r0
 2000550:	fffffef8 	jepriv	0x00fffef8
 2000554:	00000044 	and	r0, r0, r4 >> #32

Disassembly of section .eh_frame:

02000558 <__FRAME_END__-0x54>:
 2000558:	00000010 	and	r0, r0, r16
 200055c:	00000000 	and	r0, r0, r0
 2000560:	00527a01 	.word	0x00527a01
 2000564:	011e7c02 	and.a	r25, r3, r2 << #30
 2000568:	001d0c1b 	and	r20, r3, fp << #6
 200056c:	00000010 	.word	0x00000010
 2000570:	00000018 	and	r0, r0, r24
 2000574:	fffffebc 	jepriv	0x00fffebc
 2000578:	00000004 	and	r0, r0, r4
 200057c:	00000000 	and	r0, r0, r0
 2000580:	00000028 	and	r0, r0, r8 << r0
 2000584:	0000002c 	and	r0, r0, r12 << r0
 2000588:	fffffeac 	jepriv	0x00fffeac
 200058c:	00000078 	and	r0, r0, r24 >> r0
 2000590:	2c0e4200 	.word	0x2c0e4200
 2000594:	9a019e46 	stm.w	(r17, r18, r22, r23, r24, r25, ip, sp), [r0+]
 2000598:	98039902 	jeextn
 200059c:	96059704 	jeextn
 20005a0:	94079506 	.word	0x94079506
 20005a4:	92099308 	jeextn
 20005a8:	000b910a 	and	r14, r1, r10 << #8

020005ac <__FRAME_END__>:
 20005ac:	00000000 	.word	0x00000000

Disassembly of section .ctors:

020085b0 <__CTOR_LIST__>:
 20085b0:	ffffffff 	.word	0xffffffff

020085b4 <__CTOR_END__>:
 20085b4:	00000000 	.word	0x00000000

Disassembly of section .dtors:

020085b8 <__DTOR_LIST__>:
 20085b8:	ffffffff 	.word	0xffffffff

020085bc <__DTOR_END__>:
 20085bc:	00000000 	.word	0x00000000

Disassembly of section .jcr:

020085c0 <__JCR_END__>:
 20085c0:	00000000 	.word	0x00000000

Disassembly of section .dynamic:

020085c4 <_DYNAMIC>:
 20085c4:	00000001 	.word	0x00000001
 20085c8:	00000010 	.word	0x00000010
 20085cc:	0000000c 	.word	0x0000000c
 20085d0:	0200025c 	.word	0x0200025c
 20085d4:	0000000d 	.word	0x0000000d
 20085d8:	020004f4 	.word	0x020004f4
 20085dc:	6ffffef5 	.word	0x6ffffef5
 20085e0:	02000148 	.word	0x02000148
 20085e4:	00000005 	.word	0x00000005
 20085e8:	020001c4 	.word	0x020001c4
 20085ec:	00000006 	.word	0x00000006
 20085f0:	02000174 	.word	0x02000174
 20085f4:	0000000a 	.word	0x0000000a
 20085f8:	0000004b 	.word	0x0000004b
 20085fc:	0000000b 	.word	0x0000000b
 2008600:	00000010 	.word	0x00000010
 2008604:	00000015 	.word	0x00000015
 2008608:	00000000 	.word	0x00000000
 200860c:	00000003 	.word	0x00000003
 2008610:	0200868c 	.word	0x0200868c
 2008614:	00000002 	.word	0x00000002
 2008618:	00000018 	.word	0x00000018
 200861c:	00000014 	.word	0x00000014
 2008620:	00000011 	.word	0x00000011
 2008624:	00000017 	.word	0x00000017
 2008628:	02000244 	.word	0x02000244
 200862c:	00000011 	.word	0x00000011
 2008630:	0200023c 	.word	0x0200023c
 2008634:	00000012 	.word	0x00000012
 2008638:	00000008 	.word	0x00000008
 200863c:	00000013 	.word	0x00000013
 2008640:	00000008 	.word	0x00000008
 2008644:	6ffffffe 	.word	0x6ffffffe
 2008648:	0200021c 	.word	0x0200021c
 200864c:	6fffffff 	.word	0x6fffffff
 2008650:	00000001 	.word	0x00000001
 2008654:	6ffffff0 	.word	0x6ffffff0
 2008658:	02000210 	.word	0x02000210
	...

Disassembly of section .got:

0200868c <_GLOBAL_OFFSET_TABLE_>:
 200868c:	020085c4 	.word	0x020085c4
	...
 2008698:	02000500 	.word	0x02000500
 200869c:	02000500 	.word	0x02000500
 20086a0:	02000500 	.word	0x02000500
 20086a4:	00000000 	.word	0x00000000
 20086a8:	020085b0 	.word	0x020085b0
 20086ac:	020085b0 	.word	0x020085b0

Disassembly of section .data:

020086b0 <__data_start>:
 20086b0:	00000000 	.word	0x00000000

020086b4 <__dso_handle>:
 20086b4:	00000000 	.word	0x00000000

Disassembly of section .bss:

020086b8 <completed.5590>:
 20086b8:	00000000 	.word	0x00000000

020086bc <dtor_idx.5592>:
 20086bc:	00000000 	.word	0x00000000

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	undefined instruction 0x43434700
   4:	4728203a 	undefined instruction 0x4728203a
   8:	2029554e 	and	r5, r5, #1400897536	; 0x53800000
   c:	2e342e34 	rsubc	r16, r6, #26624	; 0x6800
  10:	47000032 	undefined instruction 0x47000032
  14:	203a4343 	and	r9, r7, #-2147483487	; 0x800000a1
  18:	554e4728 	ldb	r25, [r9-], #104
  1c:	2e342029 	rsubc	r16, r6, #2686976	; 0x290000
  20:	00322e34 	and	r8, r6, r20 << r23
  24:	43434700 	undefined instruction 0x43434700
  28:	5528203a 	undefined instruction 0x5528203a
  2c:	315f3443 	cmpand.a	r11, #4288	; 0x10c0
  30:	622d302e 	stw.u	r20, [r5]-, #12334
  34:	5f617465 	undefined instruction 0x5f617465
  38:	30313032 	undefined instruction 0x30313032
  3c:	35313430 	cmpsub.a	r6, #3072	; 0xc00
  40:	2e342029 	rsubc	r16, r6, #2686976	; 0x290000
  44:	00322e34 	and	r8, r6, r20 << r23
  48:	43434700 	undefined instruction 0x43434700
  4c:	5528203a 	undefined instruction 0x5528203a
  50:	315f3443 	cmpand.a	r11, #4288	; 0x10c0
  54:	622d302e 	stw.u	r20, [r5]-, #12334
  58:	5f617465 	undefined instruction 0x5f617465
  5c:	30313032 	undefined instruction 0x30313032
  60:	35313430 	cmpsub.a	r6, #3072	; 0xc00
  64:	2e342029 	rsubc	r16, r6, #2686976	; 0x290000
  68:	00322e34 	and	r8, r6, r20 << r23
  6c:	43434700 	undefined instruction 0x43434700
  70:	4728203a 	undefined instruction 0x4728203a
  74:	2029554e 	and	r5, r5, #1400897536	; 0x53800000
  78:	2e342e34 	rsubc	r16, r6, #26624	; 0x6800
  7c:	47000032 	undefined instruction 0x47000032
  80:	203a4343 	and	r9, r7, #-2147483487	; 0x800000a1
  84:	34435528 	undefined instruction 0x34435528
  88:	302e315f 	undefined instruction 0x302e315f
  8c:	7465622d 	stb	r21, [r12-], #8749
  90:	30325f61 	undefined instruction 0x30325f61
  94:	34303031 	undefined instruction 0x34303031
  98:	20293531 	and	r4, r5, #19520	; 0x4c40
  9c:	2e342e34 	rsubc	r16, r6, #26624	; 0x6800
  a0:	47000032 	undefined instruction 0x47000032
  a4:	203a4343 	and	r9, r7, #-2147483487	; 0x800000a1
  a8:	554e4728 	ldb	r25, [r9-], #104
  ac:	2e342029 	rsubc	r16, r6, #2686976	; 0x290000
  b0:	00322e34 	and	r8, r6, r20 << r23

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	and	r0, r0, ip
   4:	008d0002 	and	r20, r17, r2
   8:	00040000 	and	r16, r0, r0
   c:	00000000 	and	r0, r0, r0
  10:	02000430 	xor	r0, r0, r16 << r2
  14:	0000007c 	and	r0, r0, ip >> r0
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
   0:	00000021 	and	r0, r0, r1 << r0
   4:	00000002 	and	r0, r0, r2
   8:	008d0000 	and	r20, r17, r0
   c:	00750000 	and	r20, r14, r0
  10:	495f0000 	ldw.w	ip, [r11]+,r0
  14:	74735f4f 	stb	r13, [r14-], #8015
  18:	5f6e6964 	ldh.w	r25, [r13+], #644
  1c:	64657375 	stb.w	r21, [r12]-, #13173
  20:	00000000 	and	r0, r0, r0
  24:	00003600 	and	r0, r0, r0 << #27
  28:	8d000200 	ldur	(r6), [r0]+
  2c:	15000000 	cmpsub.a	r0, r0
  30:	45000001 	ldb.w	r0, [r0]-,r1
  34:	5f000000 	ldb.w	r0, [r0+],r0
  38:	62696c5f 	stw.u	r5, [r13]-, #11359
  3c:	73635f63 	ldw.w	r13, [r12-], #8035
  40:	69665f75 	ldw.w	r25, [r12]+, #8053
  44:	5800696e 	sth	r1, [r0+], r14
  48:	5f000000 	ldb.w	r0, [r0+],r0
  4c:	62696c5f 	stw.u	r5, [r13]-, #11359
  50:	73635f63 	ldw.w	r13, [r12-], #8035
  54:	6e695f75 	stb.u	r5, [r13]+, #8053
  58:	00007469 	and	r1, r0, r9 >> sl
  5c:	Address 0x0000005c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000089 	.word	0x00000089
   4:	00000002 	.word	0x00000002
   8:	01040000 	.word	0x01040000
   c:	0000001d 	.word	0x0000001d
  10:	0000bf01 	.word	0x0000bf01
  14:	00005d00 	.word	0x00005d00
  18:	0002b000 	.word	0x0002b000
  1c:	0002b002 	.word	0x0002b002
  20:	00000002 	.word	0x00000002
  24:	08010200 	.word	0x08010200
  28:	0000004f 	.word	0x0000004f
  2c:	00070202 	.word	0x00070202
  30:	02000000 	.word	0x02000000
  34:	00420704 	.word	0x00420704
  38:	04020000 	.word	0x04020000
  3c:	00003d07 	.word	0x00003d07
  40:	06010200 	.word	0x06010200
  44:	00000051 	.word	0x00000051
  48:	13050202 	.word	0x13050202
  4c:	03000000 	.word	0x03000000
  50:	6e690504 	.word	0x6e690504
  54:	08020074 	.word	0x08020074
  58:	00007b05 	.word	0x00007b05
  5c:	07080200 	.word	0x07080200
  60:	00000038 	.word	0x00000038
  64:	80050402 	.word	0x80050402
  68:	04000000 	.word	0x04000000
  6c:	01020704 	.word	0x01020704
  70:	00005806 	.word	0x00005806
  74:	00290500 	.word	0x00290500
  78:	19010000 	.word	0x19010000
  7c:	00000087 	.word	0x00000087
  80:	38030501 	.word	0x38030501
  84:	06020005 	.word	0x06020005
  88:	0000004f 	.word	0x0000004f
  8c:	00011100 	.word	0x00011100
  90:	4b000200 	.word	0x4b000200
  94:	04000000 	.word	0x04000000
  98:	00001d01 	.word	0x00001d01
  9c:	00bb0100 	.word	0x00bb0100
  a0:	005d0000 	.word	0x005d0000
  a4:	04300000 	.word	0x04300000
  a8:	04ac0200 	.word	0x04ac0200
  ac:	004b0200 	.word	0x004b0200
  b0:	04020000 	.word	0x04020000
  b4:	746e6905 	.word	0x746e6905
  b8:	008e0300 	.word	0x008e0300
  bc:	d3020000 	.word	0xd3020000
  c0:	00000037 	.word	0x00000037
  c4:	42070404 	.word	0x42070404
  c8:	04000000 	.word	0x04000000
  cc:	00800504 	.word	0x00800504
  d0:	01050000 	.word	0x01050000
  d4:	000000de 	.word	0x000000de
  d8:	30015a01 	.word	0x30015a01
  dc:	34020004 	.word	0x34020004
  e0:	01020004 	.word	0x01020004
  e4:	9a01066d 	.word	0x9a01066d
  e8:	01000000 	.word	0x01000000
  ec:	04340140 	.word	0x04340140
  f0:	04ac0200 	.word	0x04ac0200
  f4:	00000200 	.word	0x00000200
  f8:	00bb0000 	.word	0x00bb0000
  fc:	95070000 	.word	0x95070000
 100:	01000000 	.word	0x01000000
 104:	00002540 	.word	0x00002540
 108:	00001f00 	.word	0x00001f00
 10c:	00ee0700 	.word	0x00ee0700
 110:	40010000 	.word	0x40010000
 114:	000000bb 	.word	0x000000bb
 118:	0000003d 	.word	0x0000003d
 11c:	00008907 	.word	0x00008907
 120:	bb400100 	.word	0xbb400100
 124:	5b000000 	.word	0x5b000000
 128:	08000000 	.word	0x08000000
 12c:	000000d9 	.word	0x000000d9
 130:	00ce5101 	.word	0x00ce5101
 134:	00090000 	.word	0x00090000
 138:	0a000000 	.word	0x0a000000
 13c:	52010069 	.word	0x52010069
 140:	0000002c 	.word	0x0000002c
 144:	00006801 	.word	0x00006801
 148:	00c1040b 	.word	0x00c1040b
 14c:	040b0000 	.word	0x040b0000
 150:	000000c7 	.word	0x000000c7
 154:	58060104 	.word	0x58060104
 158:	0c000000 	.word	0x0c000000
 15c:	0000002c 	.word	0x0000002c
 160:	0000f40d 	.word	0x0000f40d
 164:	0000de00 	.word	0x0000de00
 168:	0f000e00 	.word	0x0f000e00
 16c:	0000f401 	.word	0x0000f401
 170:	00251000 	.word	0x00251000
 174:	bb100000 	.word	0xbb100000
 178:	10000000 	.word	0x10000000
 17c:	000000bb 	.word	0x000000bb
 180:	de040b00 	.word	0xde040b00
 184:	11000000 	.word	0x11000000
 188:	000000c6 	.word	0x000000c6
 18c:	00d32d01 	.word	0x00d32d01
 190:	01010000 	.word	0x01010000
 194:	0000aa11 	.word	0x0000aa11
 198:	d32f0100 	.word	0xd32f0100
 19c:	01000000 	.word	0x01000000
 1a0:	Address 0x000001a0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	sub.a	r4, r0, #16777217	; 0x1000001
   4:	030b130e 	xor.a	r12, r1, r14 << #9
   8:	110e1b0e 	cmpand.a	r1, r14 << #13
   c:	10011201 	undefined instruction 0x10011201
  10:	02000006 	xor	r0, r0, r6
  14:	0b0b0024 	addc.a	r12, r1, r4 << r0
  18:	0e030b3e 	mulsla	r12, r5, lr, r0
  1c:	24030000 	sub	r12, r0, #0	; 0x0
  20:	3e0b0b00 	not	r12, #8	; 0x8
  24:	0008030b 	and	r0, r1, r11 << #1
  28:	00240400 	and	r16, r4, r0 << #2
  2c:	0b3e0b0b 	addc.a	r24, r7, r11 << #5
  30:	34050000 	undefined instruction 0x34050000
  34:	3a0e0300 	mov	r24, #128	; 0x80
  38:	490b3b0b 	undefined instruction 0x490b3b0b
  3c:	020c3f13 	xor	r16, r1, r19 << #31
  40:	0600000a 	rsub	r0, r0, r10
  44:	13490026 	cmpxor.a	r9, r6 << r0
  48:	01000000 	and.a	r0, r0, r0
  4c:	0e250111 	rsubc	r20, r4, r17 << #32
  50:	0e030b13 	rsubc	r12, r0, r19 << #5
  54:	01110e1b 	and.a	r4, r2, fp << #7
  58:	06100112 	rsub	r0, r2, r18 << #32
  5c:	24020000 	sub	r8, r0, #0	; 0x0
  60:	3e0b0b00 	not	r12, #8	; 0x8
  64:	0008030b 	and	r0, r1, r11 << #1
  68:	00160300 	and	r24, r2, r0 << #1
  6c:	0b3a0e03 	addc.a	r8, r7, r3 << #7
  70:	13490b3b 	cmpxor.a	r9, fp << r5
  74:	24040000 	sub	r16, r0, #0	; 0x0
  78:	3e0b0b00 	not	r12, #8	; 0x8
  7c:	000e030b 	and	r24, r1, r11 << #1
  80:	002e0500 	and	r24, r5, r0 << #2
  84:	0e030c3f 	rsubc	r12, r0, pc << r6
  88:	0b3b0b3a 	mulula.a	r12, r5, sl, r7
  8c:	01110c27 	and.a	r4, r2, r7 << r6
  90:	0a400112 	addc	r0, r8, r18 << #32
  94:	2e060000 	rsubc	r24, r0, #0	; 0x0
  98:	030c3f01 	xor.a	r16, r1, r1 << #31
  9c:	3b0b3a0e 	mov.a	r12, #112	; 0x70
  a0:	110c270b 	cmpand.a	r1, r11 << #19
  a4:	40011201 	stw.w	r4, [r0]-,r1 << #9
  a8:	00130106 	and	r12, r2, r6 << #32
  ac:	00050700 	and	r20, r0, r0 << #3
  b0:	0b3a0e03 	addc.a	r8, r7, r3 << #7
  b4:	13490b3b 	cmpxor.a	r9, fp << r5
  b8:	00000602 	and	r0, r0, r2 << #3
  bc:	03003408 	xor.a	r0, r0, r8 << #26
  c0:	3b0b3a0e 	mov.a	r12, #112	; 0x70
  c4:	0013490b 	and	r13, r2, r11 << #4
  c8:	010b0900 	and.a	r12, r1, r0 << #4
  cc:	00000655 	and	r0, r0, r21 >> #3
  d0:	0300340a 	xor.a	r0, r0, r10 << #26
  d4:	3b0b3a08 	mov.a	r12, #64	; 0x40
  d8:	0213490b 	xor	r13, r2, r11 << #4
  dc:	0b00000a 	addc.a	r0, r0, r10
  e0:	0b0b000f 	addc.a	r12, r1, r15
  e4:	00001349 	and	r0, r0, r9 >> #9
  e8:	4900260c 	ldw.w	r0, [r0]+,r12 << #19
  ec:	0d000013 	subc.a	r0, r0, r19
  f0:	13490101 	cmpxor.a	r9, r1 << #32
  f4:	00001301 	and	r0, r0, r1 << #9
  f8:	0000210e 	and	r0, r0, r14 << #16
  fc:	01150f00 	and.a	r20, r2, r0 << #7
 100:	13010c27 	cmpxor.a	r0, r7 << r6
 104:	05100000 	sub.a	r0, r2, r0
 108:	00134900 	and	r13, r2, r0 << #4
 10c:	00341100 	and	r16, r6, r0 << #8
 110:	0b3a0e03 	addc.a	r8, r7, r3 << #7
 114:	13490b3b 	cmpxor.a	r9, fp << r5
 118:	0c3c0c3f 	subc	r16, r7, pc << r6
 11c:	Address 0x0000011c is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000002a 	and	r0, r0, r10 << r0
   4:	001a0002 	and	r8, r3, r2
   8:	01010000 	and.a	r4, r0, r0
   c:	000af5f6 	and	r11, r1, r22 <> sl
  10:	01010101 	and.a	r4, r0, r1 << #32
  14:	01000000 	and.a	r0, r0, r0
  18:	696e6900 	ldw.w	r25, [r13]+, #10496
  1c:	00632e74 	and	r12, r12, r20 >> r23
  20:	00000000 	and	r0, r0, r0
  24:	b0020500 	bua	81428 <_init-0x1f7ee34>
  28:	00020002 	and	r8, r0, r2
  2c:	00190101 	and	r4, r3, r1 << #32
  30:	00020000 	and	r8, r0, r0
  34:	00000013 	and	r0, r0, r19
  38:	0efb0102 	rsubc	r12, pc, r2 << #32
  3c:	0101000d 	and.a	r4, r0, r13
  40:	00000101 	and	r0, r0, r1 << #32
  44:	00000100 	and	r0, r0, r0 << #32
  48:	0b000001 	addc.a	r0, r0, r1
  4c:	02000001 	xor	r0, r0, r1
  50:	00008d00 	and	r2, r0, r0 << #6
  54:	f6010100 	undefined instruction 0xf6010100
  58:	01000af5 	and.a	r0, r0, r21 <> r5
  5c:	00010101 	and	r4, r0, r1 << #32
  60:	2f010000 	rsubc.a	r4, r0, #0	; 0x0
  64:	2f727375 	rsubc.a	r9, r14, #47744	; 0xba80
  68:	63696e75 	ldw.u	r5, [r13]-, #11893
  6c:	2f65726f 	rsubc.a	r21, r12, #14208	; 0x3780
  70:	2d756e67 	subc.a	r21, r14, #52736	; 0xce00
  74:	6c6f6f74 	stb.w	sp, [r13]+, #12148
  78:	69616863 	ldw.w	r5, [r12]+, #10339
  7c:	6e752d6e 	stb.u	r20, [r14]+, #11630
  80:	726f6369 	stw.w	sp, [r13-], #9065
  84:	63752f65 	ldw.u	r20, [r14]-, #12133
  88:	2e312d34 	rsubc	r4, r6, #315392	; 0x4d000
  8c:	65622d30 	ldb.w	r8, [r12]-, #11568
  90:	732d6174 	ldw.w	r21, [r5-], #8564
  94:	2d74666f 	subc.a	r17, r14, #909312	; 0xde000
  98:	4c454852 	stb.w	r21, [r8]+,r18 >> #4
  9c:	2f345341 	rsubc.a	r17, r6, #-1602224128	; 0xa0800000
  a0:	2f62696c 	rsubc.a	r9, r12, #1490944	; 0x16c000
  a4:	2f636367 	rsubc.a	r13, r12, #11763712	; 0xb38000
  a8:	63696e75 	ldw.u	r5, [r13]-, #11893
  ac:	3365726f 	cmpxor.a	r12, #14208	; 0x3780
  b0:	696c2d32 	ldw.w	r16, [r13]+, #11570
  b4:	2f78756e 	rsubc.a	r1, r15, #23424	; 0x5b80
  b8:	2e342e34 	rsubc	r16, r6, #26624	; 0x6800
  bc:	6e692f32 	stb.u	r4, [r13]+, #12082
  c0:	64756c63 	stb.w	r21, [r14]-, #11363
  c4:	65000065 	ldb.w	r0, [r0]-, #101
  c8:	692d666c 	ldw.w	r21, [r5]+, #9836
  cc:	2e74696e 	rsubc	r17, r14, #1499136	; 0x16e000
  d0:	00000063 	and	r0, r0, r3 >> r0
  d4:	64747300 	stb.w	r17, [r14]-, #13056
  d8:	2e666564 	rsubc	r25, r12, #5832704	; 0x590000
  dc:	00010068 	and	r4, r0, r8 >> r0
  e0:	05000000 	sub.a	r0, r0, r0
  e4:	00043002 	and	r16, r0, r2 << #24
  e8:	05006e02 	sub.a	r1, r0, r2 << #23
  ec:	00043002 	and	r16, r0, r2 << #24
  f0:	05001c02 	sub.a	r0, r0, r2 << #14
  f4:	00043402 	and	r16, r0, r2 << #26
  f8:	015e0302 	and.a	r24, r11, r2 << #1
  fc:	48020500 	undefined instruction 0x48020500
 100:	25020004 	sub.a	r8, r0, #4	; 0x4
 104:	4c020500 	undefined instruction 0x4c020500
 108:	03020004 	xor.a	r8, r0, r4
 10c:	0500016f 	sub.a	r0, r0, r15 >> r0
 110:	00045002 	and	r17, r0, r2 << #8
 114:	05002502 	sub.a	r0, r0, r2 << #18
 118:	00045402 	and	r17, r0, r2 << #10
 11c:	016f0302 	and.a	ip, r13, r2 << #1
 120:	5c020500 	undefined instruction 0x5c020500
 124:	22020004 	xor	r8, r0, #4	; 0x4
 128:	60020500 	stw.w	r8, [r0]-, #1280
 12c:	17020004 	cmpadd.a	r0, r4
 130:	74020500 	stb	r8, [r0-], #1280
 134:	15020004 	cmpsub.a	r0, r4
 138:	78020500 	stw	r8, [r0+], #1280
 13c:	13020004 	cmpxor.a	r0, r4
 140:	7c020500 	stb	r8, [r0+], #1280
 144:	15020004 	cmpsub.a	r0, r4
 148:	90020500 	jeextn
 14c:	13020004 	cmpxor.a	r0, r4
 150:	ac020500 	bfv	81554 <_init-0x1f7ed08>
 154:	00020004 	and	r8, r0, r4
 158:	00190101 	and	r4, r3, r1 << #32
 15c:	00020000 	and	r8, r0, r0
 160:	00000013 	and	r0, r0, r19
 164:	0efb0102 	rsubc	r12, pc, r2 << #32
 168:	0101000d 	and.a	r4, r0, r13
 16c:	00000101 	and	r0, r0, r1 << #32
 170:	00000100 	and	r0, r0, r0 << #32
 174:	Address 0x00000174 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	726f6873 	stw.w	sp, [r13-], #10355
   4:	6e752074 	stb.u	r20, [r14]+, #8308
   8:	6e676973 	stb.u	sp, [r12]+, #10611
   c:	69206465 	ldw.w	r1, [r4]+, #9317
  10:	7300746e 	ldw.w	r1, [r0-], #13422
  14:	74726f68 	stb	r9, [r14-], #12136
  18:	746e6920 	stb	r25, [r13-], #10528
  1c:	554e4700 	undefined instruction 0x554e4700
  20:	34204320 	undefined instruction 0x34204320
  24:	322e342e 	undefined instruction 0x322e342e
  28:	4f495f00 	undefined instruction 0x4f495f00
  2c:	6474735f 	stb.w	r17, [r14]-, #13151
  30:	755f6e69 	ldb	sp, [r11-], #11881
  34:	00646573 	and	r17, r12, r19 >> r18
  38:	676e6f6c 	ldb.u	r25, [r13]-, #12140
  3c:	6e6f6c20 	stb.u	sp, [r13]+, #11296
  40:	6e752067 	stb.u	r20, [r14]+, #8295
  44:	6e676973 	stb.u	sp, [r12]+, #10611
  48:	69206465 	ldw.w	r1, [r4]+, #9317
  4c:	7500746e 	ldb	r1, [r0-], #13422
  50:	6769736e 	ldb.u	r5, [r13]-, #13166
  54:	2064656e 	and	r17, r12, #5996544	; 0x5b8000
  58:	72616863 	stw.w	r5, [r12-], #10339
  5c:	6f682f00 	ldb.u	r0, [r13]+, #12032
  60:	672f656d 	ldb.u	sp, [r5]-, #9581
  64:	742f6268 	stb	sp, [r5-], #8808
  68:	6b6e7572 	ldw.u	r25, [r13]+, #13682
  6c:	696c672f 	ldw.w	r17, [r13]+, #10031
  70:	322d6362 	undefined instruction 0x322d6362
  74:	632f392e 	ldw.u	ip, [r5]-, #14638
  78:	6c007573 	stb.w	r1, [r0]+, #13683
  7c:	20676e6f 	and	sp, r12, #56832	; 0xde00
  80:	676e6f6c 	ldb.u	r25, [r13]-, #12140
  84:	746e6920 	stb	r25, [r13-], #10528
  88:	766e6500 	stb.w	r25, [r13-], #9472
  8c:	69730070 	ldw.w	r12, [r14]+, #112
  90:	745f657a 	stb	sp, [r11-], #9594
  94:	67726100 	ldb.u	r9, [r14]-, #8448
  98:	5f5f0063 	undefined instruction 0x5f5f0063
  9c:	6362696c 	ldw.u	r9, [r12]-, #10604
  a0:	7573635f 	ldb	r13, [r14-], #9055
  a4:	696e695f 	ldw.w	r25, [r13]+, #10591
  a8:	5f5f0074 	undefined instruction 0x5f5f0074
  ac:	74696e69 	stb	r5, [r13-], #11881
  b0:	7272615f 	stw.w	r9, [r14-], #8543
  b4:	655f7961 	ldb.w	sp, [r11]-, #14689
  b8:	6500646e 	ldb.w	r1, [r0]-, #9326
  bc:	692d666c 	ldw.w	r21, [r5]+, #9836
  c0:	2e74696e 	rsubc	r17, r14, #1499136	; 0x16e000
  c4:	5f5f0063 	undefined instruction 0x5f5f0063
  c8:	74696e69 	stb	r5, [r13-], #11881
  cc:	7272615f 	stw.w	r9, [r14-], #8543
  d0:	735f7961 	ldw.w	sp, [r11-], #14689
  d4:	74726174 	stb	r9, [r14-], #8564
  d8:	7a697300 	stw.w	r5, [r13+], #13056
  dc:	5f5f0065 	undefined instruction 0x5f5f0065
  e0:	6362696c 	ldw.u	r9, [r12]-, #10604
  e4:	7573635f 	ldb	r13, [r14-], #9055
  e8:	6e69665f 	stb.u	r5, [r13]+, #9823
  ec:	72610069 	stw.w	r4, [r12-], #105
  f0:	Address 0x000000f0 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000004 	and	r0, r0, r4
   4:	00000008 	and	r0, r0, r8
   8:	086d0001 	add	r20, r13, r1
   c:	7c000000 	stb	r0, [r0+]
  10:	02000000 	xor	r0, r0, r0
  14:	002c8d00 	and	r18, r5, r0 << #6
  18:	00000000 	and	r0, r0, r0
  1c:	04000000 	sub	r0, r0, r0
  20:	30000000 	undefined instruction 0x30000000
  24:	01000000 	and.a	r0, r0, r0
  28:	00305000 	and	r1, r6, r0 << #8
  2c:	007c0000 	and	r16, r15, r0
  30:	00010000 	and	r4, r0, r0
  34:	00000066 	and	r0, r0, r6 >> r0
  38:	00000000 	and	r0, r0, r0
  3c:	00000400 	and	r0, r0, r0 << #2
  40:	00003000 	and	r0, r0, r0 << #24
  44:	51000100 	undefined instruction 0x51000100
  48:	00000030 	and	r0, r0, r16 << r0
  4c:	0000007c 	and	r0, r0, ip >> r0
  50:	00650001 	and	r20, r12, r1
  54:	00000000 	and	r0, r0, r0
  58:	04000000 	sub	r0, r0, r0
  5c:	30000000 	undefined instruction 0x30000000
  60:	01000000 	and.a	r0, r0, r0
  64:	00305200 	and	r1, r6, r0 << #9
  68:	007c0000 	and	r16, r15, r0
  6c:	00010000 	and	r4, r0, r0
  70:	00000064 	and	r0, r0, r4 >> r0
  74:	00000000 	and	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000018 	and	r0, r0, r24
   4:	0000001c 	and	r0, r0, ip
   8:	00000030 	and	r0, r0, r16 << r0
   c:	0000007c 	and	r0, r0, ip >> r0
  10:	00000020 	and	r0, r0, r0 << r0
  14:	00000024 	and	r0, r0, r4 << r0
	...

Disassembly of section .UNICORE32.attributes:

00000000 <.UNICORE32.attributes>:
   0:	00000f41 	and	r0, r0, r1 >> #7
   4:	61656100 	ldw.w	r21, [r12]-, #8448
   8:	01006962 	and.a	r1, r0, r2 >> r20
   c:	00000005 	and	r0, r0, r5
