#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 19 17:50:11 2018
# Process ID: 17756
# Current directory: c:/Users/Lemps/FIR_filter/FIR_filter3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17304 C:\Users\Lemps\FIR_filter\FIR_filter3\FIR_filter3.xpr
# Log file: c:/Users/Lemps/FIR_filter/FIR_filter3/vivado.log
# Journal file: c:/Users/Lemps/FIR_filter/FIR_filter3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Lemps/FIR_Filter1/FIR_beh.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Lemps/FIR_Filter1/FIR_tester1.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
update_files -from_files C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/FIR_beh.vhd -to_files C:/Users/Lemps/FIR_Filter1/FIR_beh.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Lemps/FIR_Filter1/FIR_beh.vhd' with file 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/FIR_beh.vhd'.
update_files -from_files C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd -to_files C:/Users/Lemps/FIR_Filter1/FIR_tester1.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Lemps/FIR_Filter1/FIR_tester1.vhd' with file 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd'.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim/xsim.dir/FIR_tester1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim/xsim.dir/FIR_tester1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 19 17:51:51 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 19 17:51:51 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 805.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_tester1_behav -key {Behavioral:sim_1:Functional:FIR_tester1} -tclbatch {FIR_tester1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source FIR_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 805.707 ; gain = 0.113
run 1 us
save_wave_config {C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg
set_property xsim.view {C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 825.195 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_tester1_behav -key {Behavioral:sim_1:Functional:FIR_tester1} -tclbatch {FIR_tester1.tcl} -view {C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg
source FIR_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/FIR_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behave of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_tester1_behav -key {Behavioral:sim_1:Functional:FIR_tester1} -tclbatch {FIR_tester1.tcl} -view {C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg
source FIR_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_tester1_behav -key {Behavioral:sim_1:Functional:FIR_tester1} -tclbatch {FIR_tester1.tcl} -view {C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg
source FIR_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/FIR_tester1/UUT/del_1}} {{/FIR_tester1/UUT/del_2}} {{/FIR_tester1/UUT/del_3}} {{/FIR_tester1/UUT/del_4}} {{/FIR_tester1/UUT/del_5}} {{/FIR_tester1/UUT/del_6}} {{/FIR_tester1/UUT/del_7}} {{/FIR_tester1/UUT/del_8}} {{/FIR_tester1/UUT/data_in_bf}} {{/FIR_tester1/UUT/reg1}} {{/FIR_tester1/UUT/reg2}} {{/FIR_tester1/UUT/reg3}} {{/FIR_tester1/UUT/reg4}} {{/FIR_tester1/UUT/add1_out}} {{/FIR_tester1/UUT/add2_out}} {{/FIR_tester1/UUT/addsub3_out}} {{/FIR_tester1/UUT/add4_out}} {{/FIR_tester1/UUT/coeffs}} {{/FIR_tester1/UUT/who_cares}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
add_wave {{/FIR_tester1/UUT/state}} 
add_wave {{/FIR_tester1/UUT/next_state}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a15tcsg324-1
Top: fir_filter_syn
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 976.328 ; gain = 114.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_filter_syn' [C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_syn' (1#1) [C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.836 ; gain = 167.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.836 ; gain = 167.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.637 ; gain = 483.918
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1345.637 ; gain = 484.195
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a15tcsg324-1
Top: fir_filter_syn
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1352.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_filter_syn' [C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_syn' (1#1) [C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.789 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1384.918 ; gain = 32.129
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1384.918 ; gain = 32.129
close_design
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
save_wave_config {C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/Lemps/FIR_Filter1/FIR_tester1_behav2.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIR_tester1_behav -key {Behavioral:sim_1:Functional:FIR_tester1} -tclbatch {FIR_tester1.tcl} -view {C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg
source FIR_tester1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIR_tester1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.918 ; gain = 0.000
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.918 ; gain = 0.000
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.srcs/sources_1/new/fir_filter2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir_filter_syn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIR_tester1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FIR_tester1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR_tester1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_filter3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07fa4ce4894048cd9d0a09bc9518371d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_tester1_behav xil_defaultlib.FIR_tester1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.fir_filter_syn [fir_filter_syn_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_tester1
Built simulation snapshot FIR_tester1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
run 1 us
save_wave_config {C:/Users/Lemps/FIR_filter/FIR_filter3/FIR_tester1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 19 20:59:39 2018...
