mips64_HELPERS := div_i32 rem_i32 divu_i32 remu_i32 div_i64 rem_i64 divu_i64 remu_i64 shl_i64 shr_i64 sar_i64 mulsh_i64 muluh_i64 clz_i32 ctz_i32 clz_i64 ctz_i64 clrsb_i32 clrsb_i64 ctpop_i32 ctpop_i64 lookup_tb_ptr exit_atomic ld_i128 st_i128 atomic_cmpxchgb atomic_cmpxchgw_be atomic_cmpxchgw_le atomic_cmpxchgl_be atomic_cmpxchgl_le atomic_cmpxchgq_be atomic_cmpxchgq_le nonatomic_cmpxchgo atomic_fetch_addb atomic_fetch_addw_le atomic_fetch_addw_be atomic_fetch_addl_le atomic_fetch_addl_be atomic_fetch_addq_le atomic_fetch_addq_be atomic_fetch_andb atomic_fetch_andw_le atomic_fetch_andw_be atomic_fetch_andl_le atomic_fetch_andl_be atomic_fetch_andq_le atomic_fetch_andq_be atomic_fetch_orb atomic_fetch_orw_le atomic_fetch_orw_be atomic_fetch_orl_le atomic_fetch_orl_be atomic_fetch_orq_le atomic_fetch_orq_be atomic_fetch_xorb atomic_fetch_xorw_le atomic_fetch_xorw_be atomic_fetch_xorl_le atomic_fetch_xorl_be atomic_fetch_xorq_le atomic_fetch_xorq_be atomic_fetch_sminb atomic_fetch_sminw_le atomic_fetch_sminw_be atomic_fetch_sminl_le atomic_fetch_sminl_be atomic_fetch_sminq_le atomic_fetch_sminq_be atomic_fetch_uminb atomic_fetch_uminw_le atomic_fetch_uminw_be atomic_fetch_uminl_le atomic_fetch_uminl_be atomic_fetch_uminq_le atomic_fetch_uminq_be atomic_fetch_smaxb atomic_fetch_smaxw_le atomic_fetch_smaxw_be atomic_fetch_smaxl_le atomic_fetch_smaxl_be atomic_fetch_smaxq_le atomic_fetch_smaxq_be atomic_fetch_umaxb atomic_fetch_umaxw_le atomic_fetch_umaxw_be atomic_fetch_umaxl_le atomic_fetch_umaxl_be atomic_fetch_umaxq_le atomic_fetch_umaxq_be atomic_add_fetchb atomic_add_fetchw_le atomic_add_fetchw_be atomic_add_fetchl_le atomic_add_fetchl_be atomic_add_fetchq_le atomic_add_fetchq_be atomic_and_fetchb atomic_and_fetchw_le atomic_and_fetchw_be atomic_and_fetchl_le atomic_and_fetchl_be atomic_and_fetchq_le atomic_and_fetchq_be atomic_or_fetchb atomic_or_fetchw_le atomic_or_fetchw_be atomic_or_fetchl_le atomic_or_fetchl_be atomic_or_fetchq_le atomic_or_fetchq_be atomic_xor_fetchb atomic_xor_fetchw_le atomic_xor_fetchw_be atomic_xor_fetchl_le atomic_xor_fetchl_be atomic_xor_fetchq_le atomic_xor_fetchq_be atomic_smin_fetchb atomic_smin_fetchw_le atomic_smin_fetchw_be atomic_smin_fetchl_le atomic_smin_fetchl_be atomic_smin_fetchq_le atomic_smin_fetchq_be atomic_umin_fetchb atomic_umin_fetchw_le atomic_umin_fetchw_be atomic_umin_fetchl_le atomic_umin_fetchl_be atomic_umin_fetchq_le atomic_umin_fetchq_be atomic_smax_fetchb atomic_smax_fetchw_le atomic_smax_fetchw_be atomic_smax_fetchl_le atomic_smax_fetchl_be atomic_smax_fetchq_le atomic_smax_fetchq_be atomic_umax_fetchb atomic_umax_fetchw_le atomic_umax_fetchw_be atomic_umax_fetchl_le atomic_umax_fetchl_be atomic_umax_fetchq_le atomic_umax_fetchq_be atomic_xchgb atomic_xchgw_le atomic_xchgw_be atomic_xchgl_le atomic_xchgl_be atomic_xchgq_le atomic_xchgq_be gvec_mov gvec_dup8 gvec_dup16 gvec_dup32 gvec_dup64 gvec_add8 gvec_add16 gvec_add32 gvec_add64 gvec_adds8 gvec_adds16 gvec_adds32 gvec_adds64 gvec_sub8 gvec_sub16 gvec_sub32 gvec_sub64 gvec_subs8 gvec_subs16 gvec_subs32 gvec_subs64 gvec_mul8 gvec_mul16 gvec_mul32 gvec_mul64 gvec_muls8 gvec_muls16 gvec_muls32 gvec_muls64 gvec_ssadd8 gvec_ssadd16 gvec_ssadd32 gvec_ssadd64 gvec_sssub8 gvec_sssub16 gvec_sssub32 gvec_sssub64 gvec_usadd8 gvec_usadd16 gvec_usadd32 gvec_usadd64 gvec_ussub8 gvec_ussub16 gvec_ussub32 gvec_ussub64 gvec_smin8 gvec_smin16 gvec_smin32 gvec_smin64 gvec_smax8 gvec_smax16 gvec_smax32 gvec_smax64 gvec_umin8 gvec_umin16 gvec_umin32 gvec_umin64 gvec_umax8 gvec_umax16 gvec_umax32 gvec_umax64 gvec_neg8 gvec_neg16 gvec_neg32 gvec_neg64 gvec_abs8 gvec_abs16 gvec_abs32 gvec_abs64 gvec_not gvec_and gvec_or gvec_xor gvec_andc gvec_orc gvec_nand gvec_nor gvec_eqv gvec_ands gvec_andcs gvec_xors gvec_ors gvec_shl8i gvec_shl16i gvec_shl32i gvec_shl64i gvec_shr8i gvec_shr16i gvec_shr32i gvec_shr64i gvec_sar8i gvec_sar16i gvec_sar32i gvec_sar64i gvec_rotl8i gvec_rotl16i gvec_rotl32i gvec_rotl64i gvec_shl8v gvec_shl16v gvec_shl32v gvec_shl64v gvec_shr8v gvec_shr16v gvec_shr32v gvec_shr64v gvec_sar8v gvec_sar16v gvec_sar32v gvec_sar64v gvec_rotl8v gvec_rotl16v gvec_rotl32v gvec_rotl64v gvec_rotr8v gvec_rotr16v gvec_rotr32v gvec_rotr64v gvec_eq8 gvec_eq16 gvec_eq32 gvec_eq64 gvec_ne8 gvec_ne16 gvec_ne32 gvec_ne64 gvec_lt8 gvec_lt16 gvec_lt32 gvec_lt64 gvec_le8 gvec_le16 gvec_le32 gvec_le64 gvec_ltu8 gvec_ltu16 gvec_ltu32 gvec_ltu64 gvec_leu8 gvec_leu16 gvec_leu32 gvec_leu64 gvec_bitsel raise_exception_err raise_exception raise_exception_debug sdl sdr swl swr bitswap dbitswap rotx lwm swm ldm sdm fork yield cfc1 ctc1 float_cvtd_s float_cvtd_w float_cvtd_l float_cvtps_pw float_cvtpw_ps float_cvts_d float_cvts_w float_cvts_l float_cvts_pl float_cvts_pu float_addr_ps float_mulr_ps float_class_s float_class_d float_maddf_s float_maddf_d float_msubf_s float_msubf_d float_max_s float_max_d float_maxa_s float_maxa_d float_min_s float_min_d float_mina_s float_mina_d float_cvt_l_s float_cvt_l_d float_cvt_w_s float_cvt_w_d float_round_l_s float_round_l_d float_round_w_s float_round_w_d float_trunc_l_s float_trunc_l_d float_trunc_w_s float_trunc_w_d float_ceil_l_s float_ceil_l_d float_ceil_w_s float_ceil_w_d float_floor_l_s float_floor_l_d float_floor_w_s float_floor_w_d float_cvt_2008_l_s float_cvt_2008_l_d float_cvt_2008_w_s float_cvt_2008_w_d float_round_2008_l_s float_round_2008_l_d float_round_2008_w_s float_round_2008_w_d float_trunc_2008_l_s float_trunc_2008_l_d float_trunc_2008_w_s float_trunc_2008_w_d float_ceil_2008_l_s float_ceil_2008_l_d float_ceil_2008_w_s float_ceil_2008_w_d float_floor_2008_l_s float_floor_2008_l_d float_floor_2008_w_s float_floor_2008_w_d float_sqrt_s float_sqrt_d float_rsqrt_s float_rsqrt_d float_recip_s float_recip_d float_rint_s float_rint_d float_abs_s float_abs_d float_abs_ps float_chs_s float_chs_d float_chs_ps float_recip1_s float_recip1_d float_recip1_ps float_rsqrt1_s float_rsqrt1_d float_rsqrt1_ps float_add_s float_add_d float_add_ps float_sub_s float_sub_d float_sub_ps float_mul_s float_mul_d float_mul_ps float_div_s float_div_d float_div_ps float_recip2_s float_recip2_d float_recip2_ps float_rsqrt2_s float_rsqrt2_d float_rsqrt2_ps float_madd_s float_madd_d float_madd_ps float_msub_s float_msub_d float_msub_ps float_nmadd_s float_nmadd_d float_nmadd_ps float_nmsub_s float_nmsub_d float_nmsub_ps cmp_d_f cmpabs_d_f cmp_s_f cmpabs_s_f cmp_ps_f cmpabs_ps_f cmp_d_un cmpabs_d_un cmp_s_un cmpabs_s_un cmp_ps_un cmpabs_ps_un cmp_d_eq cmpabs_d_eq cmp_s_eq cmpabs_s_eq cmp_ps_eq cmpabs_ps_eq cmp_d_ueq cmpabs_d_ueq cmp_s_ueq cmpabs_s_ueq cmp_ps_ueq cmpabs_ps_ueq cmp_d_olt cmpabs_d_olt cmp_s_olt cmpabs_s_olt cmp_ps_olt cmpabs_ps_olt cmp_d_ult cmpabs_d_ult cmp_s_ult cmpabs_s_ult cmp_ps_ult cmpabs_ps_ult cmp_d_ole cmpabs_d_ole cmp_s_ole cmpabs_s_ole cmp_ps_ole cmpabs_ps_ole cmp_d_ule cmpabs_d_ule cmp_s_ule cmpabs_s_ule cmp_ps_ule cmpabs_ps_ule cmp_d_sf cmpabs_d_sf cmp_s_sf cmpabs_s_sf cmp_ps_sf cmpabs_ps_sf cmp_d_ngle cmpabs_d_ngle cmp_s_ngle cmpabs_s_ngle cmp_ps_ngle cmpabs_ps_ngle cmp_d_seq cmpabs_d_seq cmp_s_seq cmpabs_s_seq cmp_ps_seq cmpabs_ps_seq cmp_d_ngl cmpabs_d_ngl cmp_s_ngl cmpabs_s_ngl cmp_ps_ngl cmpabs_ps_ngl cmp_d_lt cmpabs_d_lt cmp_s_lt cmpabs_s_lt cmp_ps_lt cmpabs_ps_lt cmp_d_nge cmpabs_d_nge cmp_s_nge cmpabs_s_nge cmp_ps_nge cmpabs_ps_nge cmp_d_le cmpabs_d_le cmp_s_le cmpabs_s_le cmp_ps_le cmpabs_ps_le cmp_d_ngt cmpabs_d_ngt cmp_s_ngt cmpabs_s_ngt cmp_ps_ngt cmpabs_ps_ngt r6_cmp_d_af r6_cmp_s_af r6_cmp_d_un r6_cmp_s_un r6_cmp_d_eq r6_cmp_s_eq r6_cmp_d_ueq r6_cmp_s_ueq r6_cmp_d_lt r6_cmp_s_lt r6_cmp_d_ult r6_cmp_s_ult r6_cmp_d_le r6_cmp_s_le r6_cmp_d_ule r6_cmp_s_ule r6_cmp_d_saf r6_cmp_s_saf r6_cmp_d_sun r6_cmp_s_sun r6_cmp_d_seq r6_cmp_s_seq r6_cmp_d_sueq r6_cmp_s_sueq r6_cmp_d_slt r6_cmp_s_slt r6_cmp_d_sult r6_cmp_s_sult r6_cmp_d_sle r6_cmp_s_sle r6_cmp_d_sule r6_cmp_s_sule r6_cmp_d_or r6_cmp_s_or r6_cmp_d_une r6_cmp_s_une r6_cmp_d_ne r6_cmp_s_ne r6_cmp_d_sor r6_cmp_s_sor r6_cmp_d_sune r6_cmp_s_sune r6_cmp_d_sne r6_cmp_s_sne rdhwr_cpunum rdhwr_synci_step rdhwr_cc rdhwr_ccres rdhwr_performance rdhwr_xnp pmon wait paddsh paddush paddh paddw paddsb paddusb paddb psubsh psubush psubh psubw psubsb psubusb psubb pshufh packsswh packsshb packushb punpcklhw punpckhhw punpcklbh punpckhbh punpcklwd punpckhwd pavgh pavgb pmaxsh pminsh pmaxub pminub pcmpeqw pcmpgtw pcmpeqh pcmpgth pcmpeqb pcmpgtb psllw psllh psrlw psrlh psraw psrah pmullh pmulhh pmulhuh pmaddhw pasubub biadd pmovmskb addq_ph addq_s_ph addq_qh addq_s_qh addq_s_w addq_pw addq_s_pw addu_qb addu_s_qb adduh_qb adduh_r_qb addu_ph addu_s_ph addqh_ph addqh_r_ph addqh_w addqh_r_w addu_ob addu_s_ob adduh_ob adduh_r_ob addu_qh addu_s_qh subq_ph subq_s_ph subq_qh subq_s_qh subq_s_w subq_pw subq_s_pw subu_qb subu_s_qb subuh_qb subuh_r_qb subu_ph subu_s_ph subqh_ph subqh_r_ph subqh_w subqh_r_w subu_ob subu_s_ob subuh_ob subuh_r_ob subu_qh subu_s_qh addsc addwc modsub raddu_w_qb raddu_l_ob absq_s_qb absq_s_ph absq_s_w absq_s_ob absq_s_qh absq_s_pw precr_qb_ph precrq_qb_ph precr_sra_ph_w precr_sra_r_ph_w precrq_ph_w precrq_rs_ph_w precr_ob_qh precr_sra_qh_pw precr_sra_r_qh_pw precrq_ob_qh precrq_qh_pw precrq_rs_qh_pw precrq_pw_l precrqu_s_qb_ph precrqu_s_ob_qh preceq_pw_qhl preceq_pw_qhr preceq_pw_qhla preceq_pw_qhra precequ_ph_qbl precequ_ph_qbr precequ_ph_qbla precequ_ph_qbra precequ_qh_obl precequ_qh_obr precequ_qh_obla precequ_qh_obra preceu_ph_qbl preceu_ph_qbr preceu_ph_qbla preceu_ph_qbra preceu_qh_obl preceu_qh_obr preceu_qh_obla preceu_qh_obra shll_qb shll_ob shll_ph shll_s_ph shll_qh shll_s_qh shll_s_w shll_pw shll_s_pw shrl_qb shrl_ph shrl_ob shrl_qh shra_qb shra_r_qb shra_ob shra_r_ob shra_ph shra_r_ph shra_r_w shra_qh shra_r_qh shra_pw shra_r_pw muleu_s_ph_qbl muleu_s_ph_qbr muleu_s_qh_obl muleu_s_qh_obr mulq_rs_ph mulq_rs_qh muleq_s_w_phl muleq_s_w_phr muleq_s_pw_qhl muleq_s_pw_qhr dpau_h_qbl dpau_h_qbr dpau_h_obl dpau_h_obr dpsu_h_qbl dpsu_h_qbr dpsu_h_obl dpsu_h_obr dpa_w_ph dpa_w_qh dpax_w_ph dpaq_s_w_ph dpaq_s_w_qh dpaqx_s_w_ph dpaqx_sa_w_ph dps_w_ph dps_w_qh dpsx_w_ph dpsq_s_w_ph dpsq_s_w_qh dpsqx_s_w_ph dpsqx_sa_w_ph mulsaq_s_w_ph mulsaq_s_w_qh dpaq_sa_l_w dpaq_sa_l_pw dpsq_sa_l_w dpsq_sa_l_pw mulsaq_s_l_pw maq_s_w_phl maq_s_w_phr maq_sa_w_phl maq_sa_w_phr mul_ph mul_s_ph mulq_s_ph mulq_s_w mulq_rs_w mulsa_w_ph maq_s_w_qhll maq_s_w_qhlr maq_s_w_qhrl maq_s_w_qhrr maq_sa_w_qhll maq_sa_w_qhlr maq_sa_w_qhrl maq_sa_w_qhrr maq_s_l_pwl maq_s_l_pwr dmadd dmaddu dmsub dmsubu bitrev insv dinsv cmpu_eq_qb cmpu_lt_qb cmpu_le_qb cmpgu_eq_qb cmpgu_lt_qb cmpgu_le_qb cmp_eq_ph cmp_lt_ph cmp_le_ph cmpu_eq_ob cmpu_lt_ob cmpu_le_ob cmpgdu_eq_ob cmpgdu_lt_ob cmpgdu_le_ob cmpgu_eq_ob cmpgu_lt_ob cmpgu_le_ob cmp_eq_qh cmp_lt_qh cmp_le_qh cmp_eq_pw cmp_lt_pw cmp_le_pw pick_qb pick_ph pick_ob pick_qh pick_pw packrl_ph packrl_pw extr_w extr_r_w extr_rs_w dextr_w dextr_r_w dextr_rs_w dextr_l dextr_r_l dextr_rs_l extr_s_h dextr_s_h extp extpdp dextp dextpdp shilo dshilo mthlip dmthlip wrdsp rddsp msa_nloc_b msa_nloc_h msa_nloc_w msa_nloc_d msa_nlzc_b msa_nlzc_h msa_nlzc_w msa_nlzc_d msa_pcnt_b msa_pcnt_h msa_pcnt_w msa_pcnt_d msa_binsl_b msa_binsl_h msa_binsl_w msa_binsl_d msa_binsr_b msa_binsr_h msa_binsr_w msa_binsr_d msa_bmnz_v msa_bmz_v msa_bsel_v msa_bclr_b msa_bclr_h msa_bclr_w msa_bclr_d msa_bneg_b msa_bneg_h msa_bneg_w msa_bneg_d msa_bset_b msa_bset_h msa_bset_w msa_bset_d msa_add_a_b msa_add_a_h msa_add_a_w msa_add_a_d msa_adds_a_b msa_adds_a_h msa_adds_a_w msa_adds_a_d msa_adds_s_b msa_adds_s_h msa_adds_s_w msa_adds_s_d msa_adds_u_b msa_adds_u_h msa_adds_u_w msa_adds_u_d msa_addv_b msa_addv_h msa_addv_w msa_addv_d msa_hadd_s_h msa_hadd_s_w msa_hadd_s_d msa_hadd_u_h msa_hadd_u_w msa_hadd_u_d msa_ave_s_b msa_ave_s_h msa_ave_s_w msa_ave_s_d msa_ave_u_b msa_ave_u_h msa_ave_u_w msa_ave_u_d msa_aver_s_b msa_aver_s_h msa_aver_s_w msa_aver_s_d msa_aver_u_b msa_aver_u_h msa_aver_u_w msa_aver_u_d msa_ceq_b msa_ceq_h msa_ceq_w msa_ceq_d msa_cle_s_b msa_cle_s_h msa_cle_s_w msa_cle_s_d msa_cle_u_b msa_cle_u_h msa_cle_u_w msa_cle_u_d msa_clt_s_b msa_clt_s_h msa_clt_s_w msa_clt_s_d msa_clt_u_b msa_clt_u_h msa_clt_u_w msa_clt_u_d msa_div_s_b msa_div_s_h msa_div_s_w msa_div_s_d msa_div_u_b msa_div_u_h msa_div_u_w msa_div_u_d msa_max_a_b msa_max_a_h msa_max_a_w msa_max_a_d msa_max_s_b msa_max_s_h msa_max_s_w msa_max_s_d msa_max_u_b msa_max_u_h msa_max_u_w msa_max_u_d msa_min_a_b msa_min_a_h msa_min_a_w msa_min_a_d msa_min_s_b msa_min_s_h msa_min_s_w msa_min_s_d msa_min_u_b msa_min_u_h msa_min_u_w msa_min_u_d msa_mod_u_b msa_mod_u_h msa_mod_u_w msa_mod_u_d msa_mod_s_b msa_mod_s_h msa_mod_s_w msa_mod_s_d msa_maddv_b msa_maddv_h msa_maddv_w msa_maddv_d msa_msubv_b msa_msubv_h msa_msubv_w msa_msubv_d msa_mulv_b msa_mulv_h msa_mulv_w msa_mulv_d msa_asub_s_b msa_asub_s_h msa_asub_s_w msa_asub_s_d msa_asub_u_b msa_asub_u_h msa_asub_u_w msa_asub_u_d msa_hsub_s_h msa_hsub_s_w msa_hsub_s_d msa_hsub_u_h msa_hsub_u_w msa_hsub_u_d msa_subs_s_b msa_subs_s_h msa_subs_s_w msa_subs_s_d msa_subs_u_b msa_subs_u_h msa_subs_u_w msa_subs_u_d msa_subsus_u_b msa_subsus_u_h msa_subsus_u_w msa_subsus_u_d msa_subsuu_s_b msa_subsuu_s_h msa_subsuu_s_w msa_subsuu_s_d msa_subv_b msa_subv_h msa_subv_w msa_subv_d msa_ilvev_b msa_ilvev_h msa_ilvev_w msa_ilvev_d msa_ilvod_b msa_ilvod_h msa_ilvod_w msa_ilvod_d msa_ilvl_b msa_ilvl_h msa_ilvl_w msa_ilvl_d msa_ilvr_b msa_ilvr_h msa_ilvr_w msa_ilvr_d msa_and_v msa_nor_v msa_or_v msa_xor_v msa_pckev_b msa_pckev_h msa_pckev_w msa_pckev_d msa_pckod_b msa_pckod_h msa_pckod_w msa_pckod_d msa_sll_b msa_sll_h msa_sll_w msa_sll_d msa_sra_b msa_sra_h msa_sra_w msa_sra_d msa_srar_b msa_srar_h msa_srar_w msa_srar_d msa_srl_b msa_srl_h msa_srl_w msa_srl_d msa_srlr_b msa_srlr_h msa_srlr_w msa_srlr_d msa_move_v msa_andi_b msa_ori_b msa_nori_b msa_xori_b msa_bmnzi_b msa_bmzi_b msa_bseli_b msa_shf_df msa_addvi_df msa_subvi_df msa_maxi_s_df msa_maxi_u_df msa_mini_s_df msa_mini_u_df msa_ceqi_df msa_clti_s_df msa_clti_u_df msa_clei_s_df msa_clei_u_df msa_ldi_df msa_slli_df msa_srai_df msa_srli_df msa_bclri_df msa_bseti_df msa_bnegi_df msa_binsli_df msa_binsri_df msa_sat_s_df msa_sat_u_df msa_srari_df msa_srlri_df msa_binsl_df msa_binsr_df msa_dotp_s_h msa_dotp_s_w msa_dotp_s_d msa_dotp_u_h msa_dotp_u_w msa_dotp_u_d msa_dpadd_s_h msa_dpadd_s_w msa_dpadd_s_d msa_dpadd_u_h msa_dpadd_u_w msa_dpadd_u_d msa_dpsub_s_h msa_dpsub_s_w msa_dpsub_s_d msa_dpsub_u_h msa_dpsub_u_w msa_dpsub_u_d msa_sld_df msa_splat_df msa_vshf_df msa_sldi_df msa_splati_df msa_insve_df msa_ctcmsa msa_cfcmsa msa_fcaf_df msa_fcun_df msa_fceq_df msa_fcueq_df msa_fclt_df msa_fcult_df msa_fcle_df msa_fcule_df msa_fsaf_df msa_fsun_df msa_fseq_df msa_fsueq_df msa_fslt_df msa_fsult_df msa_fsle_df msa_fsule_df msa_fadd_df msa_fsub_df msa_fmul_df msa_fdiv_df msa_fmadd_df msa_fmsub_df msa_fexp2_df msa_fexdo_df msa_ftq_df msa_fmin_df msa_fmin_a_df msa_fmax_df msa_fmax_a_df msa_fcor_df msa_fcune_df msa_fcne_df msa_mul_q_df msa_madd_q_df msa_msub_q_df msa_fsor_df msa_fsune_df msa_fsne_df msa_mulr_q_df msa_maddr_q_df msa_msubr_q_df msa_fill_df msa_copy_s_b msa_copy_s_h msa_copy_s_w msa_copy_s_d msa_copy_u_b msa_copy_u_h msa_copy_u_w msa_insert_b msa_insert_h msa_insert_w msa_insert_d msa_fclass_df msa_ftrunc_s_df msa_ftrunc_u_df msa_fsqrt_df msa_frsqrt_df msa_frcp_df msa_frint_df msa_flog2_df msa_fexupl_df msa_fexupr_df msa_ffql_df msa_ffqr_df msa_ftint_s_df msa_ftint_u_df msa_ffint_s_df msa_ffint_u_df msa_ld_b msa_st_b msa_ld_h msa_st_h msa_ld_w msa_st_w msa_ld_d msa_st_d muls mulsu macc maccu msac msacu mulhi mulhiu mulshi mulshiu macchi macchiu msachi msachiu memset

mips64el_HELPERS := $(mips64_HELPERS)

mips64el-sdl_EXTRICATE_ARGS := cpu_stb_mmuidx_ra
mips64el-sdr_EXTRICATE_ARGS := cpu_stb_mmuidx_ra
mips64el-swl_EXTRICATE_ARGS := cpu_stb_mmuidx_ra
mips64el-swr_EXTRICATE_ARGS := cpu_stb_mmuidx_ra
mips64el-lwm_EXTRICATE_ARGS := cpu_ldl_le_mmuidx_ra
mips64el-swm_EXTRICATE_ARGS := cpu_stl_le_mmuidx_ra
mips64el-ldm_EXTRICATE_ARGS := cpu_ldq_le_mmuidx_ra
mips64el-sdm_EXTRICATE_ARGS := cpu_stq_le_mmuidx_ra
mips64el-ctc1_EXTRICATE_ARGS := ieee_rm
mips64el-float_round_l_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_round_l_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_round_w_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_round_w_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_ceil_l_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_ceil_l_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_ceil_w_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_ceil_w_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_floor_l_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_floor_l_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_floor_w_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_floor_w_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_round_2008_l_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_round_2008_l_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_round_2008_w_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_round_2008_w_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_ceil_2008_l_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_ceil_2008_l_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_ceil_2008_w_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_ceil_2008_w_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_floor_2008_l_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_floor_2008_l_d_EXTRICATE_ARGS := ieee_rm
mips64el-float_floor_2008_w_s_EXTRICATE_ARGS := ieee_rm
mips64el-float_floor_2008_w_d_EXTRICATE_ARGS := ieee_rm
mips64el-msa_ctcmsa_EXTRICATE_ARGS := ieee_rm
mips64el-msa_flog2_df_EXTRICATE_ARGS := ieee_rm
mips64el-msa_ld_b_EXTRICATE_ARGS := cpu_ldq_le_data_ra
mips64el-msa_st_b_EXTRICATE_ARGS := cpu_stq_le_data_ra
mips64el-msa_ld_h_EXTRICATE_ARGS := cpu_ldq_le_data_ra
mips64el-msa_st_h_EXTRICATE_ARGS := cpu_stq_le_data_ra
mips64el-msa_ld_w_EXTRICATE_ARGS := cpu_ldq_le_data_ra
mips64el-msa_st_w_EXTRICATE_ARGS := cpu_stq_le_data_ra
mips64el-msa_ld_d_EXTRICATE_ARGS := cpu_ldq_le_data_ra
mips64el-msa_st_d_EXTRICATE_ARGS := cpu_stq_le_data_ra
