
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000915                       # Number of seconds simulated (Second)
simTicks                                    914866884                       # Number of ticks simulated (Tick)
finalTick                                  1177842312                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     52.08                       # Real time elapsed on the host (Second)
hostTickRate                                 17566618                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1798464                       # Number of bytes of host memory used (Byte)
simInsts                                      1666940                       # Number of instructions simulated (Count)
simOps                                        2893486                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    32007                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      55559                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size         1024                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket        10239                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples       152729                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean  1714.871681                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev  3379.891967                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |      120740     79.06%     79.06% |         365      0.24%     79.29% |         276      0.18%     79.47% |         456      0.30%     79.77% |         395      0.26%     80.03% |         562      0.37%     80.40% |        1252      0.82%     81.22% |        2810      1.84%     83.06% |       25873     16.94%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total       152729                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      1103023                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.146326                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.099781                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.436353                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |      961584     87.18%     87.18% |      137062     12.43%     99.60% |        3841      0.35%     99.95% |         334      0.03%     99.98% |          75      0.01%     99.99% |          43      0.00%     99.99% |          50      0.00%    100.00% |          26      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      1103023                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      1103491                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    36.181364                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.266231                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev   200.819089                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     1069758     96.94%     96.94% |        1399      0.13%     97.07% |         220      0.02%     97.09% |         198      0.02%     97.11% |         370      0.03%     97.14% |         325      0.03%     97.17% |         419      0.04%     97.21% |         774      0.07%     97.28% |        1410      0.13%     97.41% |       28618      2.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      1103491                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples      1063636                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.001102                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000322                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.326357                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |     1063631    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total      1063636                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples        39855                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   975.059641                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   683.289705                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   449.527036                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |        6126     15.37%     15.37% |        1395      3.50%     18.87% |         220      0.55%     19.42% |         198      0.50%     19.92% |         370      0.93%     20.85% |         325      0.82%     21.66% |         419      1.05%     22.71% |         774      1.94%     24.66% |        1410      3.54%     28.19% |       28618     71.81%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total        39855                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size         1024                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket        10239                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples        76685                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean  3415.353055                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev  4116.342260                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |       44696     58.29%     58.29% |         365      0.48%     58.76% |         276      0.36%     59.12% |         456      0.59%     59.72% |         395      0.52%     60.23% |         562      0.73%     60.96% |        1252      1.63%     62.60% |        2810      3.66%     66.26% |       25873     33.74%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total        76685                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples        42317                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.101330                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.911915                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |       41772     98.71%     98.71% |         219      0.52%     99.23% |         290      0.69%     99.91% |           9      0.02%     99.94% |          20      0.05%     99.98% |           0      0.00%     99.98% |           6      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total        42317                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples        33727                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |       33727    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total        33727                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch         1236      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data         1236      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch         1236      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data         1236      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |       12578      4.43%      4.43% |       16993      5.99%     10.42% |       16932      5.97%     16.39% |       16929      5.97%     22.35% |       16939      5.97%     28.32% |       16949      5.97%     34.29% |       16942      5.97%     40.26% |       16947      5.97%     46.24% |       16944      5.97%     52.21% |       16945      5.97%     58.18% |       16932      5.97%     64.14% |       16966      5.98%     70.12% |       16947      5.97%     76.09% |       16968      5.98%     82.07% |       16969      5.98%     88.05% |       16948      5.97%     94.02% |       16958      5.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       283786                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |       22023      4.19%      4.19% |       31470      5.98%     10.17% |       31480      5.98%     16.15% |       31501      5.99%     22.14% |       31486      5.98%     28.12% |       31489      5.98%     34.11% |       31485      5.98%     40.09% |       31493      5.99%     46.08% |       31475      5.98%     52.06% |       31483      5.98%     58.04% |       31485      5.98%     64.03% |       31562      6.00%     70.03% |       31493      5.99%     76.01% |       31565      6.00%     82.01% |       31551      6.00%     88.01% |       31552      6.00%     94.00% |       31546      6.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total       526139                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |       22360      7.62%      7.62% |       17136      5.84%     13.45% |       16841      5.74%     19.19% |       16841      5.74%     24.93% |       16841      5.74%     30.66% |       16841      5.74%     36.40% |       16841      5.74%     42.14% |       16841      5.74%     47.87% |       16841      5.74%     53.61% |       16841      5.74%     59.35% |       16841      5.74%     65.08% |       17132      5.84%     70.92% |       16841      5.74%     76.66% |       17132      5.84%     82.49% |       17132      5.84%     88.33% |       17132      5.84%     94.16% |       17132      5.84%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total       293566                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |          89     33.58%     33.58% |          10      3.77%     37.36% |          10      3.77%     41.13% |          11      4.15%     45.28% |          11      4.15%     49.43% |          12      4.53%     53.96% |          10      3.77%     57.74% |          11      4.15%     61.89% |          11      4.15%     66.04% |          13      4.91%     70.94% |          13      4.91%     75.85% |          11      4.15%     80.00% |           9      3.40%     83.40% |          11      4.15%     87.55% |          11      4.15%     91.70% |          11      4.15%     95.85% |          11      4.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total          265                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |         899     99.56%     99.56% |           0      0.00%     99.56% |           0      0.00%     99.56% |           0      0.00%     99.56% |           0      0.00%     99.56% |           2      0.22%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           0      0.00%     99.78% |           2      0.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total          903                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          43      0.13%      0.13% |        1978      6.02%      6.15% |        2056      6.26%     12.41% |        2061      6.27%     18.68% |        2061      6.27%     24.95% |        2061      6.27%     31.22% |        2061      6.27%     37.49% |        2061      6.27%     43.76% |        2061      6.27%     50.03% |        2061      6.27%     56.31% |        2061      6.27%     62.58% |        2050      6.24%     68.82% |        2050      6.24%     75.05% |        2051      6.24%     81.30% |        2051      6.24%     87.54% |        2052      6.24%     93.78% |        2044      6.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total        32863                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |         405     67.61%     67.61% |          20      3.34%     70.95% |          13      2.17%     73.12% |          13      2.17%     75.29% |          13      2.17%     77.46% |          13      2.17%     79.63% |          14      2.34%     81.97% |          13      2.17%     84.14% |          13      2.17%     86.31% |          13      2.17%     88.48% |          14      2.34%     90.82% |          12      2.00%     92.82% |           8      1.34%     94.16% |          10      1.67%     95.83% |           9      1.50%     97.33% |           8      1.34%     98.66% |           8      1.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total          599                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |          79      4.05%      4.05% |         139      7.12%     11.17% |         132      6.77%     17.94% |         132      6.77%     24.71% |         133      6.82%     31.52% |         133      6.82%     38.34% |         133      6.82%     45.16% |         133      6.82%     51.97% |         133      6.82%     58.79% |         133      6.82%     65.61% |         133      6.82%     72.42% |         132      6.77%     79.19% |         132      6.77%     85.96% |         126      6.46%     92.41% |          74      3.79%     96.21% |          35      1.79%     98.00% |          39      2.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total         1951                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |          61     10.18%     10.18% |          20      3.34%     13.52% |          24      4.01%     17.53% |          17      2.84%     20.37% |          19      3.17%     23.54% |          19      3.17%     26.71% |          16      2.67%     29.38% |          18      3.01%     32.39% |          18      3.01%     35.39% |          17      2.84%     38.23% |          17      2.84%     41.07% |          16      2.67%     43.74% |          16      2.67%     46.41% |          22      3.67%     50.08% |          75     12.52%     62.60% |         114     19.03%     81.64% |         110     18.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total          599                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |         800      2.16%      2.16% |        2211      5.96%      8.12% |        2237      6.03%     14.15% |        2250      6.07%     20.22% |        2248      6.06%     26.28% |        2252      6.07%     32.35% |        2252      6.07%     38.43% |        2253      6.08%     44.50% |        2250      6.07%     50.57% |        2255      6.08%     56.65% |        2251      6.07%     62.72% |        2312      6.23%     68.95% |        2251      6.07%     75.02% |        2315      6.24%     81.27% |        2315      6.24%     87.51% |        2320      6.26%     93.77% |        2312      6.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total        37084                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |          40     15.38%     15.38% |          10      3.85%     19.23% |          13      5.00%     24.23% |          12      4.62%     28.85% |          13      5.00%     33.85% |          12      4.62%     38.46% |          13      5.00%     43.46% |          14      5.38%     48.85% |          14      5.38%     54.23% |          13      5.00%     59.23% |          14      5.38%     64.62% |          23      8.85%     73.46% |          17      6.54%     80.00% |          14      5.38%     85.38% |          14      5.38%     90.77% |          14      5.38%     96.15% |          10      3.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total          260                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |          35     15.84%     15.84% |          10      4.52%     20.36% |          12      5.43%     25.79% |          12      5.43%     31.22% |          13      5.88%     37.10% |          12      5.43%     42.53% |          12      5.43%     47.96% |          13      5.88%     53.85% |          13      5.88%     59.73% |          12      5.43%     65.16% |          13      5.88%     71.04% |          12      5.43%     76.47% |          13      5.88%     82.35% |          10      4.52%     86.88% |          11      4.98%     91.86% |          10      4.52%     96.38% |           8      3.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total          221                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |         362    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total          362                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |         153      5.59%      5.59% |         158      5.77%     11.36% |         162      5.92%     17.28% |         162      5.92%     23.20% |         163      5.96%     29.16% |         164      5.99%     35.15% |         162      5.92%     41.07% |         163      5.96%     47.02% |         163      5.96%     52.98% |         164      5.99%     58.97% |         163      5.96%     64.93% |         159      5.81%     70.73% |         162      5.92%     76.65% |         159      5.81%     82.46% |         160      5.85%     88.31% |         160      5.85%     94.15% |         160      5.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total         2737                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |         352     11.25%     11.25% |         187      5.98%     17.23% |         161      5.15%     22.37% |         162      5.18%     27.55% |         162      5.18%     32.73% |         164      5.24%     37.97% |         164      5.24%     43.21% |         166      5.31%     48.51% |         163      5.21%     53.72% |         165      5.27%     59.00% |         163      5.21%     64.21% |         191      6.10%     70.31% |         163      5.21%     75.52% |         191      6.10%     81.62% |         191      6.10%     87.73% |         193      6.17%     93.90% |         191      6.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         3129                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |         392     38.47%     38.47% |          60      5.89%     44.36% |          27      2.65%     47.01% |          27      2.65%     49.66% |          27      2.65%     52.31% |          27      2.65%     54.96% |          27      2.65%     57.61% |          27      2.65%     60.26% |          27      2.65%     62.90% |          27      2.65%     65.55% |          27      2.65%     68.20% |          60      5.89%     74.09% |          27      2.65%     76.74% |          60      5.89%     82.63% |          59      5.79%     88.42% |          59      5.79%     94.21% |          59      5.79%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total         1019                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |          39     55.71%     55.71% |           1      1.43%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1      1.43%     58.57% |           1      1.43%     60.00% |           0      0.00%     60.00% |           1      1.43%     61.43% |           1      1.43%     62.86% |           1      1.43%     64.29% |           0      0.00%     64.29% |           2      2.86%     67.14% |           0      0.00%     67.14% |           4      5.71%     72.86% |           6      8.57%     81.43% |           8     11.43%     92.86% |           5      7.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total           70                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |           4      0.01%      0.01% |        1964      6.01%      6.02% |        2043      6.25%     12.27% |        2048      6.27%     18.54% |        2047      6.26%     24.80% |        2048      6.27%     31.07% |        2048      6.27%     37.34% |        2047      6.26%     43.60% |        2047      6.26%     49.86% |        2048      6.27%     56.13% |        2048      6.27%     62.40% |        2049      6.27%     68.67% |        2047      6.26%     74.93% |        2049      6.27%     81.20% |        2049      6.27%     87.47% |        2049      6.27%     93.74% |        2046      6.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total        32681                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total           57                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |         282      5.41%      5.41% |          53      1.02%      6.43% |          68      1.31%      7.74% |          64      1.23%      8.97% |          64      1.23%     10.20% |          65      1.25%     11.44% |          65      1.25%     12.69% |          64      1.23%     13.92% |          64      1.23%     15.15% |          57      1.09%     16.24% |          65      1.25%     17.49% |          68      1.31%     18.80% |          74      1.42%     20.22% |         170      3.26%     23.48% |         962     18.47%     41.95% |        1541     29.59%     71.54% |        1482     28.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total         5208                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |       21670      4.14%      4.14% |       31283      5.98%     10.12% |       31319      5.99%     16.11% |       31339      5.99%     22.10% |       31324      5.99%     28.09% |       31325      5.99%     34.08% |       31321      5.99%     40.07% |       31327      5.99%     46.06% |       31312      5.99%     52.05% |       31318      5.99%     58.04% |       31322      5.99%     64.03% |       31371      6.00%     70.02% |       31330      5.99%     76.01% |       31374      6.00%     82.01% |       31360      6.00%     88.01% |       31359      6.00%     94.00% |       31355      6.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total       523009                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |          34     15.60%     15.60% |          10      4.59%     20.18% |          12      5.50%     25.69% |          12      5.50%     31.19% |          13      5.96%     37.16% |          12      5.50%     42.66% |          12      5.50%     48.17% |          13      5.96%     54.13% |          13      5.96%     60.09% |          12      5.50%     65.60% |          13      5.96%     71.56% |          11      5.05%     76.61% |          13      5.96%     82.57% |          10      4.59%     87.16% |          10      4.59%     91.74% |          10      4.59%     96.33% |           8      3.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total          218                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |          77     30.68%     30.68% |          10      3.98%     34.66% |          10      3.98%     38.65% |          11      4.38%     43.03% |          11      4.38%     47.41% |          12      4.78%     52.19% |          10      3.98%     56.18% |          11      4.38%     60.56% |          11      4.38%     64.94% |          13      5.18%     70.12% |          13      5.18%     75.30% |          11      4.38%     79.68% |           8      3.19%     82.87% |          10      3.98%     86.85% |          11      4.38%     91.24% |          11      4.38%     95.62% |          11      4.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total          251                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |         480     99.17%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |           2      0.41%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           2      0.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total          484                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |        1776      6.21%      6.21% |        1931      6.75%     12.96% |        1916      6.70%     19.66% |        1916      6.70%     26.35% |        1916      6.70%     33.05% |        1916      6.70%     39.75% |        1920      6.71%     46.46% |        1916      6.70%     53.16% |        1916      6.70%     59.85% |        1916      6.70%     66.55% |        1916      6.70%     73.25% |        1916      6.70%     79.95% |        1916      6.70%     86.64% |        1826      6.38%     93.03% |        1035      3.62%     96.64% |         450      1.57%     98.22% |         510      1.78%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total        28608                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |          21     87.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1      4.17%     91.67% |           1      4.17%     95.83% |           1      4.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total           24                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total           13                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           7     16.28%     16.28% |           8     18.60%     34.88% |           2      4.65%     39.53% |           2      4.65%     44.19% |           2      4.65%     48.84% |           2      4.65%     53.49% |           3      6.98%     60.47% |           2      4.65%     65.12% |           2      4.65%     69.77% |           2      4.65%     74.42% |           2      4.65%     79.07% |           2      4.65%     83.72% |           2      4.65%     88.37% |           2      4.65%     93.02% |           1      2.33%     95.35% |           1      2.33%     97.67% |           1      2.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total           43                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |       10328      4.18%      4.18% |       14850      6.01%     10.19% |       14786      5.98%     16.17% |       14787      5.98%     22.15% |       14795      5.99%     28.14% |       14803      5.99%     34.13% |       14795      5.99%     40.11% |       14803      5.99%     46.10% |       14800      5.99%     52.09% |       14807      5.99%     58.08% |       14788      5.98%     64.06% |       14821      6.00%     70.06% |       14795      5.99%     76.05% |       14809      5.99%     82.04% |       14806      5.99%     88.03% |       14789      5.98%     94.01% |       14801      5.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total       247163                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |       21909      8.44%      8.44% |       15102      5.82%     14.26% |       14759      5.68%     19.94% |       14754      5.68%     25.62% |       14754      5.68%     31.31% |       14754      5.68%     36.99% |       14754      5.68%     42.67% |       14754      5.68%     48.35% |       14754      5.68%     54.04% |       14754      5.68%     59.72% |       14753      5.68%     65.40% |       15012      5.78%     71.18% |       14754      5.68%     76.87% |       15013      5.78%     82.65% |       15013      5.78%     88.43% |       15013      5.78%     94.22% |       15018      5.78%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total       259624                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |         349    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total          349                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          43      0.13%      0.13% |        1978      6.02%      6.15% |        2056      6.26%     12.41% |        2061      6.27%     18.68% |        2061      6.27%     24.95% |        2061      6.27%     31.22% |        2061      6.27%     37.49% |        2061      6.27%     43.76% |        2061      6.27%     50.03% |        2061      6.27%     56.31% |        2061      6.27%     62.58% |        2050      6.24%     68.82% |        2050      6.24%     75.05% |        2051      6.24%     81.30% |        2051      6.24%     87.54% |        2052      6.24%     93.78% |        2044      6.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total        32863                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |         398     71.58%     71.58% |          12      2.16%     73.74% |          11      1.98%     75.72% |          11      1.98%     77.70% |          11      1.98%     79.68% |          11      1.98%     81.65% |          11      1.98%     83.63% |          11      1.98%     85.61% |          11      1.98%     87.59% |          11      1.98%     89.57% |          12      2.16%     91.73% |          10      1.80%     93.53% |           6      1.08%     94.60% |           8      1.44%     96.04% |           8      1.44%     97.48% |           7      1.26%     98.74% |           7      1.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total          556                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |          79      4.05%      4.05% |         139      7.12%     11.17% |         132      6.77%     17.94% |         132      6.77%     24.71% |         133      6.82%     31.52% |         133      6.82%     38.34% |         133      6.82%     45.16% |         133      6.82%     51.97% |         133      6.82%     58.79% |         133      6.82%     65.61% |         133      6.82%     72.42% |         132      6.77%     79.19% |         132      6.77%     85.96% |         126      6.46%     92.41% |          74      3.79%     96.21% |          35      1.79%     98.00% |          39      2.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total         1951                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |          61     10.18%     10.18% |          20      3.34%     13.52% |          24      4.01%     17.53% |          17      2.84%     20.37% |          19      3.17%     23.54% |          19      3.17%     26.71% |          16      2.67%     29.38% |          18      3.01%     32.39% |          18      3.01%     35.39% |          17      2.84%     38.23% |          17      2.84%     41.07% |          16      2.67%     43.74% |          16      2.67%     46.41% |          22      3.67%     50.08% |          75     12.52%     62.60% |         114     19.03%     81.64% |         110     18.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total          599                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |         405     11.96%     11.96% |         187      5.52%     17.48% |         167      4.93%     22.41% |         175      5.17%     27.58% |         174      5.14%     32.71% |         177      5.23%     37.94% |         177      5.23%     43.17% |         179      5.28%     48.45% |         176      5.20%     53.65% |         180      5.31%     58.96% |         176      5.20%     64.16% |         204      6.02%     70.18% |         177      5.23%     75.41% |         206      6.08%     81.49% |         208      6.14%     87.63% |         212      6.26%     93.89% |         207      6.11%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total         3387                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |         395      1.17%      1.17% |        2024      6.01%      7.18% |        2070      6.14%     13.32% |        2075      6.16%     19.48% |        2074      6.15%     25.63% |        2075      6.16%     31.79% |        2075      6.16%     37.95% |        2074      6.15%     44.10% |        2074      6.15%     50.26% |        2075      6.16%     56.42% |        2075      6.16%     62.58% |        2108      6.26%     68.83% |        2074      6.15%     74.99% |        2109      6.26%     81.24% |        2107      6.25%     87.50% |        2108      6.26%     93.75% |        2105      6.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total        33697                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Inv::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |          40     15.38%     15.38% |          10      3.85%     19.23% |          13      5.00%     24.23% |          12      4.62%     28.85% |          13      5.00%     33.85% |          12      4.62%     38.46% |          13      5.00%     43.46% |          14      5.38%     48.85% |          14      5.38%     54.23% |          13      5.00%     59.23% |          14      5.38%     64.62% |          23      8.85%     73.46% |          17      6.54%     80.00% |          14      5.38%     85.38% |          14      5.38%     90.77% |          14      5.38%     96.15% |          10      3.85%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total          260                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |          35     15.84%     15.84% |          10      4.52%     20.36% |          12      5.43%     25.79% |          12      5.43%     31.22% |          13      5.88%     37.10% |          12      5.43%     42.53% |          12      5.43%     47.96% |          13      5.88%     53.85% |          13      5.88%     59.73% |          12      5.43%     65.16% |          13      5.88%     71.04% |          12      5.43%     76.47% |          13      5.88%     82.35% |          10      4.52%     86.88% |          11      4.98%     91.86% |          10      4.52%     96.38% |           8      3.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total          221                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |         362    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total          362                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |         200      6.39%      6.39% |         129      4.12%     10.51% |         143      4.57%     15.08% |         172      5.50%     20.58% |         196      6.26%     26.84% |         227      7.25%     34.09% |         246      7.86%     41.95% |         165      5.27%     47.22% |         198      6.33%     53.55% |         222      7.09%     60.64% |         204      6.52%     67.16% |         190      6.07%     73.23% |         200      6.39%     79.62% |         196      6.26%     85.88% |         221      7.06%     92.94% |         221      7.06%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total         3130                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |         164      5.83%      5.83% |         212      7.54%     13.37% |         192      6.83%     20.20% |         200      7.11%     27.31% |         185      6.58%     33.89% |         184      6.54%     40.43% |         177      6.29%     46.73% |         140      4.98%     51.71% |         139      4.94%     56.65% |         190      6.76%     63.41% |         202      7.18%     70.59% |         133      4.73%     75.32% |         166      5.90%     81.22% |         157      5.58%     86.81% |         189      6.72%     93.53% |         182      6.47%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total         2812                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |      494568     99.80%     99.80% |          61      0.01%     99.81% |          58      0.01%     99.83% |          59      0.01%     99.84% |          94      0.02%     99.86% |         100      0.02%     99.88% |          77      0.02%     99.89% |          84      0.02%     99.91% |          84      0.02%     99.93% |          51      0.01%     99.94% |          58      0.01%     99.95% |          36      0.01%     99.96% |          67      0.01%     99.97% |          67      0.01%     99.98% |          48      0.01%     99.99% |          34      0.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total       495546                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |           1      0.46%      0.46% |          62     28.44%     28.90% |          25     11.47%     40.37% |          12      5.50%     45.87% |          13      5.96%     51.83% |          33     15.14%     66.97% |           6      2.75%     69.72% |           5      2.29%     72.02% |           2      0.92%     72.94% |           2      0.92%     73.85% |          23     10.55%     84.40% |           0      0.00%     84.40% |          12      5.50%     89.91% |           3      1.38%     91.28% |          18      8.26%     99.54% |           1      0.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total          218                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |           8      2.21%      2.21% |          17      4.70%      6.91% |          16      4.42%     11.33% |          31      8.56%     19.89% |          46     12.71%     32.60% |          33      9.12%     41.71% |          30      8.29%     50.00% |          15      4.14%     54.14% |          17      4.70%     58.84% |          14      3.87%     62.71% |          30      8.29%     70.99% |          11      3.04%     74.03% |          30      8.29%     82.32% |          39     10.77%     93.09% |          16      4.42%     97.51% |           9      2.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total          362                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |          63      5.10%      5.10% |          75      6.07%     11.17% |          83      6.72%     17.88% |          85      6.88%     24.76% |          99      8.01%     32.77% |         103      8.33%     41.10% |          86      6.96%     48.06% |          80      6.47%     54.53% |          76      6.15%     60.68% |          78      6.31%     66.99% |          62      5.02%     72.01% |          48      3.88%     75.89% |          70      5.66%     81.55% |          80      6.47%     88.03% |          73      5.91%     93.93% |          75      6.07%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total         1236                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |          22      3.96%      3.96% |          94     16.91%     20.86% |          58     10.43%     31.29% |          29      5.22%     36.51% |          32      5.76%     42.27% |          58     10.43%     52.70% |          21      3.78%     56.47% |          21      3.78%     60.25% |          19      3.42%     63.67% |          39      7.01%     70.68% |          41      7.37%     78.06% |          18      3.24%     81.29% |          27      4.86%     86.15% |          18      3.24%     89.39% |          35      6.29%     95.68% |          24      4.32%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total          556                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |          12     27.91%     27.91% |           0      0.00%     27.91% |           1      2.33%     30.23% |          17     39.53%     69.77% |           1      2.33%     72.09% |           1      2.33%     74.42% |           1      2.33%     76.74% |           0      0.00%     76.74% |           0      0.00%     76.74% |           1      2.33%     79.07% |           2      4.65%     83.72% |           0      0.00%     83.72% |           1      2.33%     86.05% |           1      2.33%     88.37% |           3      6.98%     95.35% |           2      4.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total           43                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |          34      5.68%      5.68% |          94     15.69%     21.37% |          59      9.85%     31.22% |          46      7.68%     38.90% |          33      5.51%     44.41% |          59      9.85%     54.26% |          22      3.67%     57.93% |          21      3.51%     61.44% |          19      3.17%     64.61% |          40      6.68%     71.29% |          43      7.18%     78.46% |          18      3.01%     81.47% |          28      4.67%     86.14% |          19      3.17%     89.32% |          38      6.34%     95.66% |          26      4.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total          599                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |       32836     91.54%     91.54% |         235      0.66%     92.20% |         200      0.56%     92.76% |         201      0.56%     93.32% |         242      0.67%     93.99% |         258      0.72%     94.71% |         207      0.58%     95.29% |         206      0.57%     95.86% |         205      0.57%     96.43% |         183      0.51%     96.94% |         201      0.56%     97.50% |         151      0.42%     97.93% |         202      0.56%     98.49% |         194      0.54%     99.03% |         186      0.52%     99.55% |         162      0.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total        35869                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |          24      6.27%      6.27% |          23      6.01%     12.27% |          26      6.79%     19.06% |          28      7.31%     26.37% |          26      6.79%     33.16% |          28      7.31%     40.47% |          27      7.05%     47.52% |          23      6.01%     53.52% |          19      4.96%     58.49% |          21      5.48%     63.97% |          20      5.22%     69.19% |          22      5.74%     74.93% |          26      6.79%     81.72% |          23      6.01%     87.73% |          23      6.01%     93.73% |          24      6.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total          383                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |           0      0.00%      0.00% |           2      3.08%      3.08% |           0      0.00%      3.08% |           0      0.00%      3.08% |          16     24.62%     27.69% |           1      1.54%     29.23% |           3      4.62%     33.85% |           0      0.00%     33.85% |           0      0.00%     33.85% |          17     26.15%     60.00% |           2      3.08%     63.08% |           1      1.54%     64.62% |           3      4.62%     69.23% |           0      0.00%     69.23% |           3      4.62%     73.85% |          17     26.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total           65                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |          39      4.95%      4.95% |          50      6.35%     11.29% |          57      7.23%     18.53% |          57      7.23%     25.76% |          57      7.23%     32.99% |          74      9.39%     42.39% |          56      7.11%     49.49% |          57      7.23%     56.73% |          57      7.23%     63.96% |          40      5.08%     69.04% |          40      5.08%     74.11% |          25      3.17%     77.28% |          41      5.20%     82.49% |          57      7.23%     89.72% |          47      5.96%     95.69% |          34      4.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total          788                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |         176      6.41%      6.41% |         106      3.86%     10.28% |         117      4.26%     14.54% |         144      5.25%     19.79% |         170      6.20%     25.98% |         199      7.25%     33.24% |         218      7.94%     41.18% |         142      5.17%     46.36% |         179      6.52%     52.88% |         200      7.29%     60.17% |         184      6.71%     66.87% |         168      6.12%     73.00% |         174      6.34%     79.34% |         173      6.30%     85.64% |         197      7.18%     92.82% |         197      7.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total         2744                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |          20      7.78%      7.78% |           2      0.78%      8.56% |          16      6.23%     14.79% |          24      9.34%     24.12% |          17      6.61%     30.74% |           0      0.00%     30.74% |          29     11.28%     42.02% |           2      0.78%     42.80% |           1      0.39%     43.19% |          20      7.78%     50.97% |          37     14.40%     65.37% |           0      0.00%     65.37% |          15      5.84%     71.21% |          14      5.45%     76.65% |          31     12.06%     88.72% |          29     11.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total          257                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |           1      0.46%      0.46% |          60     27.78%     28.24% |          25     11.57%     39.81% |          12      5.56%     45.37% |          13      6.02%     51.39% |          33     15.28%     66.67% |           6      2.78%     69.44% |           5      2.31%     71.76% |           2      0.93%     72.69% |           2      0.93%     73.61% |          23     10.65%     84.26% |           0      0.00%     84.26% |          12      5.56%     89.81% |           3      1.39%     91.20% |          18      8.33%     99.54% |           1      0.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total          216                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |         110      5.83%      5.83% |         113      5.99%     11.82% |         117      6.20%     18.03% |         130      6.89%     24.92% |         119      6.31%     31.23% |         124      6.57%     37.80% |         121      6.42%     44.22% |         117      6.20%     50.42% |         119      6.31%     56.73% |         113      5.99%     62.73% |         118      6.26%     68.98% |         114      6.04%     75.03% |         120      6.36%     81.39% |         124      6.57%     87.96% |         117      6.20%     94.17% |         110      5.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total         1886                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |           2      4.35%      4.35% |           1      2.17%      6.52% |           1      2.17%      8.70% |           2      4.35%     13.04% |          20     43.48%     56.52% |           0      0.00%     56.52% |           1      2.17%     58.70% |           1      2.17%     60.87% |           1      2.17%     63.04% |           1      2.17%     65.22% |           1      2.17%     67.39% |           1      2.17%     69.57% |          13     28.26%     97.83% |           0      0.00%     97.83% |           1      2.17%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total           46                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |          34      5.68%      5.68% |          94     15.69%     21.37% |          59      9.85%     31.22% |          46      7.68%     38.90% |          33      5.51%     44.41% |          59      9.85%     54.26% |          22      3.67%     57.93% |          21      3.51%     61.44% |          19      3.17%     64.61% |          40      6.68%     71.29% |          43      7.18%     78.46% |          18      3.01%     81.47% |          28      4.67%     86.14% |          19      3.17%     89.32% |          38      6.34%     95.66% |          26      4.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total          599                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |       32684     99.46%     99.46% |           8      0.02%     99.48% |           0      0.00%     99.48% |           0      0.00%     99.48% |          15      0.05%     99.53% |          26      0.08%     99.60% |          20      0.06%     99.67% |          26      0.08%     99.74% |          26      0.08%     99.82% |          10      0.03%     99.85% |          15      0.05%     99.90% |          10      0.03%     99.93% |          13      0.04%     99.97% |          10      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total        32863                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |           8      2.21%      2.21% |          17      4.70%      6.91% |          16      4.42%     11.33% |          31      8.56%     19.89% |          46     12.71%     32.60% |          33      9.12%     41.71% |          30      8.29%     50.00% |          15      4.14%     54.14% |          17      4.70%     58.84% |          14      3.87%     62.71% |          30      8.29%     70.99% |          11      3.04%     74.03% |          30      8.29%     82.32% |          39     10.77%     93.09% |          16      4.42%     97.51% |           9      2.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total          362                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |           0      0.00%      0.00% |           2      3.08%      3.08% |           0      0.00%      3.08% |           0      0.00%      3.08% |          16     24.62%     27.69% |           1      1.54%     29.23% |           3      4.62%     33.85% |           0      0.00%     33.85% |           0      0.00%     33.85% |          17     26.15%     60.00% |           2      3.08%     63.08% |           1      1.54%     64.62% |           3      4.62%     69.23% |           0      0.00%     69.23% |           3      4.62%     73.85% |          17     26.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total           65                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |          24      6.27%      6.27% |          23      6.01%     12.27% |          26      6.79%     19.06% |          28      7.31%     26.37% |          26      6.79%     33.16% |          28      7.31%     40.47% |          27      7.05%     47.52% |          23      6.01%     53.52% |          19      4.96%     58.49% |          21      5.48%     63.97% |          20      5.22%     69.19% |          22      5.74%     74.93% |          26      6.79%     81.72% |          23      6.01%     87.73% |          23      6.01%     93.73% |          24      6.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total          383                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |          39      4.95%      4.95% |          50      6.35%     11.29% |          57      7.23%     18.53% |          57      7.23%     25.76% |          57      7.23%     32.99% |          74      9.39%     42.39% |          56      7.11%     49.49% |          57      7.23%     56.73% |          57      7.23%     63.96% |          40      5.08%     69.04% |          40      5.08%     74.11% |          25      3.17%     77.28% |          41      5.20%     82.49% |          57      7.23%     89.72% |          47      5.96%     95.69% |          34      4.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total          788                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_UPGRADE::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |           1      0.45%      0.45% |          61     27.60%     28.05% |          25     11.31%     39.37% |          12      5.43%     44.80% |          15      6.79%     51.58% |          33     14.93%     66.52% |           6      2.71%     69.23% |           5      2.26%     71.49% |           2      0.90%     72.40% |           2      0.90%     73.30% |          25     11.31%     84.62% |           0      0.00%     84.62% |          12      5.43%     90.05% |           3      1.36%     91.40% |          18      8.14%     99.55% |           1      0.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total          221                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETS::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX |      461843    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX::total       461843                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |       32835     92.11%     92.11% |         174      0.49%     92.60% |         175      0.49%     93.09% |         189      0.53%     93.62% |         227      0.64%     94.25% |         225      0.63%     94.89% |         201      0.56%     95.45% |         201      0.56%     96.01% |         203      0.57%     96.58% |         181      0.51%     97.09% |         176      0.49%     97.58% |         151      0.42%     98.01% |         190      0.53%     98.54% |         191      0.54%     99.08% |         168      0.47%     99.55% |         161      0.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total        35648                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETS::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.L1_GETX::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |          21      4.10%      4.10% |          67     13.09%     17.19% |          57     11.13%     28.32% |          29      5.66%     33.98% |          32      6.25%     40.23% |          58     11.33%     51.56% |          20      3.91%     55.47% |          20      3.91%     59.38% |          19      3.71%     63.09% |          39      7.62%     70.70% |          29      5.66%     76.37% |          18      3.52%     79.88% |          27      5.27%     85.16% |          18      3.52%     88.67% |          35      6.84%     95.51% |          23      4.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total          512                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |          12     42.86%     42.86% |           0      0.00%     42.86% |           1      3.57%     46.43% |           2      7.14%     53.57% |           1      3.57%     57.14% |           1      3.57%     60.71% |           1      3.57%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           1      3.57%     67.86% |           2      7.14%     75.00% |           0      0.00%     75.00% |           1      3.57%     78.57% |           1      3.57%     82.14% |           3     10.71%     92.86% |           2      7.14%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total           28                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock |           1      1.69%      1.69% |          27     45.76%     47.46% |           1      1.69%     49.15% |          15     25.42%     74.58% |           0      0.00%     74.58% |           0      0.00%     74.58% |           1      1.69%     76.27% |           1      1.69%     77.97% |           0      0.00%     77.97% |           0      0.00%     77.97% |          12     20.34%     98.31% |           0      0.00%     98.31% |           0      0.00%     98.31% |           0      0.00%     98.31% |           0      0.00%     98.31% |           1      1.69%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock::total           59                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data |           1      2.27%      2.27% |          27     61.36%     63.64% |           1      2.27%     65.91% |           0      0.00%     65.91% |           0      0.00%     65.91% |           0      0.00%     65.91% |           1      2.27%     68.18% |           1      2.27%     70.45% |           0      0.00%     70.45% |           0      0.00%     70.45% |          12     27.27%     97.73% |           0      0.00%     97.73% |           0      0.00%     97.73% |           0      0.00%     97.73% |           0      0.00%     97.73% |           1      2.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data::total           44                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean::total           15                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |          33      6.11%      6.11% |          67     12.41%     18.52% |          58     10.74%     29.26% |          31      5.74%     35.00% |          33      6.11%     41.11% |          59     10.93%     52.04% |          21      3.89%     55.93% |          20      3.70%     59.63% |          19      3.52%     63.15% |          40      7.41%     70.56% |          31      5.74%     76.30% |          18      3.33%     79.63% |          28      5.19%     84.81% |          19      3.52%     88.33% |          38      7.04%     95.37% |          25      4.63%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total          540                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       283786                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     1.581199                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.040493                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev     6.486234                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      281167     99.08%     99.08% |        2373      0.84%     99.91% |         177      0.06%     99.98% |           2      0.00%     99.98% |           3      0.00%     99.98% |           4      0.00%     99.98% |          21      0.01%     99.99% |          32      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       283786                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       280979                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000011                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000007                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.003268                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      280976    100.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       280979                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples         2807                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    59.757748                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    55.278818                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev    28.902158                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |         188      6.70%      6.70% |        2373     84.54%     91.24% |         177      6.31%     97.54% |           2      0.07%     97.61% |           3      0.11%     97.72% |           4      0.14%     97.86% |          21      0.75%     98.61% |          32      1.14%     99.75% |           7      0.25%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total         2807                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples       193259                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     1.924231                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.029634                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    14.490401                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |      192475     99.59%     99.59% |         760      0.39%     99.99% |          16      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total       193259                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples       192193                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.005968                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.001694                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.767650                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |      192188    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total       192193                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples         1066                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   167.481238                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   146.836508                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   102.023076                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |         286     26.83%     26.83% |         756     70.92%     97.75% |          16      1.50%     99.25% |           0      0.00%     99.25% |           1      0.09%     99.34% |           0      0.00%     99.34% |           0      0.00%     99.34% |           0      0.00%     99.34% |           2      0.19%     99.53% |           5      0.47%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total         1066                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples       526139                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.423403                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.024686                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     7.317976                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |      525756     99.93%     99.93% |         365      0.07%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total       526139                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples       523009                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      523009    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total       523009                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         3130                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.172204                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    60.296107                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    62.991135                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |        2747     87.76%     87.76% |         365     11.66%     99.42% |          13      0.42%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           1      0.03%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |           2      0.06%     99.94% |           2      0.06%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         3130                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples        33209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     1.111897                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.005044                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev     4.029553                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |       33176     99.90%     99.90% |           5      0.02%     99.92% |          20      0.06%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           2      0.01%     99.98% |           2      0.01%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total        33209                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples        33176                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.000663                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000460                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.025743                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       33154     99.93%     99.93% |          22      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total        33176                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples           33                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   112.939394                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    99.621904                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    62.773870                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           5     15.15%     15.15% |          20     60.61%     75.76% |           0      0.00%     75.76% |           0      0.00%     75.76% |           2      6.06%     81.82% |           2      6.06%     87.88% |           4     12.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total           33                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        33549                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean  1141.191422                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   965.385007                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev   254.399259                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |        1058      3.15%      3.15% |         206      0.61%      3.77% |         184      0.55%      4.32% |         198      0.59%      4.91% |         369      1.10%      6.01% |         324      0.97%      6.97% |         419      1.25%      8.22% |         774      2.31%     10.53% |        1406      4.19%     14.72% |       28611     85.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total        33549                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          730                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         730    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          730                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        32819                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean  1166.552942                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean  1124.837740                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   191.304704                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |         328      1.00%      1.00% |         206      0.63%      1.63% |         184      0.56%      2.19% |         198      0.60%      2.79% |         369      1.12%      3.92% |         324      0.99%      4.90% |         419      1.28%      6.18% |         774      2.36%      8.54% |        1406      4.28%     12.82% |       28611     87.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        32819                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        33549                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       33549    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total        33549                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        33549                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       33549    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        33549                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count         1236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000450                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count         1236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.000451                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     0.808252                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count         1236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.000450                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count         1236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.000669                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles          106                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples         1915                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.080418                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.764828                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-1         1886     98.49%     98.49% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::2-3            8      0.42%     98.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-5            6      0.31%     99.22% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6-7            9      0.47%     99.69% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-9            4      0.21%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::10-11            1      0.05%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::18-19            1      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total         1915                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits        34316                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses          622                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses        34938                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits        21670                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses          352                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses        22022                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count        56960                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.020748                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time        13986                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.245541                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count         1336                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.000973                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count          537                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000195                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count          942                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count         1378                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000502                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count          570                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples         4398                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.018645                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.379864                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-1         4383     99.66%     99.66% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::2-3            4      0.09%     99.75% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4-5            4      0.09%     99.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::6-7            3      0.07%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-9            3      0.07%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total         4398                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits        31936                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses         2193                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses        34129                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits        31283                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          187                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses        31470                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count        65599                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.023877                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count         2380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.001733                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count         2008                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs    15.699559                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count         2028                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.001476                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count         2390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.000870                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count         2193                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000798                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::samples         4516                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::mean     0.029229                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::stdev     0.469712                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::0-1         4489     99.40%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::2-3           11      0.24%     99.65% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::4-5            6      0.13%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::6-7            5      0.11%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::8-9            2      0.04%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::10-11            1      0.02%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::14-15            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::total         4516                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_hits        31522                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_misses         2251                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_accesses        33773                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_hits        31322                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_misses          163                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_accesses        31485                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_msg_count        65258                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_buf_msgs     0.023753                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_msg_count         2414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_buf_msgs     0.001757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_msg_count         2088                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_buf_msgs     0.000760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_msg_count         2102                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_buf_msgs     0.001530                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::samples         4569                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::mean     0.039396                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::stdev     0.505856                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::0-1         4531     99.17%     99.17% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::2-3           12      0.26%     99.43% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::4-5           13      0.28%     99.72% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::6-7            5      0.11%     99.82% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::8-9            6      0.13%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::10-11            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::total         4569                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_hits        31817                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_misses         2281                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_accesses        34098                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_hits        31371                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_misses          191                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_accesses        31562                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_msg_count        65660                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_buf_msgs     0.023899                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_msg_count         2472                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_buf_msgs     0.001800                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_msg_count         2073                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_buf_msgs     0.000755                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_buf_msgs     0.001518                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_msg_count         2496                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_buf_msgs     0.000909                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_msg_count         2268                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_buf_msgs     0.000826                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::samples         4497                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::mean     0.036469                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::stdev     0.518780                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::0-1         4463     99.24%     99.24% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::2-3           13      0.29%     99.53% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::4-5            9      0.20%     99.73% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::6-7            6      0.13%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::8-9            3      0.07%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::10-11            1      0.02%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::16-17            2      0.04%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::total         4497                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_hits        31539                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_misses         2249                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_accesses        33788                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_hits        31330                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_misses          163                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_accesses        31493                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_msg_count        65281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_buf_msgs     0.023761                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_msg_count         2412                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_buf_msgs     0.001756                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_msg_count         2067                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_buf_msgs     0.000752                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_msg_count         2075                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_buf_msgs     0.001511                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_msg_count         2430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_msg_count         2235                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::samples         4560                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::mean     0.033772                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::stdev     0.517896                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::0-1         4533     99.41%     99.41% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::2-3            6      0.13%     99.54% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::4-5           11      0.24%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::8-9            6      0.13%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::10-11            1      0.02%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::12-13            2      0.04%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::total         4560                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_hits        31818                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_misses         2282                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_accesses        34100                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_hits        31374                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_misses          191                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_accesses        31565                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_msg_count        65665                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_buf_msgs     0.023901                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_msg_count         2473                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_buf_msgs     0.001800                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_msg_count         2072                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_buf_msgs     0.000754                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_buf_msgs     0.001516                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_msg_count         2488                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_buf_msgs     0.000906                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_msg_count         2267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_buf_msgs     0.000825                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::samples         4561                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::mean     0.032888                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::stdev     0.468074                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::0-1         4528     99.28%     99.28% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::2-3           12      0.26%     99.54% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::4-5           13      0.29%     99.82% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::6-7            1      0.02%     99.85% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::8-9            4      0.09%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::10-11            2      0.04%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::total         4561                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_hits        31817                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_misses         2284                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_accesses        34101                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_hits        31360                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_misses          191                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_accesses        31551                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_msg_count        65652                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_buf_msgs     0.023896                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_msg_count         2475                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_buf_msgs     0.001802                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_buf_msgs     0.000754                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_buf_msgs     0.001514                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_msg_count         2490                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_buf_msgs     0.000906                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_msg_count         2267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_buf_msgs     0.000825                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::samples         4564                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::mean     0.023225                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::stdev     0.350804                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::0-1         4539     99.45%     99.45% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::2-3            8      0.18%     99.63% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::4-5           11      0.24%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::6-7            1      0.02%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::8-9            5      0.11%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::total         4564                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_hits        31794                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_misses         2286                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_accesses        34080                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_hits        31359                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_misses          193                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_accesses        31552                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_msg_count        65632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_buf_msgs     0.023889                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_msg_count         2479                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_buf_msgs     0.001805                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_buf_msgs     0.000754                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_buf_msgs     0.001513                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_msg_count         2493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_buf_msgs     0.000907                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_msg_count         2267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_buf_msgs     0.000825                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::samples         4542                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::mean     0.027741                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::stdev     0.450233                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::0-1         4518     99.47%     99.47% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::2-3            6      0.13%     99.60% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::4-5            9      0.20%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::6-7            3      0.07%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::8-9            3      0.07%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::10-11            2      0.04%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::total         4542                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_hits        31812                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_misses         2278                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_accesses        34090                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_hits        31355                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_misses          191                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_accesses        31546                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_msg_count        65636                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_buf_msgs     0.023891                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache.m_msg_count         2469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache.m_buf_msgs     0.001797                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache.m_msg_count         2063                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache.m_buf_msgs     0.000751                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache.m_buf_msgs     0.001508                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache.m_msg_count         2479                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache.m_buf_msgs     0.000902                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache.m_msg_count         2262                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache.m_buf_msgs     0.000823                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples         4497                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.024905                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.445722                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-1         4476     99.53%     99.53% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::2-3            6      0.13%     99.67% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::4-5            8      0.18%     99.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::6-7            1      0.02%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-9            4      0.09%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::14-15            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total         4497                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits        31529                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses         2244                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses        33773                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits        31319                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses          161                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses        31480                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_msg_count        65253                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.023751                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_msg_count         2405                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.001751                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     0.000757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.001523                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_msg_count         2418                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.000880                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples         4508                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.031056                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.415917                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-1         4476     99.29%     99.29% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::2-3           11      0.24%     99.53% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::4-5           10      0.22%     99.76% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::6-7            7      0.16%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-9            2      0.04%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::10-11            2      0.04%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total         4508                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits        31521                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses         2249                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses        33770                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits        31339                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses          162                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses        31501                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_msg_count        65271                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.023758                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_msg_count         2411                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.001755                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.001527                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_msg_count         2423                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.000882                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_msg_count         2236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples         4511                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.035025                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.487190                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-1         4479     99.29%     99.29% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::2-3            9      0.20%     99.49% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::4-5           11      0.24%     99.73% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::6-7            6      0.13%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-9            3      0.07%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::10-11            2      0.04%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total         4511                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits        31529                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses         2251                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses        33780                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits        31324                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses          162                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses        31486                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_msg_count        65266                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.023756                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_msg_count         2413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.001757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.001527                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_msg_count         2239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples         4514                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.027470                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     0.428487                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-1         4487     99.40%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::2-3            9      0.20%     99.60% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::4-5           11      0.24%     99.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::6-7            2      0.04%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-9            3      0.07%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::10-11            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total         4514                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits        31538                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses         2252                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses        33790                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits        31325                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses          164                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses        31489                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_msg_count        65279                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.023761                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_avg_stall_time     0.005101                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_msg_count         2416                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.001759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_msg_count         2099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.001528                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_msg_count         2239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples         4511                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.027932                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     0.381525                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-1         4482     99.36%     99.36% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::2-3            9      0.20%     99.56% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::4-5            9      0.20%     99.76% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::6-7            8      0.18%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-9            3      0.07%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total         4511                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits        31534                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses         2249                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses        33783                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits        31321                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses          164                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses        31485                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_msg_count        65268                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.023757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_msg_count         2413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.001757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_msg_count         2099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.001528                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_msg_count         2236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples         4516                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.033658                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     0.514439                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-1         4487     99.36%     99.36% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::2-3           11      0.24%     99.60% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::4-5            6      0.13%     99.73% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::6-7            4      0.09%     99.82% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-9            5      0.11%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::12-13            1      0.02%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::14-15            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-17            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total         4516                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits        31537                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses         2251                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses        33788                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits        31327                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses          166                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses        31493                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_msg_count        65281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.023761                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_msg_count         2417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.001760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.001527                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_msg_count         2431                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.000885                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::samples         4513                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::mean     0.027033                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::stdev     0.470942                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::0-1         4488     99.45%     99.45% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::2-3           12      0.27%     99.71% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::4-5            5      0.11%     99.82% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::6-7            2      0.04%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::8-9            3      0.07%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::10-11            1      0.02%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::16-17            2      0.04%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::total         4513                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_hits        31534                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_misses         2251                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_accesses        33785                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_hits        31312                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_misses          163                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_accesses        31475                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_msg_count        65260                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_buf_msgs     0.023754                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_msg_count         2414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_buf_msgs     0.001757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_buf_msgs     0.001527                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::samples         4517                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::mean     0.038078                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::stdev     0.584993                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::0-1         4488     99.36%     99.36% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::2-3            8      0.18%     99.54% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::4-5            9      0.20%     99.73% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::6-7            3      0.07%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::8-9            4      0.09%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::10-11            1      0.02%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::12-13            1      0.02%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::16-17            3      0.07%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::total         4517                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_hits        31534                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_misses         2252                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_accesses        33786                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_hits        31318                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_misses          165                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_accesses        31483                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_msg_count        65269                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_buf_msgs     0.023757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_msg_count         2417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_buf_msgs     0.001760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_buf_msgs     0.000760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_buf_msgs     0.001529                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_msg_count         2430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_msg_count         2237                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.fullyBusyCycles       117526                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples        66065                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean  3964.322864                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev  4182.339775                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-1023        34076     51.58%     51.58% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1024-2047          365      0.55%     52.13% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::2048-3071          276      0.42%     52.55% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::3072-4095          456      0.69%     53.24% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::4096-5119          395      0.60%     53.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::5120-6143          562      0.85%     54.69% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::6144-7167         1252      1.90%     56.58% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::7168-8191         2810      4.25%     60.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::8192-9215        25873     39.16%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total        66065                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count           63                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count        32719                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.011909                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count        33098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs    12.952236                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_time  11838550599                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_count       461843                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_avg_stall_time 357681.751133                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits          309                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses        32781                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses        33090                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count          380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.000250                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count           97                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count        32870                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.011964                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples          975                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     0.853333                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     6.807565                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-1023          975    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total          975                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count           75                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count          163                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count          477                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.000256                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_time        74925                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_count            4                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_avg_stall_time   157.075472                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits          283                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses          177                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses          460                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count          375                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.000218                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count          169                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count          329                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.000120                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::samples          864                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::mean     0.550926                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::stdev     2.315187                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::0-1023          864    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::total          864                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_msg_count           62                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_msg_count           83                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_msg_count          515                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_buf_msgs     0.000207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_stall_time        17982                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_stall_count            2                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_avg_stall_time    34.916505                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_hits          365                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_misses          120                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_accesses          485                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_msg_count          457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_buf_msgs     0.000291                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_msg_count          105                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_msg_count          244                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::samples          605                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::mean     0.155372                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::stdev     1.095895                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::0-1023          605    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::total          605                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_msg_count           48                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_msg_count          370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_buf_msgs     0.000135                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_hits          283                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_misses           76                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_accesses          359                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_msg_count          342                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_buf_msgs     0.000227                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_msg_count           66                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_msg_count          169                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::samples          803                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::mean     0.488169                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::stdev     1.949691                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::0-1023          803    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::total          803                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_msg_count           70                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_msg_count           53                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_msg_count          475                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_buf_msgs     0.000173                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_hits          334                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_misses          111                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_accesses          445                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_msg_count          434                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_msg_count           98                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_buf_msgs     0.000036                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_msg_count          230                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::samples          774                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::mean     0.485788                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::stdev     1.898234                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::0-1023          774    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::total          774                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_msg_count           80                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_msg_count           32                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_msg_count          462                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_buf_msgs     0.000168                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_hits          314                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_misses          109                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_accesses          423                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_msg_count          433                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_msg_count           99                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_buf_msgs     0.000036                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_msg_count          213                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_buf_msgs     0.000078                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::samples          827                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::mean     0.261185                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::stdev     1.391597                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::0-1023          827    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::total          827                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_msg_count           73                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_msg_count           56                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_msg_count          492                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_buf_msgs     0.000179                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_hits          365                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_misses          111                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_accesses          476                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_msg_count          454                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_buf_msgs     0.000292                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_msg_count          111                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_msg_count          224                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::samples          736                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::mean     0.244565                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::stdev     1.342137                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::0-1023          736    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::total          736                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_msg_count           75                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_msg_count           27                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_msg_count          447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_hits          337                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_misses          101                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_accesses          438                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_msg_count          421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_buf_msgs     0.000276                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_msg_count          101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_msg_count          188                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_buf_msgs     0.000068                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::samples          835                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::mean     0.409581                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::stdev     1.811211                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::0-1023          835    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::total          835                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_msg_count           83                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_msg_count           84                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_msg_count          434                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_hits          276                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_misses          142                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_accesses          418                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_msg_count          375                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_buf_msgs     0.000228                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_msg_count          142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_msg_count          259                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_buf_msgs     0.000094                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::samples          852                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::mean     0.598592                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::stdev     2.276617                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::0-1023          852    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::total          852                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_msg_count           85                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_msg_count           58                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_msg_count          474                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_buf_msgs     0.000173                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_hits          312                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_misses          131                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_accesses          443                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_msg_count          428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_buf_msgs     0.000265                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_msg_count          131                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_msg_count          247                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::samples          941                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::mean     0.643996                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::stdev     2.682833                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::0-1023          941    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::total          941                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_msg_count           99                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_msg_count           63                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_msg_count          534                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_buf_msgs     0.000194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_hits          341                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_misses          147                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_accesses          488                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_msg_count          486                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_buf_msgs     0.000296                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_msg_count          132                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_msg_count          275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_buf_msgs     0.000100                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::samples         1056                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::mean     0.367424                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::stdev     1.706814                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::0-1023         1056    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::total         1056                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_msg_count          103                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_msg_count          118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_msg_count          577                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_buf_msgs     0.000210                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_hits          356                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_misses          188                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_accesses          544                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_msg_count          492                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_buf_msgs     0.000297                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_msg_count          162                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_msg_count          317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_buf_msgs     0.000115                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::samples          871                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::mean     0.490241                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::stdev     3.287676                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::0-1023          871    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::total          871                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_msg_count           86                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_msg_count           48                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_msg_count          534                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_buf_msgs     0.000236                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_stall_time        38295                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_stall_count            2                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_avg_stall_time    71.713483                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_hits          375                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_misses          129                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_accesses          504                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_msg_count          491                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_buf_msgs     0.000313                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_msg_count          108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_msg_count          229                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::samples          737                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::mean     0.230665                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::stdev     1.420343                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::0-1023          737    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::total          737                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_msg_count           80                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_msg_count           52                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_msg_count          409                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_buf_msgs     0.000149                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_hits          267                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_misses          127                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_accesses          394                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_msg_count          362                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_buf_msgs     0.000227                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_msg_count          101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_msg_count          227                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::samples          759                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::mean     0.181818                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::stdev     1.177465                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::0-1023          759    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::total          759                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_msg_count           76                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_msg_count           47                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_msg_count          440                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_hits          302                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_misses          121                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_accesses          423                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_msg_count          395                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_buf_msgs     0.000253                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_msg_count           95                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_msg_count          224                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::samples          820                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::mean     0.178049                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::stdev     1.162081                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::0-1023          820    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::total          820                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_msg_count           78                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_msg_count           52                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_msg_count          479                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_hits          336                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_misses          129                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_accesses          465                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_msg_count          428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_buf_msgs     0.000277                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_msg_count          118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_msg_count          223                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_buf_msgs     0.000081                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control       170338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control      1362704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control       129794                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control      1038352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       207716                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     14955552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       152441                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      1219528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data         4572                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data       329184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control          380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control         3040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_msg_count         2380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_buf_msgs     0.000866                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_msg_count         2028                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_buf_msgs     0.000738                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_msg_count         2193                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_buf_msgs     0.000798                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_msg_count         2405                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_buf_msgs     0.000875                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_buf_msgs     0.000761                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0.m_msg_count         2472                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0.m_buf_msgs     0.000900                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2.m_msg_count         2268                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2.m_buf_msgs     0.000826                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0.m_msg_count         2412                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0.m_buf_msgs     0.000878                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1.m_msg_count         2075                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1.m_buf_msgs     0.000755                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2.m_msg_count         2235                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0.m_msg_count         2473                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0.m_buf_msgs     0.000900                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1.m_buf_msgs     0.000758                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2.m_msg_count         2267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2.m_buf_msgs     0.000825                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0.m_msg_count         2475                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0.m_buf_msgs     0.000901                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1.m_buf_msgs     0.000757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2.m_msg_count         2267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2.m_buf_msgs     0.000825                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0.m_msg_count         2479                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0.m_buf_msgs     0.000902                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1.m_buf_msgs     0.000757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2.m_msg_count         2267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2.m_buf_msgs     0.000825                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0.m_msg_count         2469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0.m_buf_msgs     0.000899                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1.m_buf_msgs     0.000754                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2.m_msg_count         2262                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2.m_buf_msgs     0.000823                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_msg_count         2411                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_buf_msgs     0.000878                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_buf_msgs     0.000764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_msg_count         2236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_msg_count         2413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_buf_msgs     0.000878                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_buf_msgs     0.000764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_msg_count         2239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_msg_count         2416                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_buf_msgs     0.000879                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_msg_count         2099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_buf_msgs     0.000764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_msg_count         2239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_msg_count         2413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_buf_msgs     0.000878                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_msg_count         2099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_buf_msgs     0.000764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_msg_count         2236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_msg_count         2417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_buf_msgs     0.000880                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_buf_msgs     0.000764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_msg_count         2414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_buf_msgs     0.000879                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_buf_msgs     0.000764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0.m_msg_count         2417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0.m_buf_msgs     0.000880                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1.m_buf_msgs     0.000764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2.m_msg_count         2237                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0.m_msg_count         2414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0.m_buf_msgs     0.000879                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1.m_msg_count         2102                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1.m_buf_msgs     0.000765                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.percent_links_utilized     0.419523                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Control::0         2380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Control::0        19040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Request_Control::2         2008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Request_Control::2        16064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Data::1         4388                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Data::1       315936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::1           30                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::2         2193                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::1          240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::2        17544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_msg_count         2390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_buf_msgs     0.000676                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_msg_count         2008                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_buf_msgs     0.000568                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_msg_count         2380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_buf_msgs     0.000673                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_msg_count         2028                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_buf_msgs     0.000606                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_stall_time        38961                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_avg_stall_time    19.211538                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_msg_count         2193                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_buf_msgs     0.000620                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.acc_link_utilization        11679                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.link_utilization     0.425101                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_count         4398                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_bytes       186864                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_data_msg_bytes       151680                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_bw_sat_cy         9480                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_useful_bandwidth         0.15                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Request_Control::2         2008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Request_Control::2        16064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Data::1         2370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Data::1       170640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Control::1           20                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Control::1          160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.acc_link_utilization 11372.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.link_utilization     0.413945                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_count         6601                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_bytes       181960                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_data_msg_bytes       129152                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_wait_time        38961                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_bw_sat_cy         8074                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_msg_wait_time     5.902288                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Control::0         2380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Control::0        19040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Data::1         2018                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Data::1       145296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::2         2193                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::2        17544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.percent_links_utilized     0.427976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Control::0         2405                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Control::0        19240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Request_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Request_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Data::1         4475                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Data::1       322200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::2         2238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::2        17904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_msg_count         2418                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_buf_msgs     0.000684                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_buf_msgs     0.000588                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_msg_count         2405                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_buf_msgs     0.000680                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_buf_msgs     0.000607                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_avg_stall_time     8.754780                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_buf_msgs     0.000633                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.acc_link_utilization 11820.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.link_utilization     0.430251                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_count         4497                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_bytes       189128                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_data_msg_bytes       153152                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_bw_sat_cy         9572                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Request_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Request_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Data::1         2393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Data::1       172296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.acc_link_utilization 11695.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.link_utilization     0.425701                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_count         6735                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_bytes       187128                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_data_msg_bytes       133248                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_wait_time        18315                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_bw_sat_cy         8328                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_msg_wait_time     2.719376                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Control::0         2405                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Control::0        19240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Data::1         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Data::1       149904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::2         2238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::2        17904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.percent_links_utilized     0.433818                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Control::0         2472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Control::0        19776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Request_Control::2         2073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Request_Control::2        16584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Data::1         4535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Data::1       326520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Control::1           46                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Control::2         2268                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Control::1          368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Control::2        18144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1.m_msg_count         2496                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1.m_buf_msgs     0.000706                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2.m_msg_count         2073                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2.m_buf_msgs     0.000586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_msg_count         2472                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_buf_msgs     0.000699                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_avg_stall_time     0.134709                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_buf_msgs     0.000603                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_stall_time        15984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_avg_stall_time     7.666187                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7.m_msg_count         2268                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7.m_buf_msgs     0.000641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.acc_link_utilization 12128.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.link_utilization     0.441462                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_count         4569                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_bytes       194056                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_data_msg_bytes       157504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_bw_sat_cy         9844                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Request_Control::2         2073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Request_Control::2        16584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Response_Data::1         2461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Response_Data::1       177192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.acc_link_utilization 11708.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.link_utilization     0.426175                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_count         6825                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_bytes       187336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_data_msg_bytes       132736                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_wait_time        16317                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_bw_sat_cy         8297                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_msg_wait_time     2.390769                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Control::0         2472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Control::0        19776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Data::1         2074                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Data::1       149328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Control::2         2268                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Control::2        18144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.percent_links_utilized     0.427203                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Control::0         2412                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Control::0        19296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Request_Control::2         2067                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Request_Control::2        16536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Data::1         4466                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Data::1       321552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Control::2         2235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Control::2        17880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1.m_msg_count         2430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1.m_buf_msgs     0.000687                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2.m_msg_count         2067                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2.m_buf_msgs     0.000584                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_msg_count         2412                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_buf_msgs     0.000682                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_avg_stall_time     0.138060                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_msg_count         2075                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_buf_msgs     0.000596                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_stall_time        11322                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_avg_stall_time     5.456386                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7.m_msg_count         2235                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7.m_buf_msgs     0.000632                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.acc_link_utilization 11848.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.link_utilization     0.431270                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_count         4497                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_bytes       189576                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_data_msg_bytes       153600                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_bw_sat_cy         9600                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Request_Control::2         2067                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Request_Control::2        16536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Response_Data::1         2400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Response_Data::1       172800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Response_Control::1           30                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Response_Control::1          240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.acc_link_utilization        11625                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.link_utilization     0.423135                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_count         6722                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_bytes       186000                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_data_msg_bytes       132224                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_wait_time        11655                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_bw_sat_cy         8265                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_msg_wait_time     1.733859                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Control::0         2412                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Control::0        19296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Data::1         2066                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Data::1       148752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Control::2         2235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Control::2        17880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.percent_links_utilized     0.433709                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Control::0         2473                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Control::0        19784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Request_Control::2         2072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Request_Control::2        16576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Data::1         4535                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Data::1       326520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Control::2         2267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Control::2        18136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1.m_msg_count         2488                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1.m_buf_msgs     0.000703                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2.m_msg_count         2072                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2.m_buf_msgs     0.000586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_msg_count         2473                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_buf_msgs     0.000699                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_avg_stall_time     0.134654                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_buf_msgs     0.000600                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_stall_time        13320                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_avg_stall_time     6.397695                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_msg_count         2267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_buf_msgs     0.000641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.acc_link_utilization        12136                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.link_utilization     0.441735                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_count         4560                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_bytes       194176                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_data_msg_bytes       157696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_bw_sat_cy         9856                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Request_Control::2         2072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Request_Control::2        16576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Response_Data::1         2464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Response_Data::1       177408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.acc_link_utilization        11695                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.link_utilization     0.425683                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_count         6822                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_bytes       187120                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_data_msg_bytes       132544                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_wait_time        13653                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_bw_sat_cy         8285                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_msg_wait_time     2.001319                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Control::0         2473                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Control::0        19784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Data::1         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Data::1       149112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Control::2         2267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Control::2        18136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.percent_links_utilized     0.433645                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Control::0         2475                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Control::0        19800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Data::1         4534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Data::1       326448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Control::2         2267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Control::2        18136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1.m_msg_count         2490                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1.m_buf_msgs     0.000704                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2.m_buf_msgs     0.000586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_msg_count         2475                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_buf_msgs     0.000704                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_stall_time         4995                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_avg_stall_time     2.018182                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_buf_msgs     0.000598                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_stall_time        11988                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_avg_stall_time     5.763462                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7.m_msg_count         2267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7.m_buf_msgs     0.000641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.acc_link_utilization 12140.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.link_utilization     0.441899                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_count         4561                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_bytes       194248                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_data_msg_bytes       157760                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_bw_sat_cy         9860                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Response_Data::1         2465                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Response_Data::1       177480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.acc_link_utilization        11687                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.link_utilization     0.425392                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_count         6822                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_bytes       186992                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_data_msg_bytes       132416                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_wait_time        16983                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_bw_sat_cy         8278                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_msg_wait_time     2.489446                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Control::0         2475                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Control::0        19800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Data::1         2069                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Data::1       148968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Control::2         2267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Control::2        18136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.percent_links_utilized     0.433918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Control::0         2479                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Control::0        19832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Data::1         4537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Data::1       326664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Control::2         2267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Control::2        18136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1.m_msg_count         2493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1.m_buf_msgs     0.000705                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2.m_buf_msgs     0.000586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_msg_count         2479                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_buf_msgs     0.000701                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_avg_stall_time     0.268657                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_buf_msgs     0.000597                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_stall_time        10656                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_avg_stall_time     5.125541                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7.m_msg_count         2267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7.m_buf_msgs     0.000641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.acc_link_utilization        12158                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.link_utilization     0.442536                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_count         4564                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_bytes       194528                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_data_msg_bytes       158016                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_bw_sat_cy         9877                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Response_Data::1         2469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Response_Data::1       177768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.acc_link_utilization 11684.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.link_utilization     0.425301                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_count         6825                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_bytes       186952                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_data_msg_bytes       132352                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_wait_time        11322                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_bw_sat_cy         8272                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_msg_wait_time     1.658901                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Control::0         2479                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Control::0        19832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Data::1         2068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Data::1       148896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Control::2         2267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Control::2        18136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.percent_links_utilized     0.432344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Control::0         2469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Control::0        19752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Request_Control::2         2063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Request_Control::2        16504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Data::1         4521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Data::1       325512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Control::1           29                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Control::2         2262                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Control::1          232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Control::2        18096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1.m_msg_count         2479                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1.m_buf_msgs     0.000701                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2.m_msg_count         2063                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2.m_buf_msgs     0.000583                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_msg_count         2469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_buf_msgs     0.000700                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_avg_stall_time     0.809235                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_buf_msgs     0.000595                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_stall_time        10656                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_avg_stall_time     5.145340                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7.m_msg_count         2262                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7.m_buf_msgs     0.000640                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.acc_link_utilization        12115                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.link_utilization     0.440971                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_count         4542                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_bytes       193840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_data_msg_bytes       157504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_bw_sat_cy         9845                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Request_Control::2         2063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Request_Control::2        16504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Response_Data::1         2461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Response_Data::1       177192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Response_Control::1           18                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Response_Control::1          144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.acc_link_utilization        11641                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.link_utilization     0.423718                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_count         6802                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_bytes       186256                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_data_msg_bytes       131840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_wait_time        12654                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_bw_sat_cy         8241                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_msg_wait_time     1.860335                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Control::0         2469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Control::0        19752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Data::1         2060                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Data::1       148320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Control::2         2262                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Control::2        18096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.percent_links_utilized     0.428968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Control::0         2411                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Control::0        19288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Data::1         4486                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Data::1       322992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::2         2236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::2        17888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_msg_count         2423                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_buf_msgs     0.000685                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_msg_count         2411                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_buf_msgs     0.000682                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_buf_msgs     0.000609                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_avg_stall_time     8.729743                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_msg_count         2236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_buf_msgs     0.000632                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.acc_link_utilization        11850                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.link_utilization     0.431325                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_count         4508                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_bytes       189600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_data_msg_bytes       153536                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_bw_sat_cy         9596                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Data::1         2399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Data::1       172728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.acc_link_utilization 11720.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.link_utilization     0.426611                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_count         6745                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_bytes       187528                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_data_msg_bytes       133568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_wait_time        18315                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_bw_sat_cy         8348                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_msg_wait_time     2.715345                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Control::0         2411                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Control::0        19288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::2         2236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::2        17888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.percent_links_utilized     0.429114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Control::0         2413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Control::0        19304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Data::1         4487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Data::1       323064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::1           37                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::2         2239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::1          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::2        17912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_msg_count         2413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_buf_msgs     0.000682                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_buf_msgs     0.000609                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_avg_stall_time     8.729743                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_msg_count         2239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_buf_msgs     0.000633                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.acc_link_utilization 11855.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.link_utilization     0.431525                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_count         4511                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_bytes       189688                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_data_msg_bytes       153600                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_bw_sat_cy         9600                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Data::1         2400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Data::1       172800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Control::1           26                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Control::1          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.acc_link_utilization        11723                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.link_utilization     0.426702                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_count         6750                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_bytes       187568                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_data_msg_bytes       133568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_wait_time        18315                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_bw_sat_cy         8348                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_msg_wait_time     2.713333                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Control::0         2413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Control::0        19304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::2         2239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::2        17912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.percent_links_utilized     0.429469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Control::0         2416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Control::0        19328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Data::1         4491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Data::1       323352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::2         2239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::2        17912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_buf_msgs     0.000590                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_msg_count         2416                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_buf_msgs     0.000683                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_msg_count         2099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_buf_msgs     0.000609                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_avg_stall_time     8.725584                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_msg_count         2239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_buf_msgs     0.000633                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.acc_link_utilization        11873                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.link_utilization     0.432162                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_count         4514                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_bytes       189968                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_data_msg_bytes       153856                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_bw_sat_cy         9616                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Data::1         2404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Data::1       173088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.acc_link_utilization        11725                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.link_utilization     0.426775                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_count         6754                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_bytes       187600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_data_msg_bytes       133568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_wait_time        18315                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_bw_sat_cy         8348                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_msg_wait_time     2.711726                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Control::0         2416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Control::0        19328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::1           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::2         2239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::1           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::2        17912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.percent_links_utilized     0.429314                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Control::0         2413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Control::0        19304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Data::1         4490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Data::1       323280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::2         2236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::2        17888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_msg_count         2413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_buf_msgs     0.000682                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_msg_count         2099                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_buf_msgs     0.000614                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_stall_time        23976                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_avg_stall_time    11.422582                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_msg_count         2236                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_buf_msgs     0.000632                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.acc_link_utilization 11859.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.link_utilization     0.431671                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_count         4511                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_bytes       189752                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_data_msg_bytes       153664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_bw_sat_cy         9604                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Data::1         2401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Data::1       172872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.acc_link_utilization        11730                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.link_utilization     0.426957                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_count         6748                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_bytes       187680                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_data_msg_bytes       133696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_wait_time        23976                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_bw_sat_cy         8357                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_msg_wait_time     3.553053                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Control::0         2413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Control::0        19304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Data::1         2089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Data::1       150408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::2         2236                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::2        17888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.percent_links_utilized     0.429478                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Control::0         2417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Control::0        19336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Data::1         4491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Data::1       323352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::2         2238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::2        17904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_msg_count         2431                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_buf_msgs     0.000687                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_msg_count         2417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_buf_msgs     0.000683                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_buf_msgs     0.000612                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_stall_time        22644                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_avg_stall_time    10.793136                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_buf_msgs     0.000633                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.acc_link_utilization        11874                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.link_utilization     0.432199                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_count         4516                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_bytes       189984                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_data_msg_bytes       153856                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_bw_sat_cy         9616                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Data::1         2404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Data::1       173088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.acc_link_utilization 11724.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.link_utilization     0.426757                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_count         6753                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_bytes       187592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_data_msg_bytes       133568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_wait_time        22644                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_bw_sat_cy         8349                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_msg_wait_time     3.353176                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Control::0         2417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Control::0        19336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::2         2238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::2        17904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.percent_links_utilized     0.429205                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Control::0         2414                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Control::0        19312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Data::1         4488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Data::1       323136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::2         2238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::2        17904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_msg_count         2414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_buf_msgs     0.000682                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_buf_msgs     0.000613                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_stall_time        23643                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_avg_stall_time    11.269304                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_buf_msgs     0.000633                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.acc_link_utilization 11860.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.link_utilization     0.431707                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_count         4513                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_bytes       189768                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_data_msg_bytes       153664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_bw_sat_cy         9604                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Data::1         2401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Data::1       172872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.acc_link_utilization        11723                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.link_utilization     0.426702                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_count         6750                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_bytes       187568                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_data_msg_bytes       133568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_wait_time        23643                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_bw_sat_cy         8349                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_msg_wait_time     3.502667                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Control::0         2414                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Control::0        19312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::2         2238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::2        17904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.percent_links_utilized     0.429569                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Control::0         2417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Control::0        19336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Data::1         4492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Data::1       323424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Control::2         2237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Control::2        17896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1.m_msg_count         2430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1.m_buf_msgs     0.000687                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2.m_buf_msgs     0.000590                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_msg_count         2417                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_buf_msgs     0.000683                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_buf_msgs     0.000614                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_stall_time        23643                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_avg_stall_time    11.258571                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7.m_msg_count         2237                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7.m_buf_msgs     0.000632                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.acc_link_utilization 11878.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.link_utilization     0.432362                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_count         4517                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_bytes       190056                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_data_msg_bytes       153920                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_bw_sat_cy         9620                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Response_Data::1         2405                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Response_Data::1       173160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.acc_link_utilization        11725                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.link_utilization     0.426775                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_count         6754                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_bytes       187600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_data_msg_bytes       133568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_wait_time        23643                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_bw_sat_cy         8349                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_msg_wait_time     3.500592                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Control::0         2417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Control::0        19336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Control::1           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Control::2         2237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Control::1          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Control::2        17896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.percent_links_utilized     0.429414                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Control::0         2414                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Control::0        19312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Request_Control::2         2088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Request_Control::2        16704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Data::1         4490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Data::1       323280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Control::2         2238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Control::2        17904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2.m_msg_count         2088                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2.m_buf_msgs     0.000590                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_msg_count         2414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_buf_msgs     0.000683                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_avg_stall_time     0.275891                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_msg_count         2102                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_buf_msgs     0.000616                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_stall_time        25308                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_avg_stall_time    12.039962                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7.m_msg_count         2238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7.m_buf_msgs     0.000633                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.acc_link_utilization        11862                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.link_utilization     0.431762                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_count         4516                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_bytes       189792                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_data_msg_bytes       153664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_bw_sat_cy         9604                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Request_Control::2         2088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Request_Control::2        16704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Response_Data::1         2401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Response_Data::1       172872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.acc_link_utilization        11733                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.link_utilization     0.427066                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_count         6754                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_bytes       187728                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_data_msg_bytes       133696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_wait_time        25974                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_bw_sat_cy         8358                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_msg_wait_time     3.845721                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Control::0         2414                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Control::0        19312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Data::1         2089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Data::1       150408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Control::1           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Control::2         2238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Control::1          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Control::2        17904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_msg_count         2390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_buf_msgs     0.000870                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_msg_count         2008                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_buf_msgs     0.000731                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_msg_count         2418                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_buf_msgs     0.000880                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_buf_msgs     0.000757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1.m_msg_count         2496                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1.m_buf_msgs     0.000909                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2.m_msg_count         2073                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2.m_buf_msgs     0.000755                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1.m_msg_count         2430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2.m_msg_count         2067                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2.m_buf_msgs     0.000752                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1.m_msg_count         2488                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1.m_buf_msgs     0.000906                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2.m_msg_count         2072                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2.m_buf_msgs     0.000754                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1.m_msg_count         2490                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1.m_buf_msgs     0.000906                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2.m_buf_msgs     0.000754                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1.m_msg_count         2493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1.m_buf_msgs     0.000907                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2.m_buf_msgs     0.000754                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1.m_msg_count         2479                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1.m_buf_msgs     0.000902                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2.m_msg_count         2063                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2.m_buf_msgs     0.000751                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_msg_count         2423                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_buf_msgs     0.000882                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_msg_count         2431                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_buf_msgs     0.000885                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1.m_msg_count         2430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2.m_buf_msgs     0.000760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2.m_msg_count         2088                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2.m_buf_msgs     0.000760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.percent_links_utilized     0.903423                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Control::0        33994                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Control::0       271952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Request_Control::2        32761                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Request_Control::2       262088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Data::1         5283                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Data::1       380376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::1          175                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::2        33252                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::1         1400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::2       266016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_msg_count        33462                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_buf_msgs     0.009461                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_avg_stall_time     0.009952                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_msg_count          320                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_msg_count         2390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_buf_msgs     0.000676                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_msg_count         2008                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_buf_msgs     0.000568                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_msg_count        33038                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_buf_msgs     0.009341                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_msg_count          676                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_buf_msgs     0.000191                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_msg_count         2748                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_buf_msgs     0.000779                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_stall_time         2331                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_avg_stall_time     0.848253                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_msg_count        30967                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_buf_msgs     0.008755                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.acc_link_utilization        35214                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.link_utilization     1.281745                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_count        66820                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_bytes       563424                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_data_msg_bytes        28864                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_bw_sat_cy         1805                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_msg_wait_time     0.004984                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Control::0        33318                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Control::0       266544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Data::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Data::1        23040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Control::2        33038                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Control::2       264304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.acc_link_utilization 27567.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.link_utilization     1.003422                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_count        34391                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_bytes       441080                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_data_msg_bytes       165952                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_wait_time         2331                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_bw_sat_cy        10374                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_msg_wait_time     0.067779                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Control::0          676                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Control::0         5408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Request_Control::2        30753                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Request_Control::2       246024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Data::1         2593                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Data::1       186696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::1          155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::2          214                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::1         1240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::2         1712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.acc_link_utilization        11679                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.link_utilization     0.425101                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_count         4398                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_bytes       186864                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_data_msg_bytes       151680                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_bw_sat_cy         9480                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_useful_bandwidth         0.15                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Request_Control::2         2008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Request_Control::2        16064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Data::1         2370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Data::1       170640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Control::1           20                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Control::1          160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.percent_links_utilized     0.352049                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Control::0         3363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Control::0        26904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Request_Control::2         2237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Request_Control::2        17896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Data::1         5367                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Data::1       386424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::1          233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::2         2708                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::1         1864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::2        21664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_msg_count          822                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_buf_msgs     0.000232                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_msg_count          390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_msg_count         2418                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_buf_msgs     0.000684                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_buf_msgs     0.000588                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_msg_count          484                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_msg_count         2681                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_avg_stall_time     0.372622                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_msg_count         2792                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_buf_msgs     0.000792                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_stall_time         2997                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_avg_stall_time     1.073424                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_msg_count         2382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_buf_msgs     0.000673                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.acc_link_utilization         2932                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.link_utilization     0.106721                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_count         1696                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_bytes        46912                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_data_msg_bytes        33344                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_bw_sat_cy         2084                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Control::0          682                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Control::0         5456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Data::1          390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Data::1        28080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Control::2          484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Control::2         3872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.acc_link_utilization 14263.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.link_utilization     0.519173                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_count         7855                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_bytes       228216                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_data_msg_bytes       165376                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_wait_time         3996                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_bw_sat_cy        10336                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_msg_wait_time     0.508721                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Control::0         2681                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Control::0        21448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Request_Control::2          158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Request_Control::2         1264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Data::1         2584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Data::1       186048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::1          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::2         2224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::1         1664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::2        17792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.acc_link_utilization 11820.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.link_utilization     0.430251                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_count         4497                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_bytes       189128                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_data_msg_bytes       153152                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_bw_sat_cy         9572                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Request_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Request_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Data::1         2393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Data::1       172296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.percent_links_utilized     0.359365                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Control::0         3458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Control::0        27664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Request_Control::2         2152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Request_Control::2        17216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Data::1         5484                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Data::1       394848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::1          231                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::2         2662                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::1         1848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::2        21296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Data::0          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Data::0        10944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_msg_count          883                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_buf_msgs     0.000250                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_msg_count          338                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_msg_count         2496                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_buf_msgs     0.000706                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_avg_stall_time     0.133413                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12.m_msg_count         2073                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12.m_buf_msgs     0.000586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_msg_count          409                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_buf_msgs     0.000116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_msg_count         2738                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_buf_msgs     0.000775                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_avg_stall_time     0.364865                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_msg_count         2881                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_buf_msgs     0.000816                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_avg_stall_time     0.693509                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_msg_count         2332                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_buf_msgs     0.000659                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.acc_link_utilization         2775                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.link_utilization     0.101006                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_count         1630                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_bytes        44400                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_data_msg_bytes        31360                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_bw_sat_cy         1960                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Control::0          720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Control::0         5760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Data::1          338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Data::1        24336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Control::2          409                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Control::2         3272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Data::0          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Data::0        10944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.acc_link_utilization 14715.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.link_utilization     0.535626                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_count         7951                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_bytes       235448                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_data_msg_bytes       171840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_wait_time         2997                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_bw_sat_cy        10742                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_msg_wait_time     0.376934                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Control::0         2738                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Control::0        21904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Request_Control::2           79                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Request_Control::2          632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Data::1         2685                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Data::1       193320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Control::1          196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Control::2         2253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Control::1         1568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Control::2        18024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.acc_link_utilization 12128.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.link_utilization     0.441462                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_count         4569                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_bytes       194056                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_data_msg_bytes       157504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_bw_sat_cy         9844                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_msg_wait_time     0.072882                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Request_Control::2         2073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Request_Control::2        16584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Response_Data::1         2461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Response_Data::1       177192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.percent_links_utilized     0.347468                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Control::0         3279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Control::0        26232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Request_Control::2         2095                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Request_Control::2        16760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Data::1         5324                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Data::1       383328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::1          187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::2         2564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::1         1496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::2        20512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Data::0          136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Data::0         9792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_msg_count          751                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_buf_msgs     0.000212                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_msg_count          301                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_msg_count         2430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_buf_msgs     0.000687                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_avg_stall_time     0.137037                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12.m_msg_count         2067                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12.m_buf_msgs     0.000584                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_msg_count          338                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_msg_count         2676                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_buf_msgs     0.000759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_avg_stall_time     0.995516                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_msg_count         2780                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_buf_msgs     0.000791                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_stall_time         6327                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_avg_stall_time     2.275899                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_msg_count         2254                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_buf_msgs     0.000637                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.acc_link_utilization         2443                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.link_utilization     0.088922                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_count         1390                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_bytes        39088                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_data_msg_bytes        27968                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_bw_sat_cy         1748                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Control::0          603                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Control::0         4824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Data::1          301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Data::1        21672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Control::2          338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Control::2         2704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Data::0          136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Data::0         9792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.acc_link_utilization        14347                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.link_utilization     0.522213                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_count         7710                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_bytes       229552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_data_msg_bytes       167872                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_wait_time         8991                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_bw_sat_cy        10495                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_msg_wait_time     1.166148                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Control::0         2676                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Control::0        21408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Request_Control::2           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Request_Control::2          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Data::1         2623                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Data::1       188856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Control::1          157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Control::2         2226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Control::1         1256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Control::2        17808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.acc_link_utilization 11848.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.link_utilization     0.431270                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_count         4497                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_bytes       189576                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_data_msg_bytes       153600                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_bw_sat_cy         9600                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_msg_wait_time     0.074049                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Request_Control::2         2067                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Request_Control::2        16536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Response_Data::1         2400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Response_Data::1       172800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Response_Control::1           30                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Response_Control::1          240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.percent_links_utilized     0.359498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Control::0         3460                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Control::0        27680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Request_Control::2         2125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Request_Control::2        17000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Data::1         5499                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Data::1       395928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::1          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::2         2647                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::1         1664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::2        21176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Data::0          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Data::0        10512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_msg_count          860                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_msg_count          342                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_buf_msgs     0.000097                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_msg_count         2488                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_buf_msgs     0.000703                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12.m_msg_count         2072                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12.m_buf_msgs     0.000586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_msg_count          393                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_msg_count         2761                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_buf_msgs     0.000783                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_avg_stall_time     0.964868                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_msg_count         2877                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_avg_stall_time     0.694473                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_msg_count         2307                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_buf_msgs     0.000652                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.acc_link_utilization  2749.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.link_utilization     0.100078                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_count         1595                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_bytes        43992                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_data_msg_bytes        31232                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_bw_sat_cy         1952                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Control::0          699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Control::0         5592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Data::1          342                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Data::1        24624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Control::2          393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Control::2         3144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Data::0          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Data::0        10512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.acc_link_utilization 14744.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.link_utilization     0.536681                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_count         7945                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_bytes       235912                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_data_msg_bytes       172352                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_wait_time         4662                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_bw_sat_cy        10774                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_msg_wait_time     0.586784                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Control::0         2761                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Control::0        22088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Request_Control::2           53                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Request_Control::2          424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Data::1         2693                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Data::1       193896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Control::1          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Control::2         2254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Control::1         1472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Control::2        18032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.acc_link_utilization        12136                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.link_utilization     0.441735                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_count         4560                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_bytes       194176                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_data_msg_bytes       157696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_bw_sat_cy         9856                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Request_Control::2         2072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Request_Control::2        16576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Response_Data::1         2464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Response_Data::1       177408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.percent_links_utilized     0.359274                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Control::0         3441                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Control::0        27528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Request_Control::2         2102                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Request_Control::2        16816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Data::1         5491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Data::1       395352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::1          207                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::2         2629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::1         1656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::2        21032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Data::0          157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Data::0        11304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_msg_count          840                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_buf_msgs     0.000237                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_msg_count          341                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_msg_count         2490                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_buf_msgs     0.000704                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_avg_stall_time     0.133735                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12.m_buf_msgs     0.000586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_msg_count          375                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_msg_count         2770                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_buf_msgs     0.000785                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_avg_stall_time     0.601083                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_msg_count         2867                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_buf_msgs     0.000811                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_avg_stall_time     0.232299                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_msg_count         2285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_buf_msgs     0.000646                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.acc_link_utilization         2770                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.link_utilization     0.100825                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_count         1556                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_bytes        44320                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_data_msg_bytes        31872                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_bw_sat_cy         1992                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Control::0          671                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Control::0         5368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Data::1          341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Data::1        24552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Control::2          375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Control::2         3000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Data::0          157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Data::0        11304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.acc_link_utilization        14701                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.link_utilization     0.535098                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_count         7922                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_bytes       235216                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_data_msg_bytes       171840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_wait_time         2331                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_bw_sat_cy        10740                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_msg_wait_time     0.294244                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Control::0         2770                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Control::0        22160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Request_Control::2           31                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Request_Control::2          248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Data::1         2685                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Data::1       193320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Control::1          182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Control::2         2254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Control::1         1456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Control::2        18032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.acc_link_utilization 12140.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.link_utilization     0.441899                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_count         4561                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_bytes       194248                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_data_msg_bytes       157760                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_bw_sat_cy         9860                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_msg_wait_time     0.073010                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Response_Data::1         2465                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Response_Data::1       177480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.percent_links_utilized     0.360602                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Control::0         3482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Control::0        27856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Request_Control::2         2126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Request_Control::2        17008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Data::1         5531                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Data::1       398232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::1          195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::2         2637                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::1         1560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::2        21096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_msg_count          862                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_buf_msgs     0.000244                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_msg_count          351                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_buf_msgs     0.000099                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_msg_count         2493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_buf_msgs     0.000705                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_avg_stall_time     0.267148                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12.m_msg_count         2071                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12.m_buf_msgs     0.000586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_msg_count          383                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_msg_count         2763                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_buf_msgs     0.000784                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_stall_time         2997                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_avg_stall_time     1.084691                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_msg_count         2882                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_buf_msgs     0.000815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_msg_count         2309                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_buf_msgs     0.000653                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.acc_link_utilization         2742                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.link_utilization     0.099805                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_count         1596                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_bytes        43872                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_data_msg_bytes        31104                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_bw_sat_cy         1944                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Control::0          719                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Control::0         5752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Data::1          351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Data::1        25272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Control::2          383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Control::2         3064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.acc_link_utilization        14821                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.link_utilization     0.539466                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_count         7954                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_bytes       237136                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_data_msg_bytes       173504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_wait_time         2997                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_bw_sat_cy        10844                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_msg_wait_time     0.376792                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Control::0         2763                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Control::0        22104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Request_Control::2           55                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Request_Control::2          440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Data::1         2711                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Data::1       195192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Control::1          171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Control::2         2254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Control::1         1368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Control::2        18032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.acc_link_utilization        12158                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.link_utilization     0.442536                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_count         4564                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_bytes       194528                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_data_msg_bytes       158016                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_wait_time          666                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_bw_sat_cy         9877                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_msg_wait_time     0.145925                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Response_Data::1         2469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Response_Data::1       177768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.percent_links_utilized     0.356004                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Control::0         3415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Control::0        27320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Request_Control::2         2090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Request_Control::2        16720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Data::1         5474                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Data::1       394128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::1          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::2         2599                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::1         1344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::2        20792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Data::0          126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Data::0         9072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_msg_count          808                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_buf_msgs     0.000228                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_msg_count          330                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_buf_msgs     0.000093                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_msg_count         2479                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_buf_msgs     0.000701                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12.m_msg_count         2063                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12.m_buf_msgs     0.000583                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_msg_count          349                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_buf_msgs     0.000099                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_msg_count         2745                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_buf_msgs     0.000779                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_avg_stall_time     1.334426                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_msg_count         2833                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_buf_msgs     0.000801                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_msg_count         2277                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_buf_msgs     0.000644                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.acc_link_utilization  2567.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.link_utilization     0.093454                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_count         1487                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_bytes        41080                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_data_msg_bytes        29184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_bw_sat_cy         1824                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Control::0          670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Control::0         5360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Data::1          330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Data::1        23760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Control::2          349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Control::2         2792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Data::0          126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Data::0         9072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.acc_link_utilization 14659.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.link_utilization     0.533587                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_count         7855                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_bytes       234552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_data_msg_bytes       171712                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_wait_time         3663                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_bw_sat_cy        10732                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_msg_wait_time     0.466327                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Control::0         2745                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Control::0        21960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Request_Control::2           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Request_Control::2          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Data::1         2683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Data::1       193176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Control::1          150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Control::2         2250                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Control::1         1200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Control::2        18000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.acc_link_utilization        12115                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.link_utilization     0.440971                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_count         4542                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_bytes       193840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_data_msg_bytes       157504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_bw_sat_cy         9845                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Request_Control::2         2063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Request_Control::2        16504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Response_Data::1         2461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Response_Data::1       177192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Response_Control::1           18                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Response_Control::1          144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.percent_links_utilized     0.353802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Control::0         3360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Control::0        26880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Request_Control::2         2165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Request_Control::2        17320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Data::1         5413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Data::1       389736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::1          206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::2         2645                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::1         1648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::2        21160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_msg_count          803                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_buf_msgs     0.000227                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_msg_count          374                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_msg_count         2423                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_buf_msgs     0.000685                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_msg_count          423                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_buf_msgs     0.000120                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_msg_count         2705                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_buf_msgs     0.000766                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_avg_stall_time     0.738632                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_msg_count         2822                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_buf_msgs     0.000800                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_stall_time         2331                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_avg_stall_time     0.826010                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_msg_count         2302                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_buf_msgs     0.000651                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.acc_link_utilization         2836                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.link_utilization     0.103227                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_count         1600                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_bytes        45376                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_data_msg_bytes        32576                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_bw_sat_cy         2036                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Control::0          655                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Control::0         5240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Data::1          374                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Data::1        26928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Control::2          423                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Control::2         3384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.acc_link_utilization 14474.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.link_utilization     0.526854                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_count         7829                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_bytes       231592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_data_msg_bytes       168960                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_wait_time         4329                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_bw_sat_cy        10560                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_msg_wait_time     0.552944                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Control::0         2705                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Control::0        21640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Request_Control::2           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Request_Control::2          640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Data::1         2640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Data::1       190080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::1          182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::2         2222                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::1         1456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::2        17776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.acc_link_utilization        11850                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.link_utilization     0.431325                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_count         4508                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_bytes       189600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_data_msg_bytes       153536                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_bw_sat_cy         9596                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Data::1         2399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Data::1       172728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.percent_links_utilized     0.356416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Control::0         3380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Control::0        27040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Request_Control::2         2139                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Request_Control::2        17112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Data::1         5443                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Data::1       391896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::1          212                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::2         2638                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::1         1696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::2        21104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Data::0          154                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Data::0        11088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_msg_count          841                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_msg_count          358                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_buf_msgs     0.000101                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_msg_count          412                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_buf_msgs     0.000116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_msg_count         2703                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_buf_msgs     0.000765                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_avg_stall_time     0.246393                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_msg_count         2871                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_buf_msgs     0.000813                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_avg_stall_time     0.579937                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_msg_count         2280                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_buf_msgs     0.000645                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.acc_link_utilization  2853.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.link_utilization     0.103864                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_count         1611                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_bytes        45656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_data_msg_bytes        32768                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_bw_sat_cy         2048                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Control::0          677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Control::0         5416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Data::1          358                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Data::1        25776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Control::2          412                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Control::2         3296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Data::0          154                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Data::0        11088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.acc_link_utilization        14667                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.link_utilization     0.533860                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_count         7854                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_bytes       234672                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_data_msg_bytes       171840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_wait_time         2331                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_bw_sat_cy        10740                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_msg_wait_time     0.296791                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Control::0         2703                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Control::0        21624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Request_Control::2           54                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Request_Control::2          432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Data::1         2685                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Data::1       193320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::1          186                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::2         2226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::1         1488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::2        17808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.acc_link_utilization 11855.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.link_utilization     0.431525                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_count         4511                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_bytes       189688                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_data_msg_bytes       153600                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_bw_sat_cy         9600                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Data::1         2400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Data::1       172800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Control::1           26                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Control::1          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.percent_links_utilized     0.360760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Control::0         3447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Control::0        27576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Request_Control::2         2146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Request_Control::2        17168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Data::1         5496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Data::1       395712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::1          228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::2         2667                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::1         1824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::2        21336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Data::0          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Data::0        12024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_msg_count          906                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_buf_msgs     0.000256                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_msg_count          362                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_msg_count         2086                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_buf_msgs     0.000590                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_msg_count          441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_buf_msgs     0.000125                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_msg_count         2721                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_buf_msgs     0.000770                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_avg_stall_time     0.367144                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_msg_count         2934                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_buf_msgs     0.000833                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_stall_time         4662                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_avg_stall_time     1.588957                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_msg_count         2286                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_buf_msgs     0.000646                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.acc_link_utilization  2970.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.link_utilization     0.108122                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_count         1709                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_bytes        47528                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_data_msg_bytes        33856                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_bw_sat_cy         2116                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Control::0          726                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Control::0         5808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Data::1          362                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Data::1        26064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Control::2          441                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Control::2         3528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Data::0          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Data::0        12024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.acc_link_utilization 14890.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.link_utilization     0.541995                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_count         7941                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_bytes       238248                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_data_msg_bytes       174720                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_wait_time         5661                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_bw_sat_cy        10920                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_msg_wait_time     0.712883                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Control::0         2721                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Control::0        21768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Request_Control::2           60                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Request_Control::2          480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Data::1         2730                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Data::1       196560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::1          204                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::2         2226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::1         1632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::2        17808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.acc_link_utilization        11873                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.link_utilization     0.432162                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_count         4514                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_bytes       189968                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_data_msg_bytes       153856                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_bw_sat_cy         9616                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Data::1         2404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Data::1       173088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.percent_links_utilized     0.363805                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Control::0         3520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Control::0        28160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Request_Control::2         2199                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Request_Control::2        17592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Data::1         5543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Data::1       399096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::1          237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::2         2708                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::1         1896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::2        21664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Data::0          156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Data::0        11232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_msg_count          963                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_buf_msgs     0.000272                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_msg_count          401                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_buf_msgs     0.000113                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_msg_count          487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_msg_count         2728                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_buf_msgs     0.000771                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_msg_count         2953                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_buf_msgs     0.000836                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_avg_stall_time     0.451067                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_msg_count         2335                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_buf_msgs     0.000660                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.acc_link_utilization  3153.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.link_utilization     0.114783                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_count         1851                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_bytes        50456                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_data_msg_bytes        35648                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_bw_sat_cy         2228                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Control::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Control::0         6336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Data::1          401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Data::1        28872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Control::2          487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Control::2         3896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Data::0          156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Data::0        11232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.acc_link_utilization        14972                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.link_utilization     0.544962                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_count         8016                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_bytes       239552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_data_msg_bytes       175424                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_wait_time         1332                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_bw_sat_cy        10964                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_msg_wait_time     0.166168                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Control::0         2728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Control::0        21824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Request_Control::2          114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Request_Control::2          912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Data::1         2741                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Data::1       197352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::1          212                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::2         2221                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::1         1696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::2        17768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.acc_link_utilization 11859.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.link_utilization     0.431671                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_count         4511                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_bytes       189752                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_data_msg_bytes       153664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_bw_sat_cy         9604                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Data::1         2401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Data::1       172872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.percent_links_utilized     0.361816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Control::0         3483                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Control::0        27864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Request_Control::2         2131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Request_Control::2        17048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Data::1         5532                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Data::1       398304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::1          210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::2         2624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::1         1680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::2        20992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Data::0          155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Data::0        11160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_msg_count          928                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_msg_count          354                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_buf_msgs     0.000100                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_msg_count         2431                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_buf_msgs     0.000690                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_stall_time         2997                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_avg_stall_time     1.232826                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_msg_count          397                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_buf_msgs     0.000112                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_msg_count         2721                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_buf_msgs     0.000769                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_msg_count         2957                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_buf_msgs     0.000837                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_avg_stall_time     0.563071                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_msg_count         2273                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_buf_msgs     0.000643                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.acc_link_utilization  2875.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.link_utilization     0.104665                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_count         1679                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_bytes        46008                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_data_msg_bytes        32576                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_bw_sat_cy         2036                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Control::0          762                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Control::0         6096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Data::1          354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Data::1        25488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Control::2          397                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Control::2         3176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Data::0          155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Data::0        11160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.acc_link_utilization 15071.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.link_utilization     0.548584                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_count         7951                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_bytes       241144                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_data_msg_bytes       177536                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_wait_time         1665                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_bw_sat_cy        11096                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_msg_wait_time     0.209408                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Control::0         2721                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Control::0        21768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Request_Control::2           46                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Request_Control::2          368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Data::1         2774                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Data::1       199728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::1          183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::2         2227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::1         1464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::2        17816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.acc_link_utilization        11874                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.link_utilization     0.432199                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_count         4516                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_bytes       189984                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_data_msg_bytes       153856                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_wait_time         2997                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_bw_sat_cy         9617                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_msg_wait_time     0.663640                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Data::1         2404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Data::1       173088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.percent_links_utilized     0.351278                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Control::0         3334                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Control::0        26672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Request_Control::2         2136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Request_Control::2        17088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Data::1         5379                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Data::1       387288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::1          189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::2         2617                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::1         1512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::2        20936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Data::0          134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Data::0         9648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_msg_count          776                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_msg_count          331                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_buf_msgs     0.000094                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_buf_msgs     0.000687                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_avg_stall_time     0.137150                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_msg_count         2085                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_buf_msgs     0.000589                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_msg_count          390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_msg_count         2704                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_buf_msgs     0.000766                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_avg_stall_time     0.492604                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_msg_count         2809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_buf_msgs     0.000798                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_stall_time         4329                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_avg_stall_time     1.541118                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_msg_count         2278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_buf_msgs     0.000644                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.acc_link_utilization  2608.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.link_utilization     0.094946                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_count         1497                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_bytes        41736                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_data_msg_bytes        29760                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_bw_sat_cy         1860                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Control::0          630                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Control::0         5040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Data::1          331                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Data::1        23832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Control::2          390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Control::2         3120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Data::0          134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Data::0         9648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.acc_link_utilization 14483.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.link_utilization     0.527181                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_count         7791                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_bytes       231736                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_data_msg_bytes       169408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_wait_time         5661                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_bw_sat_cy        10588                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_msg_wait_time     0.726608                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Control::0         2704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Control::0        21632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Request_Control::2           51                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Request_Control::2          408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Data::1         2647                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Data::1       190584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::1          162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::2         2227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::1         1296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::2        17816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.acc_link_utilization 11860.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.link_utilization     0.431707                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_count         4513                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_bytes       189768                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_data_msg_bytes       153664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_bw_sat_cy         9604                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_msg_wait_time     0.073787                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Request_Control::2         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Request_Control::2        16680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Data::1         2401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Data::1       172872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.percent_links_utilized     0.353383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Control::0         3363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Control::0        26904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Request_Control::2         2133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Request_Control::2        17064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Data::1         5412                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Data::1       389664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::1          189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::2         2614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::1         1512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::2        20912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Data::0          137                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Data::0         9864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_msg_count          809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_buf_msgs     0.000229                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_msg_count          327                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_msg_count         2430                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_buf_msgs     0.000688                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_avg_stall_time     0.411111                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12.m_buf_msgs     0.000590                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_msg_count          388                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_msg_count         2703                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_buf_msgs     0.000765                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_avg_stall_time     0.369589                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_msg_count         2844                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_buf_msgs     0.000804                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_avg_stall_time     0.117089                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_msg_count         2272                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_buf_msgs     0.000642                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.acc_link_utilization         2618                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.link_utilization     0.095292                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_count         1524                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_bytes        41888                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_data_msg_bytes        29696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_bw_sat_cy         1856                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Control::0          660                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Control::0         5280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Data::1          327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Data::1        23544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Control::2          388                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Control::2         3104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Data::0          137                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Data::0         9864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.acc_link_utilization 14629.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.link_utilization     0.532495                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_count         7819                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_bytes       234072                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_data_msg_bytes       171520                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_wait_time         1332                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_bw_sat_cy        10720                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_msg_wait_time     0.170354                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_useful_bandwidth         0.17                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Control::0         2703                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Control::0        21624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Request_Control::2           46                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Request_Control::2          368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Data::1         2680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Data::1       192960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Control::1          164                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Control::2         2226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Control::1         1312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Control::2        17808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.acc_link_utilization 11878.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.link_utilization     0.432362                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_count         4517                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_bytes       190056                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_data_msg_bytes       153920                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_bw_sat_cy         9620                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_msg_wait_time     0.221164                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Response_Data::1         2405                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Response_Data::1       173160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.percent_links_utilized     0.355761                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Control::0         3390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Control::0        27120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Request_Control::2         2139                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Request_Control::2        17112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Data::1         5455                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Data::1       392760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::1          188                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::2         2614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::1         1504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::2        20912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Data::0          134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Data::0         9648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_msg_count          840                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_buf_msgs     0.000237                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_msg_count          345                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_buf_msgs     0.000098                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_msg_count         2428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12.m_msg_count         2088                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12.m_buf_msgs     0.000590                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_msg_count          387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_msg_count         2696                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_buf_msgs     0.000762                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_msg_count         2870                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_avg_stall_time     0.928223                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_msg_count         2278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_buf_msgs     0.000644                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.acc_link_utilization         2702                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.link_utilization     0.098349                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_count         1572                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_bytes        43232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_data_msg_bytes        30656                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_bw_sat_cy         1916                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Control::0          694                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Control::0         5552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Data::1          345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Data::1        24840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Control::2          387                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Control::2         3096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Data::0          134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Data::0         9648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.acc_link_utilization        14758                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.link_utilization     0.537173                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_count         7844                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_bytes       236128                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_data_msg_bytes       173376                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_wait_time         2664                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_bw_sat_cy        10836                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_msg_wait_time     0.339623                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Control::0         2696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Control::0        21568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Request_Control::2           51                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Request_Control::2          408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Data::1         2709                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Data::1       195048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Control::1          161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Control::2         2227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Control::1         1288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Control::2        17816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.acc_link_utilization        11862                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.link_utilization     0.431762                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_count         4516                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_bytes       189792                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_data_msg_bytes       153664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_bw_sat_cy         9604                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_bandwidth         0.19                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Request_Control::2         2088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Request_Control::2        16704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Response_Data::1         2401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Response_Data::1       172872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_msg_count          453                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_buf_msgs     0.001649                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_msg_count         2384                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_buf_msgs     0.008677                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_msg_count        30967                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_buf_msgs     0.112716                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_msg_count         2460                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_buf_msgs     0.008954                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_msg_count         2447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_buf_msgs     0.008907                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_msg_count         2382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_buf_msgs     0.008670                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_msg_count         2505                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_buf_msgs     0.009118                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_msg_count         2513                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_buf_msgs     0.009147                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_msg_count         2332                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_buf_msgs     0.008488                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_msg_count         2441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_buf_msgs     0.008885                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_msg_count         2399                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_buf_msgs     0.008732                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_msg_count         2254                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_buf_msgs     0.008204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_msg_count         2517                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_buf_msgs     0.009162                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_msg_count         2492                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_buf_msgs     0.009071                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_msg_count         2307                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_buf_msgs     0.008397                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_msg_count         2528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_buf_msgs     0.009202                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_msg_count         2489                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_buf_msgs     0.009060                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_msg_count         2285                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_buf_msgs     0.008317                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_msg_count         2523                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_buf_msgs     0.009183                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_msg_count         2512                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_buf_msgs     0.009143                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_msg_count         2309                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_buf_msgs     0.008404                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_msg_count         2516                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_buf_msgs     0.009158                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_msg_count         2472                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_buf_msgs     0.008998                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_msg_count         2277                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_buf_msgs     0.008288                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_msg_count         2473                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_buf_msgs     0.009001                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_msg_count         2453                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_buf_msgs     0.008929                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_msg_count         2302                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_buf_msgs     0.008379                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_msg_count         2476                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_buf_msgs     0.009012                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_msg_count         2504                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_buf_msgs     0.009114                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_msg_count         2280                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_buf_msgs     0.008299                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_msg_count         2491                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_buf_msgs     0.009067                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_msg_count         2562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_buf_msgs     0.009325                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_msg_count         2286                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_buf_msgs     0.008321                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_msg_count         2489                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_buf_msgs     0.009060                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_msg_count         2567                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_buf_msgs     0.009344                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_msg_count         2335                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_buf_msgs     0.008499                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_msg_count         2475                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_buf_msgs     0.009009                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_msg_count         2563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_buf_msgs     0.009329                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_msg_count         2273                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_buf_msgs     0.008273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_msg_count         2474                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_buf_msgs     0.009005                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_msg_count         2442                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_buf_msgs     0.008889                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_msg_count         2278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_buf_msgs     0.008292                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_msg_count         2471                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_buf_msgs     0.008994                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_msg_count         2475                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_buf_msgs     0.009009                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_msg_count         2272                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_buf_msgs     0.008270                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_msg_count         2469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_buf_msgs     0.008987                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_msg_count         2509                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_buf_msgs     0.009132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_msg_count         2278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_buf_msgs     0.008292                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.percent_links_utilized     0.583199                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Control::0        46289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Control::0       370312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Request_Control::2        31728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Request_Control::2       253824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Data::1        48684                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Data::1      3505248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::1         2946                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::2        36927                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::1        23568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::2       295416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Data::0         2286                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Data::0       164592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Control::0          190                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Control::0         1520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_msg_count         7315                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_buf_msgs     0.002091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_stall_time        27306                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_avg_stall_time     3.732878                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_msg_count        31472                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_buf_msgs     0.009055                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_stall_time       185148                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_avg_stall_time     5.882944                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_msg_count         2686                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_buf_msgs     0.000771                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_stall_time        13653                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_avg_stall_time     5.083023                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_msg_count        31101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_buf_msgs     0.008793                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_msg_count          802                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_buf_msgs     0.000378                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_stall_time       177822                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_avg_stall_time   221.723192                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_msg_count         2788                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_buf_msgs     0.000801                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_stall_time        15318                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_avg_stall_time     5.494261                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_msg_count         2544                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_buf_msgs     0.000719                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_msg_count          537                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_msg_count          782                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_buf_msgs     0.000374                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_stall_time       179820                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_avg_stall_time   229.948849                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_msg_count         2777                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_buf_msgs     0.000804                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_stall_time        21978                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_avg_stall_time     7.914296                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_msg_count         2490                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_buf_msgs     0.000704                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_msg_count          819                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_buf_msgs     0.000409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_stall_time       208458                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_avg_stall_time   254.527473                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_msg_count         2762                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_buf_msgs     0.000803                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_stall_time        25641                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_avg_stall_time     9.283490                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_msg_count         2480                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_buf_msgs     0.000701                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_msg_count          882                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_buf_msgs     0.000439                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_stall_time       223776                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_avg_stall_time   253.714286                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_msg_count         2767                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_buf_msgs     0.000798                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_stall_time        18648                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_avg_stall_time     6.739429                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_msg_count         2511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_buf_msgs     0.000710                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_msg_count          936                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_buf_msgs     0.000442                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_stall_time       208458                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_avg_stall_time   222.711538                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_msg_count         2803                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_buf_msgs     0.000812                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_stall_time        22644                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_avg_stall_time     8.078487                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_msg_count         2553                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_buf_msgs     0.000722                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_msg_count          900                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_buf_msgs     0.000433                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_stall_time       209790                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_avg_stall_time   233.100000                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_msg_count         2759                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_buf_msgs     0.000794                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_stall_time        16983                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_avg_stall_time     6.155491                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_msg_count         2468                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_buf_msgs     0.000698                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_msg_count          756                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_buf_msgs     0.000366                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_stall_time       179820                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_avg_stall_time   237.857143                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_msg_count         2741                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_buf_msgs     0.000789                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_stall_time        16983                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_avg_stall_time     6.195914                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_msg_count         2463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_buf_msgs     0.000696                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_msg_count         4966                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_buf_msgs     0.001404                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_msg_count          787                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_buf_msgs     0.000378                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_stall_time       183483                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_avg_stall_time   233.142313                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_msg_count         2737                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_buf_msgs     0.000792                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_stall_time        21978                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_avg_stall_time     8.029960                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_msg_count         2463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_buf_msgs     0.000696                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_msg_count          817                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_buf_msgs     0.000383                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_stall_time       178488                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_avg_stall_time   218.467564                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_msg_count         2752                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_buf_msgs     0.000794                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_stall_time        18981                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_avg_stall_time     6.897166                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_msg_count         2463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_buf_msgs     0.000696                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_msg_count          854                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_buf_msgs     0.000414                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_stall_time       203796                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_avg_stall_time   238.637002                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_msg_count         2805                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_buf_msgs     0.000816                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_stall_time        27306                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_avg_stall_time     9.734759                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_msg_count         2462                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_buf_msgs     0.000696                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_msg_count          732                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_buf_msgs     0.000362                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_stall_time       182151                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_avg_stall_time   248.840164                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_msg_count         2713                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_buf_msgs     0.000786                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_stall_time        22644                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_avg_stall_time     8.346480                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_msg_count         2396                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_buf_msgs     0.000677                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_msg_count          834                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_buf_msgs     0.000407                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_stall_time       201798                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_avg_stall_time   241.964029                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_msg_count         2806                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_buf_msgs     0.000813                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_stall_time        22977                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_avg_stall_time     8.188525                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_msg_count         2451                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_buf_msgs     0.000693                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_msg_count          813                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_buf_msgs     0.000408                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_stall_time       209790                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_avg_stall_time   258.044280                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_msg_count         2807                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_buf_msgs     0.000816                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_stall_time        26640                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_avg_stall_time     9.490559                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_msg_count         2432                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_buf_msgs     0.000688                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_msg_count          833                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_buf_msgs     0.000388                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_stall_time       179820                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_avg_stall_time   215.870348                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_msg_count         2823                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_buf_msgs     0.000821                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_stall_time        26973                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_avg_stall_time     9.554729                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_msg_count         2441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_buf_msgs     0.000690                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_msg_count          780                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_buf_msgs     0.000366                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_stall_time       171495                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_avg_stall_time   219.865385                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_msg_count         2789                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_buf_msgs     0.000814                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_stall_time        30303                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_avg_stall_time    10.865185                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_msg_count         2400                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_buf_msgs     0.000679                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.acc_link_utilization        22982                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.link_utilization     0.836516                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_count         7852                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_bytes       367712                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_data_msg_bytes       304896                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_wait_time        27306                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_bw_sat_cy        19063                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_msg_wait_time     3.477585                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_bandwidth         0.37                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Request_Control::2          537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Request_Control::2         4296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Data::1         4764                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Data::1       343008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Control::1         2551                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Control::1        20408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.acc_link_utilization         2483                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.link_utilization     0.090378                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_count         4966                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_bytes        39728                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_count.Control::0         4966                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_bytes.Control::0        39728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.acc_link_utilization 43817.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.link_utilization     1.594902                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_count        65259                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_bytes       701080                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_data_msg_bytes       179008                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_wait_time       198801                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_bw_sat_cy        11192                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_msg_wait_time     3.046338                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Control::0        31328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Control::0       250624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Request_Control::2           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Request_Control::2          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Data::1         2666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Data::1       191952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::1           20                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::2        31059                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::1          160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::2       248472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.acc_link_utilization        14651                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.link_utilization     0.533278                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_count         6134                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_bytes       234416                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_data_msg_bytes       185344                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_wait_time       193140                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_bw_sat_cy        11587                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_msg_wait_time    31.486795                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Control::0          662                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Control::0         5296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Request_Control::2         2074                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Request_Control::2        16592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Data::1         2765                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Data::1       199080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::1           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::2          470                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::1          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::2         3760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.acc_link_utilization 14584.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.link_utilization     0.530857                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_count         6049                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_bytes       233352                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_data_msg_bytes       184960                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_wait_time       201798                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_bw_sat_cy        11564                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_msg_wait_time    33.360555                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Control::0          634                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Control::0         5072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Data::1         2755                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Data::1       198360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::1           22                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::2          409                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::1          176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::2         3272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.acc_link_utilization 14594.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.link_utilization     0.531221                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_count         6061                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_bytes       233512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_data_msg_bytes       185024                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_wait_time       234099                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_bw_sat_cy        11570                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_msg_wait_time    38.623824                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Control::0          655                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Control::0         5240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Data::1         2737                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Data::1       197064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::2          399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::2         3192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Data::0          154                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Data::0        11088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.acc_link_utilization        14724                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.link_utilization     0.535935                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_count         6160                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_bytes       235584                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_data_msg_bytes       186304                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_wait_time       242424                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_bw_sat_cy        11648                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_msg_wait_time    39.354545                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Control::0          702                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Control::0         5616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Request_Control::2         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Request_Control::2        16664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Data::1         2744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Data::1       197568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::1           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::2          428                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::1          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::2         3424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Data::0          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Data::0        12024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.acc_link_utilization        14890                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.link_utilization     0.541977                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_count         6292                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_bytes       238240                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_data_msg_bytes       187904                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_wait_time       231102                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_bw_sat_cy        11746                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_msg_wait_time    36.729498                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Control::0          765                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Control::0         6120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Data::1         2780                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Data::1       200160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::1           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::2          472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::1          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::2         3776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Data::0          156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Data::0        11232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.acc_link_utilization 14611.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.link_utilization     0.531840                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_count         6127                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_bytes       233784                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_data_msg_bytes       184768                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_wait_time       226773                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_bw_sat_cy        11553                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_msg_wait_time    37.012078                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Control::0          734                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Control::0         5872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Data::1         2732                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Data::1       196704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::2          386                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::2         3088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Data::0          155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Data::0        11160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.acc_link_utilization        14372                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.link_utilization     0.523123                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_count         5960                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_bytes       229952                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_data_msg_bytes       182272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_wait_time       196803                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_bw_sat_cy        11395                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_msg_wait_time    33.020638                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Control::0          610                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Control::0         4880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Request_Control::2         2084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Request_Control::2        16672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Data::1         2714                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Data::1       195408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::2          379                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::2         3032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Data::0          134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Data::0         9648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.acc_link_utilization 14389.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.link_utilization     0.523760                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_count         5987                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_bytes       230232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_data_msg_bytes       182336                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_wait_time       205461                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_bw_sat_cy        11399                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_msg_wait_time    34.317855                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Control::0          638                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Control::0         5104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Data::1         2712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Data::1       195264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Control::2          377                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Control::2         3016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Data::0          137                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Data::0         9864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.acc_link_utilization        14452                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.link_utilization     0.526035                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_count         6032                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_bytes       231232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_data_msg_bytes       182976                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_wait_time       197469                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_bw_sat_cy        11438                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_msg_wait_time    32.736903                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Control::0          671                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Control::0         5368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Data::1         2725                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Data::1       196200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Control::2          376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Control::2         3008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Data::0          134                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Data::0         9648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.acc_link_utilization 14752.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.link_utilization     0.536972                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_count         6121                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_bytes       236040                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_data_msg_bytes       187072                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_wait_time       231102                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_bw_sat_cy        11702                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_msg_wait_time    37.755595                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Control::0          691                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Control::0         5528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Request_Control::2         2068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Request_Control::2        16544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Data::1         2771                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Data::1       199512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Control::1           34                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Control::2          394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Control::1          272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Control::2         3152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Data::0          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Data::0        10944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.acc_link_utilization 14196.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.link_utilization     0.516735                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_count         5841                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_bytes       227144                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_data_msg_bytes       180416                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_wait_time       204795                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_bw_sat_cy        11280                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_msg_wait_time    35.061633                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Control::0          584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Control::0         4672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Request_Control::2         2067                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Request_Control::2        16536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Data::1         2683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Data::1       193176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Control::1           30                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Control::2          329                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Control::1          240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Control::2         2632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Data::0          136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Data::0         9792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.acc_link_utilization 14757.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.link_utilization     0.537154                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_count         6091                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_bytes       236120                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_data_msg_bytes       187392                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_wait_time       224775                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_bw_sat_cy        11720                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_msg_wait_time    36.902807                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Control::0          673                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Control::0         5384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Data::1         2782                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Data::1       200304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Control::2          380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Control::2         3040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Data::0          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Data::0        10512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.acc_link_utilization        14786                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.link_utilization     0.538192                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_count         6052                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_bytes       236576                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_data_msg_bytes       188160                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_wait_time       236430                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_bw_sat_cy        11766                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_msg_wait_time    39.066424                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Control::0          644                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Control::0         5152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Request_Control::2         2070                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Request_Control::2        16560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Data::1         2783                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Data::1       200376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Control::2          362                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Control::2         2896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Data::0          157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Data::0        11304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.acc_link_utilization 14788.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.link_utilization     0.538283                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_count         6097                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_bytes       236616                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_data_msg_bytes       187840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_wait_time       206793                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_bw_sat_cy        11745                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_msg_wait_time    33.917172                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Control::0          690                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Control::0         5520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Request_Control::2         2071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Request_Control::2        16568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Data::1         2800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Data::1       201600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Control::1           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Control::2          370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Control::1          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Control::2         2960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.acc_link_utilization 14572.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.link_utilization     0.530421                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_count         5969                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_bytes       233160                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_data_msg_bytes       185408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_wait_time       201798                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_bw_sat_cy        11595                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_msg_wait_time    33.807673                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Control::0          642                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Control::0         5136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Request_Control::2         2063                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Request_Control::2        16504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Data::1         2771                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Data::1       199512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Control::1           18                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Control::2          337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Control::1          144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Control::2         2696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Data::0          126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Data::0         9072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_msg_count        31108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_buf_msgs     0.113229                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_msg_count         2463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_buf_msgs     0.008965                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_msg_count        30933                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_buf_msgs     0.112592                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_msg_count          457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_buf_msgs     0.001663                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_msg_count         2567                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_buf_msgs     0.009344                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_msg_count         2389                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_buf_msgs     0.008696                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_msg_count          486                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_buf_msgs     0.001769                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_msg_count         2572                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_buf_msgs     0.009362                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_msg_count         2297                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_buf_msgs     0.008361                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_msg_count          351                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_buf_msgs     0.001278                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_msg_count         2478                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_buf_msgs     0.009020                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_msg_count         2227                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_buf_msgs     0.008106                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_msg_count          449                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_buf_msgs     0.001634                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_msg_count         2562                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_buf_msgs     0.009325                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_msg_count         2288                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_buf_msgs     0.008328                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_msg_count          435                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_buf_msgs     0.001583                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_msg_count         2565                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_buf_msgs     0.009336                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_msg_count         2270                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_buf_msgs     0.008263                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_msg_count          463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_buf_msgs     0.001685                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_msg_count         2583                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_buf_msgs     0.009402                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_msg_count         2282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_buf_msgs     0.008306                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_msg_count          419                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_buf_msgs     0.001525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_msg_count         2560                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_buf_msgs     0.009318                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_msg_count         2239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_buf_msgs     0.008150                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_msg_count          413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_buf_msgs     0.001503                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_msg_count         2545                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_buf_msgs     0.009263                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_msg_count         2326                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_buf_msgs     0.008466                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_msg_count          452                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_buf_msgs     0.001645                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_msg_count         2535                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_buf_msgs     0.009227                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_msg_count         2315                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_buf_msgs     0.008426                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_msg_count          510                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_buf_msgs     0.001856                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_msg_count         2537                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_buf_msgs     0.009234                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_msg_count         2345                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_buf_msgs     0.008536                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_msg_count          550                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_buf_msgs     0.002002                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_msg_count         2564                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_buf_msgs     0.009333                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_msg_count         2383                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_buf_msgs     0.008674                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_msg_count          506                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_buf_msgs     0.001842                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_msg_count         2513                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_buf_msgs     0.009147                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_msg_count         2300                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_buf_msgs     0.008372                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_msg_count          389                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_buf_msgs     0.001416                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_msg_count         2511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_buf_msgs     0.009140                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_msg_count         2300                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_buf_msgs     0.008372                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_msg_count          418                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_buf_msgs     0.001521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_msg_count         2505                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_buf_msgs     0.009118                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_msg_count         2299                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_buf_msgs     0.008368                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_msg_count          456                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_buf_msgs     0.001660                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_msg_count         2525                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_buf_msgs     0.009191                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_msg_count         2299                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_buf_msgs     0.008368                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples      1236.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000716172                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           2705                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   1236                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 1236                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.06                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             1236                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                893                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                264                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 64                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              79104                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         86465038.12023433                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                906742350                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                733610.32                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers        79104                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 86465038.120234325528                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers         1236                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers     29321819                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     23723.15                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers        79104                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        79104                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers         1236                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1236                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers     86465038                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     86465038                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers     86465038                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     86465038                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            1236                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           31                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           36                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           57                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          117                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           52                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           64                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           27                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           31                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           81                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           51                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16           61                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17           95                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18           92                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19          120                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20           45                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23           34                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25           32                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29           53                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31           35                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            7701707                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          4118352                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      29321819                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            6231.15                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      23723.15                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           1058                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        85.60                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          189                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   426.666667                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   256.617447                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   379.835575                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           45     23.81%     23.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           51     26.98%     50.79% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383            9      4.76%     55.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           11      5.82%     61.38% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            9      4.76%     66.14% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           17      8.99%     75.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            3      1.59%     76.72% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            4      2.12%     78.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           40     21.16%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          189                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        79104                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          86.465038                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.45                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.45                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          85.60                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 151259.472000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 267031.144800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 1678656.268800                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 79750954.852800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 60500887.960800                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 257373025.593600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 399721815.292800                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   436.918007                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    786690854                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     41300000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     88492412                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 149700.096000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 264278.246400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 1911802.972800                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 79750954.852800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 49711181.570400                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 266147770.291200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 397935688.029600                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   434.965671                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    813394769                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     41300000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     61907711                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          183308                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              2.336324                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.428023                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         201743                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded         2934                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued        187219                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          352                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        60579                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        71234                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved         1316                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples       155798                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     1.201678                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.974292                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0       101156     64.93%     64.93% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1        10196      6.54%     71.47% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2         9396      6.03%     77.50% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3         9943      6.38%     83.88% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4        10885      6.99%     90.87% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         6130      3.93%     94.81% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         3771      2.42%     97.23% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7         2982      1.91%     99.14% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8         1339      0.86%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total       155798                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu         1135     18.60%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            8      0.13%     18.73% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            7      0.11%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     18.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         2529     41.45%     60.29% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite         1767     28.96%     89.25% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead          442      7.24%     96.49% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite          214      3.51%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         5458      2.92%      2.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu       123662     66.05%     68.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult           46      0.02%     68.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv          112      0.06%     69.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          203      0.11%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu          134      0.07%     69.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     69.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt           60      0.03%     69.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          581      0.31%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     69.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        29325     15.66%     85.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite        23805     12.72%     97.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead         1447      0.77%     98.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         2386      1.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total       187219                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        1.021336                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               6102                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.032593                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       525914                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       258949                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses       178997                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads        10773                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites         7082                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses         4773                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses       182144                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses         5719                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         2359                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            230                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          27510                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles      2564040                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        34242                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        29854                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads        15099                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores        10829                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return         6032     27.17%     27.17% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect         6624     29.84%     57.01% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect           13      0.06%     57.07% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond         8648     38.96%     96.03% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond          661      2.98%     99.01% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.01% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          220      0.99%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total        22198                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return         2056     22.92%     22.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect         2648     29.52%     52.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect           13      0.14%     52.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond         3828     42.67%     95.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          302      3.37%     98.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     98.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          124      1.38%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total         8971                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            1      0.12%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          348     42.08%     42.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            1      0.12%     42.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond          405     48.97%     91.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond           57      6.89%     98.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     98.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           15      1.81%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total          827                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return         3974     30.06%     30.06% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect         3974     30.06%     60.12% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0      0.00%     60.12% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond         4816     36.43%     96.55% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          360      2.72%     99.27% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.27% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond           96      0.73%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total        13220                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          266     44.48%     44.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     44.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond          278     46.49%     90.97% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond           45      7.53%     98.49% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.49% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            9      1.51%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total          598                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget         6338     28.55%     28.55% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB         9712     43.75%     72.30% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS         6032     27.17%     99.48% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect          116      0.52%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total        22198                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch          779     94.20%     94.20% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return           47      5.68%     99.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            1      0.12%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total          827                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted         8648                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken         3301                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect          827                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          492                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted          781                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted           46                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups        22198                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates          764                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits        10507                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.473331                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          548                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          233                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits          116                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          117                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return         6032     27.17%     27.17% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect         6624     29.84%     57.01% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect           13      0.06%     57.07% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond         8648     38.96%     96.03% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond          661      2.98%     99.01% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.01% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          220      0.99%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total        22198                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return         6032     51.60%     51.60% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          490      4.19%     55.79% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect           13      0.11%     55.90% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         4853     41.51%     97.41% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond           83      0.71%     98.12% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     98.12% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          220      1.88%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total        11691                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          348     45.55%     45.55% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     45.55% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond          359     46.99%     92.54% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond           57      7.46%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total          764                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          348     45.55%     45.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     45.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond          359     46.99%     92.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond           57      7.46%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total          764                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          233                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits          116                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses          117                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords           16                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          249                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         8693                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         8693                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes         4717                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used         3974                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct         3974                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts        57653                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts          421                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples       146651                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.982332                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     2.175904                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0       109604     74.74%     74.74% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1         9999      6.82%     81.56% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2         5440      3.71%     85.27% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         6465      4.41%     89.67% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4         1964      1.34%     91.01% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5         1835      1.25%     92.26% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6         1267      0.86%     93.13% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7         1463      1.00%     94.13% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8         8614      5.87%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total       146651                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars         1078                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls         3974                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass         4042      2.81%      2.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        93657     65.01%     67.82% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult           32      0.02%     67.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv          112      0.08%     67.92% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          175      0.12%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu           32      0.02%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          495      0.34%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     68.41% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        23261     16.15%     84.55% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite        19572     13.59%     98.14% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead          832      0.58%     98.72% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite         1850      1.28%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total       144060                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples         8614                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        78460                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       144060                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        78460                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP       144060                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     2.336324                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.428023                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        45515                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts         3602                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts       137423                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        24093                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts        21422                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         4042      2.81%      2.81% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        93657     65.01%     67.82% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult           32      0.02%     67.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv          112      0.08%     67.92% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          175      0.12%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu           32      0.02%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          495      0.34%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     68.41% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        23261     16.15%     84.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        19572     13.59%     98.14% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead          832      0.58%     98.72% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite         1850      1.28%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       144060                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl        13220                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         9150                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl         4070                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         4816                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         8404                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall         3974                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn         3974                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        29162                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles        92476                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        28342                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles         4539                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         1279                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         9177                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          407                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       215966                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         1984                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts       184857                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches        17017                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        30137                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        25634                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     1.008450                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        38277                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        32086                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads         4462                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         2516                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       197192                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites       125667                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        55771                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        87979                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches        15860                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles       118820                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         3370                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines        22105                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          700                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples       155798                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.554468                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.898205                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0       115440     74.10%     74.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1         1989      1.28%     75.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2         3129      2.01%     77.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3         3783      2.43%     79.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         3087      1.98%     81.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         2871      1.84%     83.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6         2531      1.62%     85.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         3046      1.96%     87.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        19922     12.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total       155798                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts       133078                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.725980                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        22198                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.121097                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        35285                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         1279                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        47480                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles        11615                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       204677                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts           68                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        34242                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        29854                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          985                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents          386                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents        10715                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents          777                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect          397                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts          447                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit       184571                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount       183770                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst       113416                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst       178457                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       1.002520                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.635537                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads        12840                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads        10146                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation          777                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         8429                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        24093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     3.077533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev     6.333524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        23837     98.94%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19           10      0.04%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29           28      0.12%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39           98      0.41%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49           13      0.05%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59            5      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69           90      0.37%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79            1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139            1      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189            2      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199            1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229            4      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249            2      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        24093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        30137                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        25634                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          182                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses          198                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        22105                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          227                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions           28                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples           14                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean 60987855.857143                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::stdev 199151459.927408                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value       120879                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value    752033214                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total           14                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    324012330                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED    853829982                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         1279                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        31485                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        63619                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        30011                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles        29404                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       210481                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents         5624                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents           41                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents        22918                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       247002                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       594546                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       230364                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups         4977                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps       164472                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        82452                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts        26322                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          338281                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         412898                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        78460                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       144060                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          108                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         2370957                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi             32.686174                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.030594                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded         299611                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued        218913                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued            8                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined       183213                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined       341933                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved         6198                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples      2356793                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.092886                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     0.567562                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0      2275957     96.57%     96.57% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        23769      1.01%     97.58% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2        17059      0.72%     98.30% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3        12400      0.53%     98.83% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4        18797      0.80%     99.63% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5         6441      0.27%     99.90% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6          181      0.01%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7         2165      0.09%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8           24      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total      2356793                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           64      0.62%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%      0.62% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead         6135     59.61%     60.23% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite         4093     39.77%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass         4220      1.93%      1.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu       141084     64.45%     66.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult         4099      1.87%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            7      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd          132      0.06%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc          132      0.06%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead        52033     23.77%     92.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite        16936      7.74%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite          266      0.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total       218913                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.092331                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy              10292                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.047014                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads      2803591                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites       496587                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses       217929                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads         1328                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses          661                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses       224321                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses          664                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts          141                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled            120                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles          14164                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       819620                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads        80885                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores        25446                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads        57381                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores        16440                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return         6343     22.77%     22.77% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect         6298     22.61%     45.39% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           15      0.05%     45.44% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond        15079     54.14%     99.58% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond          116      0.42%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total        27851                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return         4212     22.20%     22.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect         4171     21.98%     44.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect           10      0.05%     44.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond        10485     55.26%     99.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           96      0.51%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total        18974                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            1      0.44%      0.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect           93     41.15%     41.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            5      2.21%     43.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond          100     44.25%     88.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           27     11.95%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total          226                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return         2131     24.01%     24.01% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect         2127     23.96%     47.97% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            5      0.06%     48.02% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond         4594     51.75%     99.77% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           20      0.23%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total         8877                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect           69     38.55%     38.55% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            5      2.79%     41.34% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           92     51.40%     92.74% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond           13      7.26%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total          179                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget         8749     31.41%     31.41% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB        12762     45.82%     77.24% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS         6340     22.76%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total        27851                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch          217     97.31%     97.31% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            5      2.24%     99.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            1      0.45%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total          223                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted        15079                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken         6648                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect          226                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss          144                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted          221                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups        27851                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates          215                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits        12813                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.460055                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted          182                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups           15                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           15                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return         6343     22.77%     22.77% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect         6298     22.61%     45.39% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           15      0.05%     45.44% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond        15079     54.14%     99.58% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond          116      0.42%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total        27851                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return         6343     42.18%     42.18% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect          132      0.88%     43.06% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           15      0.10%     43.16% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond         8504     56.55%     99.71% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           44      0.29%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total        15038                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect           93     43.26%     43.26% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     43.26% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           95     44.19%     87.44% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           27     12.56%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total          215                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect           93     43.26%     43.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     43.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           95     44.19%     87.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           27     12.56%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total          215                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords           20                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes        10525                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops        10524                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes         8393                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used         2131                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct         2131                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.commitSquashedInsts       183024                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts          121                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples      2333833                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.055184                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.498284                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0      2288867     98.07%     98.07% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1        16903      0.72%     98.80% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2        10607      0.45%     99.25% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3         4606      0.20%     99.45% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4          226      0.01%     99.46% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5         8276      0.35%     99.81% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           87      0.00%     99.82% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7           38      0.00%     99.82% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8         4223      0.18%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total      2333833                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass         2136      1.66%      1.66% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu        79996     62.11%     63.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult         2050      1.59%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            7      0.01%     65.37% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd          129      0.10%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc          129      0.10%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead        31323     24.32%     89.89% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite        12757      9.91%     99.80% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.80% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total       128791                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples         4223                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts        72537                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       128791                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP        72537                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP       128791                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi    32.686174                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.030594                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs        44342                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts       122172                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts        31325                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts        13017                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         2136      1.66%      1.66% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu        79996     62.11%     63.77% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult         2050      1.59%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.37% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd          129      0.10%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          129      0.10%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        31323     24.32%     89.89% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite        12757      9.91%     99.80% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.80% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       128791                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl         8877                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl         6741                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl         4594                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles        21361                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles      2286658                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles        33981                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles        12606                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles         2187                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved        12844                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred          121                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts       345400                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          626                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts       218772                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        13148                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts        52007                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts        17193                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.092272                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads        33696                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites        47116                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads          662                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites          397                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads       230664                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites       174912                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs        69200                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads        99522                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches        19102                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles      2316282                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles         4614                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles          107                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines        31520                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes          128                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples      2356793                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.174947                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     1.097812                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0      2289556     97.15%     97.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1           83      0.00%     97.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2        10288      0.44%     97.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3          149      0.01%     97.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4        14398      0.61%     98.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5          133      0.01%     98.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6         2192      0.09%     98.30% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7          152      0.01%     98.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8        39842      1.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total      2356793                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts       234645                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.098966                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        27851                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.011747                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles        37950                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles         2187                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles      2229294                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles         4624                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts       312004                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts        80885                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts        25446                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents          405                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents          126                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents         2053                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect          132                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts          139                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit       218727                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount       218590                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst       158282                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst       223809                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.092195                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.707219                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads         4236                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads        49560                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation         2053                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores        12429                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    72.784262                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev   280.567932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9        29200     93.22%     93.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19           10      0.03%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49            1      0.00%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59          129      0.41%     93.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69           88      0.28%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79            3      0.01%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89            7      0.02%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99            2      0.01%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139           30      0.10%     94.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149            2      0.01%     94.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169            2      0.01%     94.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229           21      0.07%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249            2      0.01%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279            1      0.00%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289            1      0.00%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows         1826      5.83%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value         1250                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses        52007                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses        17193                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           44                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        31540                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           57                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles         2187                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles        25656                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles      2252678                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles        40113                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        36159                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts       328794                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents        26409                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.SQFullEvents         7517                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands       470208                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups       973799                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups       375791                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps       182785                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps       287423                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts        63158                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads         2641269                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes         646590                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts        72537                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       128791                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles        2596952                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.cpi            36.276359                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores10.core.ipc             0.027566                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.instsAdded        297811                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores10.core.nonSpecInstsAdded        12348                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores10.core.instsIssued       216975                       # Number of instructions issued (Count)
board.processor.cores10.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores10.core.squashedInstsExamined       183124                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores10.core.squashedOperandsExamined       342207                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores10.core.squashedNonSpecRemoved         6162                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores10.core.numIssuedDist::samples      2594640                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::mean     0.083624                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::stdev     0.538455                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::0      2514424     96.91%     96.91% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::1        23579      0.91%     97.82% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::2        16889      0.65%     98.47% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::3        12349      0.48%     98.94% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::4        18776      0.72%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::5         6393      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::6          126      0.00%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::7         2086      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::8           18      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::total      2594640                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntAlu           48      0.47%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShift            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShiftAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAes            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAesMix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma3            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdPredAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::Matrix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixMov            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixOP            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemRead         6139     59.71%     60.18% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemWrite         4094     39.82%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statIssuedInstType_0::No_OpClass         4252      1.96%      1.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntAlu       139681     64.38%     66.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntMult         4099      1.89%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntDiv            7      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShift            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAes            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::Matrix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemRead        52007     23.97%     92.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemWrite        16917      7.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::total       216975                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.issueRate       0.083550                       # Inst issue rate ((Count/Cycle))
board.processor.cores10.core.fuBusy             10281                       # FU busy when requested (Count)
board.processor.cores10.core.fuBusyRate      0.047383                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores10.core.intInstQueueReads      3038858                       # Number of integer instruction queue reads (Count)
board.processor.cores10.core.intInstQueueWrites       495316                       # Number of integer instruction queue writes (Count)
board.processor.cores10.core.intInstQueueWakeupAccesses       216654                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores10.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores10.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores10.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores10.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores10.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores10.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores10.core.intAluAccesses       222990                       # Number of integer alu accesses (Count)
board.processor.cores10.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores10.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.numSquashedInsts          135                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores10.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores10.core.timesIdled            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores10.core.idleCycles          2312                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores10.core.quiesceCycles       892244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores10.core.MemDepUnit__0.insertedLoads        80892                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.insertedStores        25168                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingLoads        57458                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingStores        16452                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::Return         6358     22.97%     22.97% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::CallDirect         6306     22.78%     45.75% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::CallIndirect           18      0.07%     45.81% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::DirectCond        14888     53.78%     99.60% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::DirectUncond          111      0.40%    100.00% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::total        27681                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::Return         4233     22.32%     22.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::CallDirect         4185     22.06%     44.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::DirectCond        10443     55.06%     99.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::DirectUncond           94      0.50%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::total        18968                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::Return            1      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::CallDirect           88     42.51%     43.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::CallIndirect            5      2.42%     45.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::DirectCond           89     43.00%     88.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::DirectUncond           24     11.59%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::total          207                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::CallDirect           60     38.46%     38.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::CallIndirect            5      3.21%     41.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::DirectCond           81     51.92%     93.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::DirectUncond           10      6.41%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::total          156                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.targetProvider_0::NoTarget         8690     31.39%     31.39% # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::BTB        12636     45.65%     77.04% # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::RAS         6355     22.96%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::total        27681                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetWrong_0::NoBranch          189     96.92%     96.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::Return            5      2.56%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::CallDirect            1      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::total          195                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.condPredicted        14888                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condPredictedTaken         6478                       # Number of conditional branches predicted as taken (Count)
board.processor.cores10.core.branchPred.condIncorrect          207                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.predTakenBTBMiss          129                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores10.core.branchPred.NotTakenMispredicted          203                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores10.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores10.core.branchPred.BTBLookups        27681                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBUpdates          197                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.BTBHits        12693                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio     0.458546                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.BTBMispredicted          165                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores10.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::Return         6358     22.97%     22.97% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::CallDirect         6306     22.78%     45.75% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::CallIndirect           18      0.07%     45.81% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::DirectCond        14888     53.78%     99.60% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::DirectUncond          111      0.40%    100.00% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::total        27681                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::Return         6358     42.42%     42.42% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::CallDirect          124      0.83%     43.25% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.37% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::DirectCond         8448     56.37%     99.73% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::DirectUncond           40      0.27%    100.00% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::total        14988                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::CallDirect           88     44.67%     44.67% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.67% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::DirectCond           85     43.15%     87.82% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::DirectUncond           24     12.18%    100.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::total          197                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::CallDirect           88     44.67%     44.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::DirectCond           85     43.15%     87.82% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::DirectUncond           24     12.18%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::total          197                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores10.core.branchPred.ras.pushes        10557                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores10.core.branchPred.ras.pops        10556                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores10.core.branchPred.ras.squashes         8431                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores10.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores10.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores10.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores10.core.commit.commitSquashedInsts       182987                       # The number of squashed insts skipped by commit (Count)
board.processor.cores10.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores10.core.commit.branchMispredicts          130                       # The number of times a branch was mispredicted (Count)
board.processor.cores10.core.commit.numCommittedDist::samples      2571655                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::mean     0.049398                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::stdev     0.472009                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::0      2527285     98.27%     98.27% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::1        16739      0.65%     98.93% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::2        10469      0.41%     99.33% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::3         4506      0.18%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::4          145      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::5         8215      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::6           79      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::7           25      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::8         4192      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::total      2571655                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores10.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores10.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores10.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.commitEligibleSamples         4192                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores10.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores10.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.commitStats0.cpi    36.276359                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores10.core.commitStats0.ipc     0.027566                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores10.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores10.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores10.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores10.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores10.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores10.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores10.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores10.core.decode.idleCycles        19496                       # Number of cycles decode is idle (Cycle)
board.processor.cores10.core.decode.blockedCycles      2526576                       # Number of cycles decode is blocked (Cycle)
board.processor.cores10.core.decode.runCycles        33882                       # Number of cycles decode is running (Cycle)
board.processor.cores10.core.decode.unblockCycles        12494                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores10.core.decode.squashCycles         2192                       # Number of cycles decode is squashing (Cycle)
board.processor.cores10.core.decode.branchResolved        12714                       # Number of times decode resolved a branch (Count)
board.processor.cores10.core.decode.branchMispred          113                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores10.core.decode.decodedInsts       343696                       # Number of instructions handled by decode (Count)
board.processor.cores10.core.decode.squashedInsts          570                       # Number of squashed instructions handled by decode (Count)
board.processor.cores10.core.executeStats0.numInsts       216840                       # Number of executed instructions (Count)
board.processor.cores10.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores10.core.executeStats0.numBranches        12957                       # Number of branches executed (Count)
board.processor.cores10.core.executeStats0.numLoadInsts        51979                       # Number of load instructions executed (Count)
board.processor.cores10.core.executeStats0.numStoreInsts        16910                       # Number of stores executed (Count)
board.processor.cores10.core.executeStats0.instRate     0.083498                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.executeStats0.numCCRegReads        32821                       # Number of times the CC registers were read (Count)
board.processor.cores10.core.executeStats0.numCCRegWrites        46415                       # Number of times the CC registers were written (Count)
board.processor.cores10.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores10.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores10.core.executeStats0.numIntRegReads       229029                       # Number of times the integer registers were read (Count)
board.processor.cores10.core.executeStats0.numIntRegWrites       174037                       # Number of times the integer registers were written (Count)
board.processor.cores10.core.executeStats0.numMemRefs        68889                       # Number of memory refs (Count)
board.processor.cores10.core.executeStats0.numMiscRegReads        98804                       # Number of times the Misc registers were read (Count)
board.processor.cores10.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores10.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores10.core.fetch.predictedBranches        18991                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores10.core.fetch.cycles      2556265                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores10.core.fetch.squashCycles         4608                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores10.core.fetch.miscStallCycles           39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores10.core.fetch.pendingTrapStallCycles          226                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores10.core.fetch.cacheLines        31515                       # Number of cache lines fetched (Count)
board.processor.cores10.core.fetch.icacheSquashes          103                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores10.core.fetch.nisnDist::samples      2594640                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::mean     0.158250                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::stdev     1.045407                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::0      2527708     97.42%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::1           58      0.00%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::2        10259      0.40%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::3           77      0.00%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::4        14402      0.56%     98.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::5          141      0.01%     98.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::6         2170      0.08%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::7          138      0.01%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::8        39687      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::total      2594640                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetchStats0.numInsts       233673                       # Number of instructions fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.fetchRate     0.089980                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.fetchStats0.numBranches        27681                       # Number of branches fetched (Count)
board.processor.cores10.core.fetchStats0.branchRate     0.010659                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetchStats0.icacheStallCycles        35806                       # ICache total stall cycles (Cycle)
board.processor.cores10.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores10.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores10.core.iew.squashCycles         2192                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores10.core.iew.blockCycles      2475883                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores10.core.iew.unblockCycles         4523                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores10.core.iew.dispatchedInsts       310159                       # Number of instructions dispatched to IQ (Count)
board.processor.cores10.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores10.core.iew.dispLoadInsts        80892                       # Number of dispatched load instructions (Count)
board.processor.cores10.core.iew.dispStoreInsts        25168                       # Number of dispatched store instructions (Count)
board.processor.cores10.core.iew.dispNonSpecInsts         4116                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores10.core.iew.iqFullEvents          403                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores10.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores10.core.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores10.core.iew.branchMispredicts          144                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores10.core.iew.instsToCommit       216802                       # Cumulative count of insts sent to commit (Count)
board.processor.cores10.core.iew.writebackCount       216668                       # Cumulative count of insts written-back (Count)
board.processor.cores10.core.iew.producerInst       157103                       # Number of instructions producing a value (Count)
board.processor.cores10.core.iew.consumerInst       222230                       # Number of instructions consuming a value (Count)
board.processor.cores10.core.iew.wbRate      0.083432                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores10.core.iew.wbFanout     0.706939                       # Average fanout of values written-back ((Count/Count))
board.processor.cores10.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores10.core.lsq0.forwLoads         4281                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores10.core.lsq0.squashedLoads        49601                       # Number of loads squashed (Count)
board.processor.cores10.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores10.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores10.core.lsq0.squashedStores        12439                       # Number of stores squashed (Count)
board.processor.cores10.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores10.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores10.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::mean    80.768656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::stdev   294.667169                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::0-9        29077     92.92%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::10-19            8      0.03%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::30-39            1      0.00%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::40-49            1      0.00%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::50-59          128      0.41%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::60-69           14      0.04%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::80-89           10      0.03%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::90-99            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::150-159            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::230-239            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::240-249            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::overflows         2048      6.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.mmu.dtb.rdAccesses        51979                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses        16910                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses           64                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses           13                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses        31556                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses           89                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.rename.squashCycles         2192                       # Number of cycles rename is squashing (Cycle)
board.processor.cores10.core.rename.idleCycles        23738                       # Number of cycles rename is idle (Cycle)
board.processor.cores10.core.rename.blockCycles      2499314                       # Number of cycles rename is blocking (Cycle)
board.processor.cores10.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores10.core.rename.runCycles        39956                       # Number of cycles rename is running (Cycle)
board.processor.cores10.core.rename.unblockCycles        29440                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores10.core.rename.renamedInsts       327048                       # Number of instructions processed by rename (Count)
board.processor.cores10.core.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores10.core.rename.IQFullEvents        26362                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores10.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores10.core.rename.SQFullEvents          821                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores10.core.rename.renamedOperands       467187                       # Number of destination operands rename has renamed (Count)
board.processor.cores10.core.rename.lookups       968154                       # Number of register rename lookups that rename has made (Count)
board.processor.cores10.core.rename.intLookups       374365                       # Number of integer rename lookups (Count)
board.processor.cores10.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores10.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores10.core.rename.undoneMaps       287209                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores10.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores10.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores10.core.rename.skidInsts        62461                       # count of insts added to the skid buffer (Count)
board.processor.cores10.core.rob.reads        2877394                       # The number of ROB reads (Count)
board.processor.cores10.core.rob.writes        643029                       # The number of ROB writes (Count)
board.processor.cores10.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles        2604231                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.cpi            35.901115                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores11.core.ipc             0.027854                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.instsAdded        300288                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores11.core.nonSpecInstsAdded        12414                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores11.core.instsIssued       219283                       # Number of instructions issued (Count)
board.processor.cores11.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores11.core.squashedInstsExamined       183906                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores11.core.squashedOperandsExamined       343513                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores11.core.squashedNonSpecRemoved         6219                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores11.core.numIssuedDist::samples      2601474                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::mean     0.084292                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::stdev     0.541307                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::0      2520483     96.89%     96.89% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::1        23825      0.92%     97.80% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::2        17098      0.66%     98.46% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::3        12436      0.48%     98.94% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::4        18799      0.72%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::5         6450      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::6          202      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::7         2152      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::8           29      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::total      2601474                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntAlu           65      0.63%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntMult            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntDiv            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCvt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMult            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatDiv            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMisc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatSqrt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAddAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAlu            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCvt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMisc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMult            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShift            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShiftAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdDiv            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSqrt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAlu            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCvt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatDiv            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMisc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMult            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAlu            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAes            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAesMix            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma2            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma3            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdPredAlu            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::Matrix            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixMov            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixOP            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemRead         6137     59.59%     60.23% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemWrite         4096     39.77%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statIssuedInstType_0::No_OpClass         4258      1.94%      1.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntAlu       141336     64.45%     66.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntMult         4100      1.87%     68.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntDiv            7      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatAdd          132      0.06%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMult            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMisc          132      0.06%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShift            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAes            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::Matrix            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemRead        52077     23.75%     92.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemWrite        16969      7.74%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemWrite          268      0.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::total       219283                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.issueRate       0.084203                       # Inst issue rate ((Count/Cycle))
board.processor.cores11.core.fuBusy             10298                       # FU busy when requested (Count)
board.processor.cores11.core.fuBusyRate      0.046962                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores11.core.intInstQueueReads      3049020                       # Number of integer instruction queue reads (Count)
board.processor.cores11.core.intInstQueueWrites       497980                       # Number of integer instruction queue writes (Count)
board.processor.cores11.core.intInstQueueWakeupAccesses       218215                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores11.core.fpInstQueueReads         1334                       # Number of floating instruction queue reads (Count)
board.processor.cores11.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores11.core.fpInstQueueWakeupAccesses          663                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores11.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores11.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores11.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores11.core.intAluAccesses       224656                       # Number of integer alu accesses (Count)
board.processor.cores11.core.fpAluAccesses          667                       # Number of floating point alu accesses (Count)
board.processor.cores11.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.numSquashedInsts          192                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores11.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores11.core.timesIdled            82                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores11.core.idleCycles          2757                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores11.core.quiesceCycles       898423                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores11.core.MemDepUnit__0.insertedLoads        80987                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.insertedStores        25535                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingLoads        57450                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingStores        16477                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::Return         6369     22.77%     22.77% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::CallDirect         6324     22.61%     45.37% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::CallIndirect           18      0.06%     45.44% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::DirectCond        15146     54.14%     99.58% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::DirectUncond          117      0.42%    100.00% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::total        27974                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::Return         4238     22.19%     22.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::CallDirect         4197     21.98%     44.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::DirectCond        10551     55.25%     99.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::DirectUncond           97      0.51%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::total        19096                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::Return            1      0.43%      0.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::CallDirect           96     41.56%     41.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::CallIndirect            5      2.16%     44.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::DirectCond          102     44.16%     88.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::DirectUncond           27     11.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::total          231                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::Return         2131     24.00%     24.00% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::CallDirect         2127     23.96%     47.96% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::CallIndirect            5      0.06%     48.02% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::DirectCond         4595     51.76%     99.77% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::DirectUncond           20      0.23%    100.00% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::total         8878                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::CallDirect           65     37.57%     37.57% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::CallIndirect            5      2.89%     40.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::DirectCond           92     53.18%     93.64% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::DirectUncond           11      6.36%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::total          173                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.targetProvider_0::NoTarget         8836     31.59%     31.59% # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::BTB        12772     45.66%     77.24% # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::RAS         6366     22.76%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::total        27974                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetWrong_0::NoBranch          221     96.93%     96.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::Return            6      2.63%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::CallDirect            1      0.44%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::total          228                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.condPredicted        15146                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condPredictedTaken         6661                       # Number of conditional branches predicted as taken (Count)
board.processor.cores11.core.branchPred.condIncorrect          231                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.predTakenBTBMiss          146                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores11.core.branchPred.NotTakenMispredicted          226                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores11.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores11.core.branchPred.BTBLookups        27974                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBUpdates          220                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.BTBHits        12828                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio     0.458569                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.BTBMispredicted          186                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores11.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::Return         6369     22.77%     22.77% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::CallDirect         6324     22.61%     45.37% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::CallIndirect           18      0.06%     45.44% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::DirectCond        15146     54.14%     99.58% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::DirectUncond          117      0.42%    100.00% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::total        27974                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::Return         6369     42.05%     42.05% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::CallDirect          143      0.94%     42.99% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.11% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::DirectCond         8563     56.54%     99.65% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::DirectUncond           53      0.35%    100.00% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::total        15146                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::CallDirect           96     43.64%     43.64% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::CallIndirect            0      0.00%     43.64% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::DirectCond           97     44.09%     87.73% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::DirectUncond           27     12.27%    100.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::total          220                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::CallDirect           96     43.64%     43.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     43.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::DirectCond           97     44.09%     87.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::DirectUncond           27     12.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::total          220                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores11.core.branchPred.ras.pushes        10580                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores11.core.branchPred.ras.pops        10579                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores11.core.branchPred.ras.squashes         8448                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores11.core.branchPred.ras.used         2131                       # Number of times the RAS is the provider (Count)
board.processor.cores11.core.branchPred.ras.correct         2131                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores11.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores11.core.commit.commitSquashedInsts       183690                       # The number of squashed insts skipped by commit (Count)
board.processor.cores11.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores11.core.commit.branchMispredicts          149                       # The number of times a branch was mispredicted (Count)
board.processor.cores11.core.commit.numCommittedDist::samples      2578386                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::mean     0.049952                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::stdev     0.474238                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::0      2533405     98.26%     98.26% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::1        16923      0.66%     98.91% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::2        10591      0.41%     99.32% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::3         4608      0.18%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::4          227      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::5         8290      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::6           96      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::7           35      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::8         4211      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::total      2578386                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores11.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores11.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores11.core.commit.committedInstType_0::No_OpClass         2136      1.66%      1.66% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntAlu        80001     62.11%     63.77% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntMult         2050      1.59%     65.36% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntDiv            7      0.01%     65.37% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatAdd          129      0.10%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMult            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMisc          129      0.10%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShift            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAes            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::Matrix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemRead        31323     24.32%     89.89% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemWrite        12757      9.90%     99.80% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.80% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::total       128796                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.commitEligibleSamples         4211                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores11.core.commitStats0.numInsts        72539                       # Number of instructions committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numOps       128796                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numInstsNotNOP        72539                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores11.core.commitStats0.numOpsNotNOP       128796                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.commitStats0.cpi    35.901115                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores11.core.commitStats0.ipc     0.027854                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores11.core.commitStats0.numMemRefs        44342                       # Number of memory references committed (Count)
board.processor.cores11.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores11.core.commitStats0.numIntInsts       122177                       # Number of integer instructions (Count)
board.processor.cores11.core.commitStats0.numLoadInsts        31325                       # Number of load instructions (Count)
board.processor.cores11.core.commitStats0.numStoreInsts        13017                       # Number of store instructions (Count)
board.processor.cores11.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores11.core.commitStats0.committedInstType::No_OpClass         2136      1.66%      1.66% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntAlu        80001     62.11%     63.77% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntMult         2050      1.59%     65.36% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.37% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatAdd          129      0.10%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMisc          129      0.10%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::Matrix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemRead        31323     24.32%     89.89% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemWrite        12757      9.90%     99.80% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.80% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::total       128796                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedControl::IsControl         8878                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsDirectControl         6742                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsCondControl         4595                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores11.core.decode.idleCycles        19842                       # Number of cycles decode is idle (Cycle)
board.processor.cores11.core.decode.blockedCycles      2532687                       # Number of cycles decode is blocked (Cycle)
board.processor.cores11.core.decode.runCycles        34063                       # Number of cycles decode is running (Cycle)
board.processor.cores11.core.decode.unblockCycles        12665                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores11.core.decode.squashCycles         2217                       # Number of cycles decode is squashing (Cycle)
board.processor.cores11.core.decode.branchResolved        12852                       # Number of times decode resolved a branch (Count)
board.processor.cores11.core.decode.branchMispred          125                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores11.core.decode.decodedInsts       346324                       # Number of instructions handled by decode (Count)
board.processor.cores11.core.decode.squashedInsts          619                       # Number of squashed instructions handled by decode (Count)
board.processor.cores11.core.executeStats0.numInsts       219091                       # Number of executed instructions (Count)
board.processor.cores11.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores11.core.executeStats0.numBranches        13158                       # Number of branches executed (Count)
board.processor.cores11.core.executeStats0.numLoadInsts        52052                       # Number of load instructions executed (Count)
board.processor.cores11.core.executeStats0.numStoreInsts        17218                       # Number of stores executed (Count)
board.processor.cores11.core.executeStats0.instRate     0.084129                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.executeStats0.numCCRegReads        33746                       # Number of times the CC registers were read (Count)
board.processor.cores11.core.executeStats0.numCCRegWrites        47129                       # Number of times the CC registers were written (Count)
board.processor.cores11.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores11.core.executeStats0.numFpRegWrites          399                       # Number of times the floating registers were written (Count)
board.processor.cores11.core.executeStats0.numIntRegReads       230893                       # Number of times the integer registers were read (Count)
board.processor.cores11.core.executeStats0.numIntRegWrites       175155                       # Number of times the integer registers were written (Count)
board.processor.cores11.core.executeStats0.numMemRefs        69270                       # Number of memory refs (Count)
board.processor.cores11.core.executeStats0.numMiscRegReads        99642                       # Number of times the Misc registers were read (Count)
board.processor.cores11.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores11.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores11.core.fetch.predictedBranches        19138                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores11.core.fetch.cycles      2562417                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores11.core.fetch.squashCycles         4680                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores11.core.fetch.miscStallCycles           46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores11.core.fetch.pendingTrapStallCycles          261                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores11.core.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores11.core.fetch.cacheLines        31602                       # Number of cache lines fetched (Count)
board.processor.cores11.core.fetch.icacheSquashes          118                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores11.core.fetch.nisnDist::samples      2601474                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::mean     0.159011                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::stdev     1.047888                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::0      2534032     97.41%     97.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::1           92      0.00%     97.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::2        10299      0.40%     97.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::3          150      0.01%     97.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::4        14423      0.55%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::5          150      0.01%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::6         2186      0.08%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::7          171      0.01%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::8        39971      1.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::total      2601474                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetchStats0.numInsts       235319                       # Number of instructions fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.fetchRate     0.090360                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.fetchStats0.numBranches        27974                       # Number of branches fetched (Count)
board.processor.cores11.core.fetchStats0.branchRate     0.010742                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetchStats0.icacheStallCycles        36401                       # ICache total stall cycles (Cycle)
board.processor.cores11.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores11.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores11.core.iew.squashCycles         2217                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores11.core.iew.blockCycles      2474495                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores11.core.iew.unblockCycles         4609                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores11.core.iew.dispatchedInsts       312702                       # Number of instructions dispatched to IQ (Count)
board.processor.cores11.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores11.core.iew.dispLoadInsts        80987                       # Number of dispatched load instructions (Count)
board.processor.cores11.core.iew.dispStoreInsts        25535                       # Number of dispatched store instructions (Count)
board.processor.cores11.core.iew.dispNonSpecInsts         4138                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores11.core.iew.iqFullEvents          413                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.lsqFullEvents          101                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores11.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores11.core.iew.predictedNotTakenIncorrect          161                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores11.core.iew.branchMispredicts          168                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores11.core.iew.instsToCommit       219042                       # Cumulative count of insts sent to commit (Count)
board.processor.cores11.core.iew.writebackCount       218878                       # Cumulative count of insts written-back (Count)
board.processor.cores11.core.iew.producerInst       158473                       # Number of instructions producing a value (Count)
board.processor.cores11.core.iew.consumerInst       223986                       # Number of instructions consuming a value (Count)
board.processor.cores11.core.iew.wbRate      0.084047                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores11.core.iew.wbFanout     0.707513                       # Average fanout of values written-back ((Count/Count))
board.processor.cores11.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores11.core.lsq0.forwLoads         4303                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores11.core.lsq0.squashedLoads        49662                       # Number of loads squashed (Count)
board.processor.cores11.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores11.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores11.core.lsq0.squashedStores        12518                       # Number of stores squashed (Count)
board.processor.cores11.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores11.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores11.core.lsq0.loadToUse::samples        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::mean    80.601437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::stdev   294.383681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::0-9        29111     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::10-19           10      0.03%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::20-29            2      0.01%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::50-59          129      0.41%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::60-69           16      0.05%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::80-89            6      0.02%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::150-159            1      0.00%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::230-239            1      0.00%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::240-249            1      0.00%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::overflows         2048      6.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::total        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.mmu.dtb.rdAccesses        52052                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses        17218                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses           70                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses           25                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses        31649                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses          111                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.rename.squashCycles         2217                       # Number of cycles rename is squashing (Cycle)
board.processor.cores11.core.rename.idleCycles        24171                       # Number of cycles rename is idle (Cycle)
board.processor.cores11.core.rename.blockCycles      2498056                       # Number of cycles rename is blocking (Cycle)
board.processor.cores11.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores11.core.rename.runCycles        40215                       # Number of cycles rename is running (Cycle)
board.processor.cores11.core.rename.unblockCycles        36815                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores11.core.rename.renamedInsts       329595                       # Number of instructions processed by rename (Count)
board.processor.cores11.core.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores11.core.rename.IQFullEvents        26454                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores11.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores11.core.rename.SQFullEvents         8053                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores11.core.rename.renamedOperands       471315                       # Number of destination operands rename has renamed (Count)
board.processor.cores11.core.rename.lookups       976196                       # Number of register rename lookups that rename has made (Count)
board.processor.cores11.core.rename.intLookups       376666                       # Number of integer rename lookups (Count)
board.processor.cores11.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores11.core.rename.committedMaps       182794                       # Number of HB maps that are committed (Count)
board.processor.cores11.core.rename.undoneMaps       288521                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores11.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores11.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores11.core.rename.skidInsts        63521                       # count of insts added to the skid buffer (Count)
board.processor.cores11.core.rob.reads        2886505                       # The number of ROB reads (Count)
board.processor.cores11.core.rob.writes        648060                       # The number of ROB writes (Count)
board.processor.cores11.core.thread_0.numInsts        72539                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps       128796                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles        2591745                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.cpi            36.203624                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores12.core.ipc             0.027622                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.instsAdded        297931                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores12.core.nonSpecInstsAdded        12354                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores12.core.instsIssued       217083                       # Number of instructions issued (Count)
board.processor.cores12.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores12.core.squashedInstsExamined       183250                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores12.core.squashedOperandsExamined       342264                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores12.core.squashedNonSpecRemoved         6168                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores12.core.numIssuedDist::samples      2589225                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::mean     0.083841                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::stdev     0.539227                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::0      2508981     96.90%     96.90% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::1        23594      0.91%     97.81% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::2        16890      0.65%     98.46% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::3        12344      0.48%     98.94% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::4        18774      0.73%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::5         6399      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::6          134      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::7         2090      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::8           19      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::total      2589225                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntAlu           49      0.48%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAddAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShift            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAes            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAesMix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma3            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdPredAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::Matrix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixMov            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixOP            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemRead         6141     59.71%     60.18% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemWrite         4095     39.82%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statIssuedInstType_0::No_OpClass         4274      1.97%      1.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntAlu       139738     64.37%     66.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntMult         4099      1.89%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntDiv            7      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAlu            4      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShift            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAes            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::Matrix            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemRead        52016     23.96%     92.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemWrite        16933      7.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::total       217083                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.issueRate       0.083759                       # Inst issue rate ((Count/Cycle))
board.processor.cores12.core.fuBusy             10285                       # FU busy when requested (Count)
board.processor.cores12.core.fuBusyRate      0.047378                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores12.core.intInstQueueReads      3033655                       # Number of integer instruction queue reads (Count)
board.processor.cores12.core.intInstQueueWrites       495560                       # Number of integer instruction queue writes (Count)
board.processor.cores12.core.intInstQueueWakeupAccesses       216740                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores12.core.fpInstQueueReads           36                       # Number of floating instruction queue reads (Count)
board.processor.cores12.core.fpInstQueueWrites           29                       # Number of floating instruction queue writes (Count)
board.processor.cores12.core.fpInstQueueWakeupAccesses           18                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores12.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores12.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores12.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores12.core.intAluAccesses       223076                       # Number of integer alu accesses (Count)
board.processor.cores12.core.fpAluAccesses           18                       # Number of floating point alu accesses (Count)
board.processor.cores12.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.numSquashedInsts          138                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores12.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores12.core.timesIdled            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores12.core.idleCycles          2520                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores12.core.quiesceCycles       904437                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores12.core.MemDepUnit__0.insertedLoads        80905                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.insertedStores        25188                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingLoads        57461                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingStores        16455                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::Return         6358     22.96%     22.96% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::CallDirect         6307     22.78%     45.74% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::CallIndirect           18      0.07%     45.81% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::DirectCond        14890     53.78%     99.58% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::DirectUncond          115      0.42%    100.00% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::total        27688                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::Return         4233     22.31%     22.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::CallDirect         4186     22.06%     44.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::DirectCond        10445     55.05%     99.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::DirectUncond           98      0.52%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::total        18975                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::Return            1      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::CallDirect           88     42.31%     42.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::CallIndirect            5      2.40%     45.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::DirectCond           90     43.27%     88.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::DirectUncond           24     11.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::total          208                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::CallDirect           60     38.71%     38.71% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::CallIndirect            5      3.23%     41.94% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::DirectCond           81     52.26%     94.19% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::DirectUncond            9      5.81%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::total          155                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.targetProvider_0::NoTarget         8694     31.40%     31.40% # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::BTB        12639     45.65%     77.05% # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::RAS         6355     22.95%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::total        27688                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetWrong_0::NoBranch          190     96.94%     96.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::Return            5      2.55%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::CallDirect            1      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::total          196                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.condPredicted        14890                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condPredictedTaken         6484                       # Number of conditional branches predicted as taken (Count)
board.processor.cores12.core.branchPred.condIncorrect          208                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.predTakenBTBMiss          129                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores12.core.branchPred.NotTakenMispredicted          204                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores12.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores12.core.branchPred.BTBLookups        27688                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBUpdates          198                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.BTBHits        12695                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio     0.458502                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.BTBMispredicted          166                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores12.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::Return         6358     22.96%     22.96% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::CallDirect         6307     22.78%     45.74% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::CallIndirect           18      0.07%     45.81% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::DirectCond        14890     53.78%     99.58% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::DirectUncond          115      0.42%    100.00% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::total        27688                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::Return         6358     42.41%     42.41% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::CallDirect          125      0.83%     43.24% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.36% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::DirectCond         8451     56.37%     99.73% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::DirectUncond           41      0.27%    100.00% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::total        14993                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::CallDirect           88     44.44%     44.44% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.44% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::DirectCond           86     43.43%     87.88% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::DirectUncond           24     12.12%    100.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::total          198                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::CallDirect           88     44.44%     44.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::DirectCond           86     43.43%     87.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::DirectUncond           24     12.12%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::total          198                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores12.core.branchPred.ras.pushes        10558                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores12.core.branchPred.ras.pops        10557                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores12.core.branchPred.ras.squashes         8432                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores12.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores12.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores12.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores12.core.commit.commitSquashedInsts       183089                       # The number of squashed insts skipped by commit (Count)
board.processor.cores12.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores12.core.commit.branchMispredicts          146                       # The number of times a branch was mispredicted (Count)
board.processor.cores12.core.commit.numCommittedDist::samples      2566210                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::mean     0.049503                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::stdev     0.472517                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::0      2521845     98.27%     98.27% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::1        16734      0.65%     98.92% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::2        10470      0.41%     99.33% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::3         4500      0.18%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::4          148      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::5         8217      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::6           81      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::7           22      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::8         4193      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::total      2566210                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores12.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores12.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores12.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.commitEligibleSamples         4193                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores12.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores12.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.commitStats0.cpi    36.203624                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores12.core.commitStats0.ipc     0.027622                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores12.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores12.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores12.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores12.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores12.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores12.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores12.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores12.core.decode.idleCycles        19280                       # Number of cycles decode is idle (Cycle)
board.processor.cores12.core.decode.blockedCycles      2521333                       # Number of cycles decode is blocked (Cycle)
board.processor.cores12.core.decode.runCycles        33909                       # Number of cycles decode is running (Cycle)
board.processor.cores12.core.decode.unblockCycles        12495                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores12.core.decode.squashCycles         2208                       # Number of cycles decode is squashing (Cycle)
board.processor.cores12.core.decode.branchResolved        12717                       # Number of times decode resolved a branch (Count)
board.processor.cores12.core.decode.branchMispred          113                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores12.core.decode.decodedInsts       343808                       # Number of instructions handled by decode (Count)
board.processor.cores12.core.decode.squashedInsts          574                       # Number of squashed instructions handled by decode (Count)
board.processor.cores12.core.executeStats0.numInsts       216945                       # Number of executed instructions (Count)
board.processor.cores12.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores12.core.executeStats0.numBranches        12963                       # Number of branches executed (Count)
board.processor.cores12.core.executeStats0.numLoadInsts        51987                       # Number of load instructions executed (Count)
board.processor.cores12.core.executeStats0.numStoreInsts        16928                       # Number of stores executed (Count)
board.processor.cores12.core.executeStats0.instRate     0.083706                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.executeStats0.numCCRegReads        32841                       # Number of times the CC registers were read (Count)
board.processor.cores12.core.executeStats0.numCCRegWrites        46447                       # Number of times the CC registers were written (Count)
board.processor.cores12.core.executeStats0.numFpRegReads           21                       # Number of times the floating registers were read (Count)
board.processor.cores12.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores12.core.executeStats0.numIntRegReads       229128                       # Number of times the integer registers were read (Count)
board.processor.cores12.core.executeStats0.numIntRegWrites       174088                       # Number of times the integer registers were written (Count)
board.processor.cores12.core.executeStats0.numMemRefs        68915                       # Number of memory refs (Count)
board.processor.cores12.core.executeStats0.numMiscRegReads        98843                       # Number of times the Misc registers were read (Count)
board.processor.cores12.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores12.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores12.core.fetch.predictedBranches        18994                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores12.core.fetch.cycles      2551017                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores12.core.fetch.squashCycles         4640                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores12.core.fetch.miscStallCycles           54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores12.core.fetch.pendingTrapStallCycles          315                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores12.core.fetch.cacheLines        31519                       # Number of cache lines fetched (Count)
board.processor.cores12.core.fetch.icacheSquashes          102                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores12.core.fetch.nisnDist::samples      2589225                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::mean     0.158620                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::stdev     1.046607                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::0      2522277     97.41%     97.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::1           61      0.00%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::2        10260      0.40%     97.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::3           76      0.00%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::4        14401      0.56%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::5          142      0.01%     98.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::6         2172      0.08%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::7          140      0.01%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::8        39696      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::total      2589225                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetchStats0.numInsts       233742                       # Number of instructions fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.fetchRate     0.090187                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.fetchStats0.numBranches        27688                       # Number of branches fetched (Count)
board.processor.cores12.core.fetchStats0.branchRate     0.010683                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetchStats0.icacheStallCycles        35519                       # ICache total stall cycles (Cycle)
board.processor.cores12.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores12.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores12.core.iew.squashCycles         2208                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores12.core.iew.blockCycles      2470634                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores12.core.iew.unblockCycles         4528                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores12.core.iew.dispatchedInsts       310285                       # Number of instructions dispatched to IQ (Count)
board.processor.cores12.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores12.core.iew.dispLoadInsts        80905                       # Number of dispatched load instructions (Count)
board.processor.cores12.core.iew.dispStoreInsts        25188                       # Number of dispatched store instructions (Count)
board.processor.cores12.core.iew.dispNonSpecInsts         4118                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores12.core.iew.iqFullEvents          407                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores12.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores12.core.iew.predictedNotTakenIncorrect          154                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores12.core.iew.branchMispredicts          160                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores12.core.iew.instsToCommit       216908                       # Cumulative count of insts sent to commit (Count)
board.processor.cores12.core.iew.writebackCount       216758                       # Cumulative count of insts written-back (Count)
board.processor.cores12.core.iew.producerInst       157147                       # Number of instructions producing a value (Count)
board.processor.cores12.core.iew.consumerInst       222311                       # Number of instructions consuming a value (Count)
board.processor.cores12.core.iew.wbRate      0.083634                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores12.core.iew.wbFanout     0.706879                       # Average fanout of values written-back ((Count/Count))
board.processor.cores12.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores12.core.lsq0.forwLoads         4273                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores12.core.lsq0.squashedLoads        49614                       # Number of loads squashed (Count)
board.processor.cores12.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores12.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores12.core.lsq0.squashedStores        12459                       # Number of stores squashed (Count)
board.processor.cores12.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores12.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores12.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::mean    80.601419                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::stdev   294.366713                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::0-9        29078     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::10-19            8      0.03%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::50-59          126      0.40%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::60-69           16      0.05%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::80-89           11      0.04%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::150-159            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::220-229            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::230-239            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::240-249            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::overflows         2048      6.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.mmu.dtb.rdAccesses        51987                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses        16928                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses           74                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses           18                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses        31575                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses          122                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.rename.squashCycles         2208                       # Number of cycles rename is squashing (Cycle)
board.processor.cores12.core.rename.idleCycles        23525                       # Number of cycles rename is idle (Cycle)
board.processor.cores12.core.rename.blockCycles      2494149                       # Number of cycles rename is blocking (Cycle)
board.processor.cores12.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores12.core.rename.runCycles        39979                       # Number of cycles rename is running (Cycle)
board.processor.cores12.core.rename.unblockCycles        29364                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores12.core.rename.renamedInsts       327166                       # Number of instructions processed by rename (Count)
board.processor.cores12.core.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores12.core.rename.IQFullEvents        26375                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores12.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores12.core.rename.SQFullEvents          730                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores12.core.rename.renamedOperands       467340                       # Number of destination operands rename has renamed (Count)
board.processor.cores12.core.rename.lookups       968503                       # Number of register rename lookups that rename has made (Count)
board.processor.cores12.core.rename.intLookups       374486                       # Number of integer rename lookups (Count)
board.processor.cores12.core.rename.fpLookups           21                       # Number of floating rename lookups (Count)
board.processor.cores12.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores12.core.rename.undoneMaps       287362                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores12.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores12.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores12.core.rename.skidInsts        62485                       # count of insts added to the skid buffer (Count)
board.processor.cores12.core.rob.reads        2872050                       # The number of ROB reads (Count)
board.processor.cores12.core.rob.writes        643263                       # The number of ROB writes (Count)
board.processor.cores12.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles        2597567                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.cpi            35.809247                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores13.core.ipc             0.027926                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.instsAdded        300330                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores13.core.nonSpecInstsAdded        12420                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores13.core.instsIssued       219330                       # Number of instructions issued (Count)
board.processor.cores13.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores13.core.squashedInstsExamined       183954                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores13.core.squashedOperandsExamined       343506                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores13.core.squashedNonSpecRemoved         6225                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores13.core.numIssuedDist::samples      2594778                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::mean     0.084527                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::stdev     0.542076                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::0      2513767     96.88%     96.88% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::1        23837      0.92%     97.80% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::2        17101      0.66%     98.46% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::3        12444      0.48%     98.94% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::4        18792      0.72%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::5         6451      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::6          198      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::7         2156      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::8           32      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::total      2594778                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntAlu           65      0.63%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntMult            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntDiv            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCvt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMult            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatDiv            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMisc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatSqrt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAddAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAlu            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCvt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMisc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMult            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShift            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShiftAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdDiv            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSqrt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAlu            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCvt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatDiv            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMisc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMult            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAlu            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAes            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAesMix            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma2            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma3            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdPredAlu            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::Matrix            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixMov            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixOP            0      0.00%      0.63% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemRead         6138     59.60%     60.23% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemWrite         4096     39.77%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statIssuedInstType_0::No_OpClass         4272      1.95%      1.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntAlu       141357     64.45%     66.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntMult         4099      1.87%     68.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntDiv            7      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatAdd          132      0.06%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMult            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAlu            4      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMisc          132      0.06%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShift            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAes            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::Matrix            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemRead        52076     23.74%     92.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemWrite        16979      7.74%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemWrite          270      0.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::total       219330                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.issueRate       0.084437                       # Inst issue rate ((Count/Cycle))
board.processor.cores13.core.fuBusy             10299                       # FU busy when requested (Count)
board.processor.cores13.core.fuBusyRate      0.046957                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores13.core.intInstQueueReads      3042411                       # Number of integer instruction queue reads (Count)
board.processor.cores13.core.intInstQueueWrites       498067                       # Number of integer instruction queue writes (Count)
board.processor.cores13.core.intInstQueueWakeupAccesses       218255                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores13.core.fpInstQueueReads         1342                       # Number of floating instruction queue reads (Count)
board.processor.cores13.core.fpInstQueueWrites          691                       # Number of floating instruction queue writes (Count)
board.processor.cores13.core.fpInstQueueWakeupAccesses          667                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores13.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores13.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores13.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores13.core.intAluAccesses       224686                       # Number of integer alu accesses (Count)
board.processor.cores13.core.fpAluAccesses          671                       # Number of floating point alu accesses (Count)
board.processor.cores13.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.numSquashedInsts          187                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores13.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores13.core.timesIdled            84                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores13.core.idleCycles          2789                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores13.core.quiesceCycles       910715                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores13.core.MemDepUnit__0.insertedLoads        80987                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.insertedStores        25547                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingLoads        57451                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingStores        16480                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::Return         6372     22.77%     22.77% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::CallDirect         6334     22.63%     45.40% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::CallIndirect           18      0.06%     45.46% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::DirectCond        15147     54.12%     99.58% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::DirectUncond          117      0.42%    100.00% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::total        27988                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::Return         4241     22.19%     22.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::CallDirect         4207     22.01%     44.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::DirectCond        10552     55.22%     99.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::DirectUncond           97      0.51%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::total        19110                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::Return            1      0.43%      0.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::CallDirect           96     41.56%     41.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::CallIndirect            5      2.16%     44.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::DirectCond          102     44.16%     88.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::DirectUncond           27     11.69%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::total          231                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::Return         2131     24.00%     24.00% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::CallDirect         2127     23.96%     47.96% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::CallIndirect            5      0.06%     48.02% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::DirectCond         4595     51.76%     99.77% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::DirectUncond           20      0.23%    100.00% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::total         8878                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::CallDirect           65     37.57%     37.57% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::CallIndirect            5      2.89%     40.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::DirectCond           92     53.18%     93.64% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::DirectUncond           11      6.36%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::total          173                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.targetProvider_0::NoTarget         8846     31.61%     31.61% # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::BTB        12773     45.64%     77.24% # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::RAS         6369     22.76%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::total        27988                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetWrong_0::NoBranch          221     96.93%     96.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::Return            6      2.63%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::CallDirect            1      0.44%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::total          228                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.condPredicted        15147                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condPredictedTaken         6671                       # Number of conditional branches predicted as taken (Count)
board.processor.cores13.core.branchPred.condIncorrect          231                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.predTakenBTBMiss          147                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores13.core.branchPred.NotTakenMispredicted          226                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores13.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores13.core.branchPred.BTBLookups        27988                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBUpdates          220                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.BTBHits        12829                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio     0.458375                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.BTBMispredicted          186                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores13.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::Return         6372     22.77%     22.77% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::CallDirect         6334     22.63%     45.40% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::CallIndirect           18      0.06%     45.46% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::DirectCond        15147     54.12%     99.58% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::DirectUncond          117      0.42%    100.00% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::total        27988                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::Return         6372     42.03%     42.03% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::CallDirect          153      1.01%     43.04% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.16% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::DirectCond         8564     56.49%     99.66% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::DirectUncond           52      0.34%    100.00% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::total        15159                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::CallDirect           96     43.64%     43.64% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::CallIndirect            0      0.00%     43.64% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::DirectCond           97     44.09%     87.73% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::DirectUncond           27     12.27%    100.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::total          220                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::CallDirect           96     43.64%     43.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     43.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::DirectCond           97     44.09%     87.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::DirectUncond           27     12.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::total          220                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores13.core.branchPred.ras.pushes        10593                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores13.core.branchPred.ras.pops        10592                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores13.core.branchPred.ras.squashes         8461                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores13.core.branchPred.ras.used         2131                       # Number of times the RAS is the provider (Count)
board.processor.cores13.core.branchPred.ras.correct         2131                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores13.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores13.core.commit.commitSquashedInsts       183714                       # The number of squashed insts skipped by commit (Count)
board.processor.cores13.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores13.core.commit.branchMispredicts          158                       # The number of times a branch was mispredicted (Count)
board.processor.cores13.core.commit.numCommittedDist::samples      2571676                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::mean     0.050083                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::stdev     0.474843                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::0      2526696     98.25%     98.25% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::1        16920      0.66%     98.91% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::2        10589      0.41%     99.32% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::3         4611      0.18%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::4          232      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::5         8291      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::6           90      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::7           34      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::8         4213      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::total      2571676                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores13.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores13.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores13.core.commit.committedInstType_0::No_OpClass         2136      1.66%      1.66% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntAlu        80001     62.11%     63.77% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntMult         2050      1.59%     65.36% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntDiv            7      0.01%     65.37% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatAdd          129      0.10%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMult            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMisc          129      0.10%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShift            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAes            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::Matrix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemRead        31323     24.32%     89.89% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemWrite        12757      9.90%     99.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.80% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::total       128796                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.commitEligibleSamples         4213                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores13.core.commitStats0.numInsts        72539                       # Number of instructions committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numOps       128796                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numInstsNotNOP        72539                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores13.core.commitStats0.numOpsNotNOP       128796                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.commitStats0.cpi    35.809247                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores13.core.commitStats0.ipc     0.027926                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores13.core.commitStats0.numMemRefs        44342                       # Number of memory references committed (Count)
board.processor.cores13.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores13.core.commitStats0.numIntInsts       122177                       # Number of integer instructions (Count)
board.processor.cores13.core.commitStats0.numLoadInsts        31325                       # Number of load instructions (Count)
board.processor.cores13.core.commitStats0.numStoreInsts        13017                       # Number of store instructions (Count)
board.processor.cores13.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores13.core.commitStats0.committedInstType::No_OpClass         2136      1.66%      1.66% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntAlu        80001     62.11%     63.77% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntMult         2050      1.59%     65.36% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.37% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatAdd          129      0.10%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMisc          129      0.10%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::Matrix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemRead        31323     24.32%     89.89% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemWrite        12757      9.90%     99.80% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.80% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::total       128796                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedControl::IsControl         8878                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsDirectControl         6742                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsCondControl         4595                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores13.core.decode.idleCycles        19865                       # Number of cycles decode is idle (Cycle)
board.processor.cores13.core.decode.blockedCycles      2525946                       # Number of cycles decode is blocked (Cycle)
board.processor.cores13.core.decode.runCycles        34072                       # Number of cycles decode is running (Cycle)
board.processor.cores13.core.decode.unblockCycles        12670                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores13.core.decode.squashCycles         2225                       # Number of cycles decode is squashing (Cycle)
board.processor.cores13.core.decode.branchResolved        12853                       # Number of times decode resolved a branch (Count)
board.processor.cores13.core.decode.branchMispred          125                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores13.core.decode.decodedInsts       346356                       # Number of instructions handled by decode (Count)
board.processor.cores13.core.decode.squashedInsts          623                       # Number of squashed instructions handled by decode (Count)
board.processor.cores13.core.executeStats0.numInsts       219143                       # Number of executed instructions (Count)
board.processor.cores13.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores13.core.executeStats0.numBranches        13163                       # Number of branches executed (Count)
board.processor.cores13.core.executeStats0.numLoadInsts        52051                       # Number of load instructions executed (Count)
board.processor.cores13.core.executeStats0.numStoreInsts        17230                       # Number of stores executed (Count)
board.processor.cores13.core.executeStats0.instRate     0.084365                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.executeStats0.numCCRegReads        33756                       # Number of times the CC registers were read (Count)
board.processor.cores13.core.executeStats0.numCCRegWrites        47142                       # Number of times the CC registers were written (Count)
board.processor.cores13.core.executeStats0.numFpRegReads          670                       # Number of times the floating registers were read (Count)
board.processor.cores13.core.executeStats0.numFpRegWrites          401                       # Number of times the floating registers were written (Count)
board.processor.cores13.core.executeStats0.numIntRegReads       230936                       # Number of times the integer registers were read (Count)
board.processor.cores13.core.executeStats0.numIntRegWrites       175174                       # Number of times the integer registers were written (Count)
board.processor.cores13.core.executeStats0.numMemRefs        69281                       # Number of memory refs (Count)
board.processor.cores13.core.executeStats0.numMiscRegReads        99663                       # Number of times the Misc registers were read (Count)
board.processor.cores13.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores13.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores13.core.fetch.predictedBranches        19142                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores13.core.fetch.cycles      2555648                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores13.core.fetch.squashCycles         4696                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores13.core.fetch.miscStallCycles           55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores13.core.fetch.pendingTrapStallCycles          315                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores13.core.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores13.core.fetch.cacheLines        31608                       # Number of cache lines fetched (Count)
board.processor.cores13.core.fetch.icacheSquashes          119                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores13.core.fetch.nisnDist::samples      2594778                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::mean     0.159466                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::stdev     1.049352                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::0      2527319     97.40%     97.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::1           94      0.00%     97.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::2        10298      0.40%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::3          147      0.01%     97.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::4        14424      0.56%     98.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::5          154      0.01%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::6         2187      0.08%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::7          180      0.01%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::8        39975      1.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::total      2594778                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetchStats0.numInsts       235379                       # Number of instructions fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.fetchRate     0.090615                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.fetchStats0.numBranches        27988                       # Number of branches fetched (Count)
board.processor.cores13.core.fetchStats0.branchRate     0.010775                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetchStats0.icacheStallCycles        36403                       # ICache total stall cycles (Cycle)
board.processor.cores13.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores13.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores13.core.iew.squashCycles         2225                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores13.core.iew.blockCycles      2466878                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores13.core.iew.unblockCycles         4799                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores13.core.iew.dispatchedInsts       312750                       # Number of instructions dispatched to IQ (Count)
board.processor.cores13.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores13.core.iew.dispLoadInsts        80987                       # Number of dispatched load instructions (Count)
board.processor.cores13.core.iew.dispStoreInsts        25547                       # Number of dispatched store instructions (Count)
board.processor.cores13.core.iew.dispNonSpecInsts         4140                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores13.core.iew.iqFullEvents          423                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.lsqFullEvents          283                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores13.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores13.core.iew.predictedNotTakenIncorrect          169                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores13.core.iew.branchMispredicts          176                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores13.core.iew.instsToCommit       219095                       # Cumulative count of insts sent to commit (Count)
board.processor.cores13.core.iew.writebackCount       218922                       # Cumulative count of insts written-back (Count)
board.processor.cores13.core.iew.producerInst       158486                       # Number of instructions producing a value (Count)
board.processor.cores13.core.iew.consumerInst       224017                       # Number of instructions consuming a value (Count)
board.processor.cores13.core.iew.wbRate      0.084280                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores13.core.iew.wbFanout     0.707473                       # Average fanout of values written-back ((Count/Count))
board.processor.cores13.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores13.core.lsq0.forwLoads         4295                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores13.core.lsq0.squashedLoads        49662                       # Number of loads squashed (Count)
board.processor.cores13.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores13.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores13.core.lsq0.squashedStores        12530                       # Number of stores squashed (Count)
board.processor.cores13.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores13.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores13.core.lsq0.loadToUse::samples        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::mean    80.360862                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::stdev   293.976347                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::0-9        29111     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::10-19            8      0.03%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::20-29            2      0.01%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::40-49            1      0.00%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::50-59          127      0.41%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::60-69           17      0.05%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::80-89            8      0.03%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::150-159            1      0.00%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::200-209            1      0.00%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::230-239            1      0.00%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::240-249            1      0.00%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::260-269            6      0.02%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::overflows         2041      6.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::total        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.mmu.dtb.rdAccesses        52051                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses        17230                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses           82                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses           21                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses        31664                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses          122                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.rename.squashCycles         2225                       # Number of cycles rename is squashing (Cycle)
board.processor.cores13.core.rename.idleCycles        24201                       # Number of cycles rename is idle (Cycle)
board.processor.cores13.core.rename.blockCycles      2490614                       # Number of cycles rename is blocking (Cycle)
board.processor.cores13.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores13.core.rename.runCycles        40226                       # Number of cycles rename is running (Cycle)
board.processor.cores13.core.rename.unblockCycles        37512                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores13.core.rename.renamedInsts       329625                       # Number of instructions processed by rename (Count)
board.processor.cores13.core.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores13.core.rename.IQFullEvents        26447                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores13.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores13.core.rename.SQFullEvents         8758                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores13.core.rename.renamedOperands       471337                       # Number of destination operands rename has renamed (Count)
board.processor.cores13.core.rename.lookups       976272                       # Number of register rename lookups that rename has made (Count)
board.processor.cores13.core.rename.intLookups       376685                       # Number of integer rename lookups (Count)
board.processor.cores13.core.rename.fpLookups          675                       # Number of floating rename lookups (Count)
board.processor.cores13.core.rename.committedMaps       182794                       # Number of HB maps that are committed (Count)
board.processor.cores13.core.rename.undoneMaps       288543                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores13.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores13.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores13.core.rename.skidInsts        63571                       # count of insts added to the skid buffer (Count)
board.processor.cores13.core.rob.reads        2879817                       # The number of ROB reads (Count)
board.processor.cores13.core.rob.writes        648122                       # The number of ROB writes (Count)
board.processor.cores13.core.thread_0.numInsts        72539                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps       128796                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles        2592714                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.cpi            35.742345                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores14.core.ipc             0.027978                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.instsAdded        300189                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores14.core.nonSpecInstsAdded        12423                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores14.core.instsIssued       219200                       # Number of instructions issued (Count)
board.processor.cores14.core.squashedInstsIssued            1                       # Number of squashed instructions issued (Count)
board.processor.cores14.core.squashedInstsExamined       183816                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores14.core.squashedOperandsExamined       343526                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores14.core.squashedNonSpecRemoved         6228                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores14.core.numIssuedDist::samples      2589827                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::mean     0.084639                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::stdev     0.542345                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::0      2508842     96.87%     96.87% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::1        23841      0.92%     97.79% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::2        17103      0.66%     98.45% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::3        12420      0.48%     98.93% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::4        18801      0.73%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::5         6446      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::6          189      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::7         2155      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::8           30      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::total      2589827                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntAlu           48      0.47%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShift            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShiftAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAes            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAesMix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma3            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdPredAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::Matrix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixMov            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixOP            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemRead         6137     59.71%     60.18% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemWrite         4093     39.82%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statIssuedInstType_0::No_OpClass         4254      1.94%      1.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntAlu       141277     64.45%     66.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntMult         4099      1.87%     68.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntDiv            7      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatAdd          132      0.06%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMult            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMisc          132      0.06%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShift            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAes            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::Matrix            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemRead        52064     23.75%     92.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemWrite        16963      7.74%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemWrite          268      0.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::total       219200                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.issueRate       0.084545                       # Inst issue rate ((Count/Cycle))
board.processor.cores14.core.fuBusy             10278                       # FU busy when requested (Count)
board.processor.cores14.core.fuBusyRate      0.046889                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores14.core.intInstQueueReads      3037172                       # Number of integer instruction queue reads (Count)
board.processor.cores14.core.intInstQueueWrites       497799                       # Number of integer instruction queue writes (Count)
board.processor.cores14.core.intInstQueueWakeupAccesses       218154                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores14.core.fpInstQueueReads         1334                       # Number of floating instruction queue reads (Count)
board.processor.cores14.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores14.core.fpInstQueueWakeupAccesses          663                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores14.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores14.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores14.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores14.core.intAluAccesses       224557                       # Number of integer alu accesses (Count)
board.processor.cores14.core.fpAluAccesses          667                       # Number of floating point alu accesses (Count)
board.processor.cores14.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.numSquashedInsts          190                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores14.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores14.core.timesIdled            84                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores14.core.idleCycles          2887                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores14.core.quiesceCycles       917140                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores14.core.MemDepUnit__0.insertedLoads        80979                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.insertedStores        25538                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingLoads        57453                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingStores        16480                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::Return         6362     22.76%     22.76% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::CallDirect         6323     22.62%     45.39% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::CallIndirect           18      0.06%     45.45% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::DirectCond        15157     54.23%     99.68% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::DirectUncond           89      0.32%    100.00% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::total        27949                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::Return         4231     22.19%     22.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::CallDirect         4196     22.00%     44.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::DirectCond        10562     55.38%     99.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::DirectUncond           69      0.36%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::total        19071                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::Return            1      0.43%      0.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::CallDirect           96     41.74%     42.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::CallIndirect            5      2.17%     44.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::DirectCond          100     43.48%     87.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::DirectUncond           28     12.17%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::total          230                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::Return         2131     24.00%     24.00% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::CallDirect         2127     23.96%     47.96% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::CallIndirect            5      0.06%     48.02% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::DirectCond         4595     51.76%     99.77% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::DirectUncond           20      0.23%    100.00% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::total         8878                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::CallDirect           65     37.36%     37.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::CallIndirect            5      2.87%     40.23% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::DirectCond           92     52.87%     93.10% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::DirectUncond           12      6.90%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::total          174                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.targetProvider_0::NoTarget         8843     31.64%     31.64% # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::BTB        12747     45.61%     77.25% # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::RAS         6359     22.75%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::total        27949                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetWrong_0::NoBranch          220     96.92%     96.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::Return            6      2.64%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::CallDirect            1      0.44%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::total          227                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.condPredicted        15157                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condPredictedTaken         6667                       # Number of conditional branches predicted as taken (Count)
board.processor.cores14.core.branchPred.condIncorrect          230                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.predTakenBTBMiss          148                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores14.core.branchPred.NotTakenMispredicted          225                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores14.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores14.core.branchPred.BTBLookups        27949                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBUpdates          219                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.BTBHits        12799                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio     0.457941                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.BTBMispredicted          186                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores14.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::Return         6362     22.76%     22.76% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::CallDirect         6323     22.62%     45.39% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::CallIndirect           18      0.06%     45.45% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::DirectCond        15157     54.23%     99.68% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::DirectUncond           89      0.32%    100.00% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::total        27949                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::Return         6362     41.99%     41.99% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::CallDirect          143      0.94%     42.94% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.06% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::DirectCond         8575     56.60%     99.66% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::DirectUncond           52      0.34%    100.00% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::total        15150                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::CallDirect           96     43.84%     43.84% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::CallIndirect            0      0.00%     43.84% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::DirectCond           95     43.38%     87.21% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::DirectUncond           28     12.79%    100.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::total          219                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::CallDirect           96     43.84%     43.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     43.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::DirectCond           95     43.38%     87.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::DirectUncond           28     12.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::total          219                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores14.core.branchPred.ras.pushes        10572                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores14.core.branchPred.ras.pops        10571                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores14.core.branchPred.ras.squashes         8440                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores14.core.branchPred.ras.used         2131                       # Number of times the RAS is the provider (Count)
board.processor.cores14.core.branchPred.ras.correct         2131                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores14.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores14.core.commit.commitSquashedInsts       183621                       # The number of squashed insts skipped by commit (Count)
board.processor.cores14.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores14.core.commit.branchMispredicts          144                       # The number of times a branch was mispredicted (Count)
board.processor.cores14.core.commit.numCommittedDist::samples      2566757                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::mean     0.050178                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::stdev     0.475198                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::0      2521767     98.25%     98.25% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::1        16923      0.66%     98.91% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::2        10593      0.41%     99.32% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::3         4611      0.18%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::4          239      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::5         8289      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::6           96      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::7           35      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::8         4204      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::total      2566757                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores14.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores14.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores14.core.commit.committedInstType_0::No_OpClass         2136      1.66%      1.66% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntAlu        80001     62.11%     63.77% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntMult         2050      1.59%     65.36% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntDiv            7      0.01%     65.37% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatAdd          129      0.10%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMult            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMisc          129      0.10%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShift            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAes            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::Matrix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemRead        31323     24.32%     89.89% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemWrite        12757      9.90%     99.80% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.80% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::total       128796                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.commitEligibleSamples         4204                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores14.core.commitStats0.numInsts        72539                       # Number of instructions committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numOps       128796                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numInstsNotNOP        72539                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores14.core.commitStats0.numOpsNotNOP       128796                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.commitStats0.cpi    35.742345                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores14.core.commitStats0.ipc     0.027978                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores14.core.commitStats0.numMemRefs        44342                       # Number of memory references committed (Count)
board.processor.cores14.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores14.core.commitStats0.numIntInsts       122177                       # Number of integer instructions (Count)
board.processor.cores14.core.commitStats0.numLoadInsts        31325                       # Number of load instructions (Count)
board.processor.cores14.core.commitStats0.numStoreInsts        13017                       # Number of store instructions (Count)
board.processor.cores14.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores14.core.commitStats0.committedInstType::No_OpClass         2136      1.66%      1.66% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntAlu        80001     62.11%     63.77% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntMult         2050      1.59%     65.36% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.37% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatAdd          129      0.10%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMisc          129      0.10%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::Matrix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemRead        31323     24.32%     89.89% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemWrite        12757      9.90%     99.80% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.80% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::total       128796                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedControl::IsControl         8878                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsDirectControl         6742                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsCondControl         4595                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores14.core.decode.idleCycles        19786                       # Number of cycles decode is idle (Cycle)
board.processor.cores14.core.decode.blockedCycles      2521111                       # Number of cycles decode is blocked (Cycle)
board.processor.cores14.core.decode.runCycles        34052                       # Number of cycles decode is running (Cycle)
board.processor.cores14.core.decode.unblockCycles        12667                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores14.core.decode.squashCycles         2211                       # Number of cycles decode is squashing (Cycle)
board.processor.cores14.core.decode.branchResolved        12836                       # Number of times decode resolved a branch (Count)
board.processor.cores14.core.decode.branchMispred          126                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores14.core.decode.decodedInsts       346202                       # Number of instructions handled by decode (Count)
board.processor.cores14.core.decode.squashedInsts          638                       # Number of squashed instructions handled by decode (Count)
board.processor.cores14.core.executeStats0.numInsts       219010                       # Number of executed instructions (Count)
board.processor.cores14.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores14.core.executeStats0.numBranches        13149                       # Number of branches executed (Count)
board.processor.cores14.core.executeStats0.numLoadInsts        52038                       # Number of load instructions executed (Count)
board.processor.cores14.core.executeStats0.numStoreInsts        17212                       # Number of stores executed (Count)
board.processor.cores14.core.executeStats0.instRate     0.084471                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.executeStats0.numCCRegReads        33763                       # Number of times the CC registers were read (Count)
board.processor.cores14.core.executeStats0.numCCRegWrites        47108                       # Number of times the CC registers were written (Count)
board.processor.cores14.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores14.core.executeStats0.numFpRegWrites          399                       # Number of times the floating registers were written (Count)
board.processor.cores14.core.executeStats0.numIntRegReads       230822                       # Number of times the integer registers were read (Count)
board.processor.cores14.core.executeStats0.numIntRegWrites       175112                       # Number of times the integer registers were written (Count)
board.processor.cores14.core.executeStats0.numMemRefs        69250                       # Number of memory refs (Count)
board.processor.cores14.core.executeStats0.numMiscRegReads        99607                       # Number of times the Misc registers were read (Count)
board.processor.cores14.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores14.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores14.core.fetch.predictedBranches        19106                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores14.core.fetch.cycles      2550882                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores14.core.fetch.squashCycles         4670                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores14.core.fetch.miscStallCycles           43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores14.core.fetch.pendingTrapStallCycles          245                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores14.core.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores14.core.fetch.cacheLines        31593                       # Number of cache lines fetched (Count)
board.processor.cores14.core.fetch.icacheSquashes          119                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores14.core.fetch.nisnDist::samples      2589827                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::mean     0.159650                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::stdev     1.049976                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::0      2522418     97.40%     97.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::1           93      0.00%     97.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::2        10298      0.40%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::3          145      0.01%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::4        14427      0.56%     98.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::5          147      0.01%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::6         2161      0.08%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::7          171      0.01%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::8        39967      1.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::total      2589827                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetchStats0.numInsts       235186                       # Number of instructions fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.fetchRate     0.090710                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.fetchStats0.numBranches        27949                       # Number of branches fetched (Count)
board.processor.cores14.core.fetchStats0.branchRate     0.010780                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetchStats0.icacheStallCycles        36313                       # ICache total stall cycles (Cycle)
board.processor.cores14.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores14.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores14.core.iew.squashCycles         2211                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores14.core.iew.blockCycles      2462834                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores14.core.iew.unblockCycles         4746                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores14.core.iew.dispatchedInsts       312612                       # Number of instructions dispatched to IQ (Count)
board.processor.cores14.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores14.core.iew.dispLoadInsts        80979                       # Number of dispatched load instructions (Count)
board.processor.cores14.core.iew.dispStoreInsts        25538                       # Number of dispatched store instructions (Count)
board.processor.cores14.core.iew.dispNonSpecInsts         4141                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores14.core.iew.iqFullEvents          418                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.lsqFullEvents          232                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores14.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores14.core.iew.predictedNotTakenIncorrect          157                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores14.core.iew.branchMispredicts          164                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores14.core.iew.instsToCommit       218963                       # Cumulative count of insts sent to commit (Count)
board.processor.cores14.core.iew.writebackCount       218817                       # Cumulative count of insts written-back (Count)
board.processor.cores14.core.iew.producerInst       158446                       # Number of instructions producing a value (Count)
board.processor.cores14.core.iew.consumerInst       223963                       # Number of instructions consuming a value (Count)
board.processor.cores14.core.iew.wbRate      0.084397                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores14.core.iew.wbFanout     0.707465                       # Average fanout of values written-back ((Count/Count))
board.processor.cores14.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores14.core.lsq0.forwLoads         4288                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores14.core.lsq0.squashedLoads        49654                       # Number of loads squashed (Count)
board.processor.cores14.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores14.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores14.core.lsq0.squashedStores        12521                       # Number of stores squashed (Count)
board.processor.cores14.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores14.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores14.core.lsq0.loadToUse::samples        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::mean    80.233296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::stdev   293.715629                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::0-9        29110     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::10-19            6      0.02%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::40-49            4      0.01%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::50-59           72      0.23%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::60-69           72      0.23%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::80-89            9      0.03%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::110-119            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::120-129            1      0.00%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::150-159            1      0.00%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::180-189            4      0.01%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::230-239            1      0.00%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::240-249            1      0.00%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::260-269            7      0.02%     93.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::overflows         2036      6.50%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::total        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.mmu.dtb.rdAccesses        52038                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses        17212                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses           84                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses           25                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses        31637                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses          115                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.rename.squashCycles         2211                       # Number of cycles rename is squashing (Cycle)
board.processor.cores14.core.rename.idleCycles        24117                       # Number of cycles rename is idle (Cycle)
board.processor.cores14.core.rename.blockCycles      2486530                       # Number of cycles rename is blocking (Cycle)
board.processor.cores14.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores14.core.rename.runCycles        40202                       # Number of cycles rename is running (Cycle)
board.processor.cores14.core.rename.unblockCycles        36767                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores14.core.rename.renamedInsts       329479                       # Number of instructions processed by rename (Count)
board.processor.cores14.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores14.core.rename.IQFullEvents        26482                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores14.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores14.core.rename.SQFullEvents         7984                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores14.core.rename.renamedOperands       471151                       # Number of destination operands rename has renamed (Count)
board.processor.cores14.core.rename.lookups       975974                       # Number of register rename lookups that rename has made (Count)
board.processor.cores14.core.rename.intLookups       376569                       # Number of integer rename lookups (Count)
board.processor.cores14.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores14.core.rename.committedMaps       182794                       # Number of HB maps that are committed (Count)
board.processor.cores14.core.rename.undoneMaps       288357                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores14.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores14.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores14.core.rename.skidInsts        63530                       # count of insts added to the skid buffer (Count)
board.processor.cores14.core.rob.reads        2874814                       # The number of ROB reads (Count)
board.processor.cores14.core.rob.writes        647904                       # The number of ROB writes (Count)
board.processor.cores14.core.thread_0.numInsts        72539                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps       128796                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles        2588062                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.cpi            35.678214                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores15.core.ipc             0.028028                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.instsAdded        300114                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores15.core.nonSpecInstsAdded        12417                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores15.core.instsIssued       219172                       # Number of instructions issued (Count)
board.processor.cores15.core.squashedInstsIssued            1                       # Number of squashed instructions issued (Count)
board.processor.cores15.core.squashedInstsExamined       183735                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores15.core.squashedOperandsExamined       343334                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores15.core.squashedNonSpecRemoved         6222                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores15.core.numIssuedDist::samples      2585466                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::mean     0.084771                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::stdev     0.542693                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::0      2504489     96.87%     96.87% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::1        23826      0.92%     97.79% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::2        17099      0.66%     98.45% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::3        12448      0.48%     98.93% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::4        18791      0.73%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::5         6448      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::6          184      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::7         2152      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::8           29      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::total      2585466                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntAlu           48      0.47%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShift            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShiftAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAes            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAesMix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma3            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdPredAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::Matrix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixMov            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixOP            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemRead         6138     59.70%     60.16% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemWrite         4096     39.84%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statIssuedInstType_0::No_OpClass         4241      1.94%      1.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntAlu       141251     64.45%     66.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntMult         4099      1.87%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntDiv            7      0.00%     68.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatAdd          132      0.06%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMult            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMisc          132      0.06%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMult            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShift            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAes            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::Matrix            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemRead        52071     23.76%     92.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemWrite        16967      7.74%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemWrite          268      0.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::total       219172                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.issueRate       0.084686                       # Inst issue rate ((Count/Cycle))
board.processor.cores15.core.fuBusy             10282                       # FU busy when requested (Count)
board.processor.cores15.core.fuBusyRate      0.046913                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores15.core.intInstQueueReads      3032759                       # Number of integer instruction queue reads (Count)
board.processor.cores15.core.intInstQueueWrites       497637                       # Number of integer instruction queue writes (Count)
board.processor.cores15.core.intInstQueueWakeupAccesses       218140                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores15.core.fpInstQueueReads         1334                       # Number of floating instruction queue reads (Count)
board.processor.cores15.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores15.core.fpInstQueueWakeupAccesses          663                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores15.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores15.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores15.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores15.core.intAluAccesses       224546                       # Number of integer alu accesses (Count)
board.processor.cores15.core.fpAluAccesses          667                       # Number of floating point alu accesses (Count)
board.processor.cores15.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.numSquashedInsts          186                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores15.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores15.core.timesIdled            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores15.core.idleCycles          2596                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores15.core.quiesceCycles       923315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores15.core.MemDepUnit__0.insertedLoads        80969                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.insertedStores        25539                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingLoads        57445                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingStores        16483                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::Return         6362     22.77%     22.77% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::CallDirect         6328     22.65%     45.41% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::CallIndirect           18      0.06%     45.48% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::DirectCond        15147     54.20%     99.68% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::DirectUncond           89      0.32%    100.00% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::total        27944                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::Return         4231     22.19%     22.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::CallDirect         4201     22.03%     44.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::DirectCond        10552     55.34%     99.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::DirectUncond           69      0.36%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::total        19066                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::Return            1      0.43%      0.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::CallDirect           99     42.49%     42.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::CallIndirect            6      2.58%     45.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::DirectCond          100     42.92%     88.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::DirectUncond           27     11.59%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::total          233                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::Return         2131     24.00%     24.00% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::CallDirect         2127     23.96%     47.96% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::CallIndirect            5      0.06%     48.02% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::DirectCond         4595     51.76%     99.77% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::DirectUncond           20      0.23%    100.00% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::total         8878                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::CallDirect           65     37.36%     37.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::CallIndirect            5      2.87%     40.23% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::DirectCond           92     52.87%     93.10% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::DirectUncond           12      6.90%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::total          174                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.targetProvider_0::NoTarget         8840     31.63%     31.63% # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::BTB        12745     45.61%     77.24% # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::RAS         6359     22.76%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::total        27944                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetWrong_0::NoBranch          223     96.96%     96.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::Return            6      2.61%     99.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::CallDirect            1      0.43%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::total          230                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.condPredicted        15147                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condPredictedTaken         6666                       # Number of conditional branches predicted as taken (Count)
board.processor.cores15.core.branchPred.condIncorrect          233                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.predTakenBTBMiss          150                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores15.core.branchPred.NotTakenMispredicted          228                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores15.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores15.core.branchPred.BTBLookups        27944                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBUpdates          221                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.BTBHits        12798                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio     0.457987                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.BTBMispredicted          188                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores15.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::Return         6362     22.77%     22.77% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::CallDirect         6328     22.65%     45.41% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::CallIndirect           18      0.06%     45.48% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::DirectCond        15147     54.20%     99.68% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::DirectUncond           89      0.32%    100.00% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::total        27944                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::Return         6362     42.00%     42.00% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::CallDirect          148      0.98%     42.98% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.10% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::DirectCond         8566     56.56%     99.66% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::DirectUncond           52      0.34%    100.00% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::total        15146                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::CallDirect           99     44.80%     44.80% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.80% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::DirectCond           95     42.99%     87.78% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::DirectUncond           27     12.22%    100.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::total          221                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::CallDirect           99     44.80%     44.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::DirectCond           95     42.99%     87.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::DirectUncond           27     12.22%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::total          221                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.indirectRecords           24                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores15.core.branchPred.ras.pushes        10577                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores15.core.branchPred.ras.pops        10576                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores15.core.branchPred.ras.squashes         8445                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores15.core.branchPred.ras.used         2131                       # Number of times the RAS is the provider (Count)
board.processor.cores15.core.branchPred.ras.correct         2131                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores15.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores15.core.commit.commitSquashedInsts       183535                       # The number of squashed insts skipped by commit (Count)
board.processor.cores15.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores15.core.commit.branchMispredicts          131                       # The number of times a branch was mispredicted (Count)
board.processor.cores15.core.commit.numCommittedDist::samples      2562414                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::mean     0.050264                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::stdev     0.475752                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::0      2517442     98.24%     98.24% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::1        16918      0.66%     98.91% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::2        10585      0.41%     99.32% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::3         4609      0.18%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::4          229      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::5         8287      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::6           93      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::7           36      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::8         4215      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::total      2562414                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores15.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores15.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores15.core.commit.committedInstType_0::No_OpClass         2136      1.66%      1.66% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntAlu        80001     62.11%     63.77% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntMult         2050      1.59%     65.36% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntDiv            7      0.01%     65.37% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatAdd          129      0.10%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMult            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMisc          129      0.10%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShift            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAes            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::Matrix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemRead        31323     24.32%     89.89% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemWrite        12757      9.90%     99.80% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.80% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::total       128796                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.commitEligibleSamples         4215                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores15.core.commitStats0.numInsts        72539                       # Number of instructions committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numOps       128796                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numInstsNotNOP        72539                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores15.core.commitStats0.numOpsNotNOP       128796                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.commitStats0.cpi    35.678214                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores15.core.commitStats0.ipc     0.028028                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores15.core.commitStats0.numMemRefs        44342                       # Number of memory references committed (Count)
board.processor.cores15.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores15.core.commitStats0.numIntInsts       122177                       # Number of integer instructions (Count)
board.processor.cores15.core.commitStats0.numLoadInsts        31325                       # Number of load instructions (Count)
board.processor.cores15.core.commitStats0.numStoreInsts        13017                       # Number of store instructions (Count)
board.processor.cores15.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores15.core.commitStats0.committedInstType::No_OpClass         2136      1.66%      1.66% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntAlu        80001     62.11%     63.77% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntMult         2050      1.59%     65.36% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.37% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatAdd          129      0.10%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMisc          129      0.10%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::Matrix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemRead        31323     24.32%     89.89% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemWrite        12757      9.90%     99.80% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.80% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::total       128796                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedControl::IsControl         8878                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsDirectControl         6742                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsCondControl         4595                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores15.core.decode.idleCycles        19746                       # Number of cycles decode is idle (Cycle)
board.processor.cores15.core.decode.blockedCycles      2516836                       # Number of cycles decode is blocked (Cycle)
board.processor.cores15.core.decode.runCycles        34017                       # Number of cycles decode is running (Cycle)
board.processor.cores15.core.decode.unblockCycles        12669                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores15.core.decode.squashCycles         2198                       # Number of cycles decode is squashing (Cycle)
board.processor.cores15.core.decode.branchResolved        12836                       # Number of times decode resolved a branch (Count)
board.processor.cores15.core.decode.branchMispred          128                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores15.core.decode.decodedInsts       346095                       # Number of instructions handled by decode (Count)
board.processor.cores15.core.decode.squashedInsts          637                       # Number of squashed instructions handled by decode (Count)
board.processor.cores15.core.executeStats0.numInsts       218986                       # Number of executed instructions (Count)
board.processor.cores15.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores15.core.executeStats0.numBranches        13147                       # Number of branches executed (Count)
board.processor.cores15.core.executeStats0.numLoadInsts        52046                       # Number of load instructions executed (Count)
board.processor.cores15.core.executeStats0.numStoreInsts        17216                       # Number of stores executed (Count)
board.processor.cores15.core.executeStats0.instRate     0.084614                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.executeStats0.numCCRegReads        33736                       # Number of times the CC registers were read (Count)
board.processor.cores15.core.executeStats0.numCCRegWrites        47096                       # Number of times the CC registers were written (Count)
board.processor.cores15.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores15.core.executeStats0.numFpRegWrites          399                       # Number of times the floating registers were written (Count)
board.processor.cores15.core.executeStats0.numIntRegReads       230821                       # Number of times the integer registers were read (Count)
board.processor.cores15.core.executeStats0.numIntRegWrites       175095                       # Number of times the integer registers were written (Count)
board.processor.cores15.core.executeStats0.numMemRefs        69262                       # Number of memory refs (Count)
board.processor.cores15.core.executeStats0.numMiscRegReads        99610                       # Number of times the Misc registers were read (Count)
board.processor.cores15.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores15.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores15.core.fetch.predictedBranches        19104                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores15.core.fetch.cycles      2546529                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores15.core.fetch.squashCycles         4648                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores15.core.fetch.miscStallCycles           28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores15.core.fetch.pendingTrapStallCycles          163                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores15.core.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores15.core.fetch.cacheLines        31596                       # Number of cache lines fetched (Count)
board.processor.cores15.core.fetch.icacheSquashes          124                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores15.core.fetch.nisnDist::samples      2585466                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::mean     0.159912                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::stdev     1.050803                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::0      2518058     97.39%     97.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::1           90      0.00%     97.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::2        10300      0.40%     97.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::3          148      0.01%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::4        14428      0.56%     98.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::5          147      0.01%     98.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::6         2161      0.08%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::7          171      0.01%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::8        39963      1.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::total      2585466                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetchStats0.numInsts       235184                       # Number of instructions fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.fetchRate     0.090873                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.fetchStats0.numBranches        27944                       # Number of branches fetched (Count)
board.processor.cores15.core.fetchStats0.branchRate     0.010797                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetchStats0.icacheStallCycles        36413                       # ICache total stall cycles (Cycle)
board.processor.cores15.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores15.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores15.core.iew.squashCycles         2198                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores15.core.iew.blockCycles      2457582                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores15.core.iew.unblockCycles         5571                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores15.core.iew.dispatchedInsts       312531                       # Number of instructions dispatched to IQ (Count)
board.processor.cores15.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores15.core.iew.dispLoadInsts        80969                       # Number of dispatched load instructions (Count)
board.processor.cores15.core.iew.dispStoreInsts        25539                       # Number of dispatched store instructions (Count)
board.processor.cores15.core.iew.dispNonSpecInsts         4139                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores15.core.iew.iqFullEvents          417                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.lsqFullEvents         1058                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores15.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores15.core.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores15.core.iew.branchMispredicts          151                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores15.core.iew.instsToCommit       218935                       # Cumulative count of insts sent to commit (Count)
board.processor.cores15.core.iew.writebackCount       218803                       # Cumulative count of insts written-back (Count)
board.processor.cores15.core.iew.producerInst       158415                       # Number of instructions producing a value (Count)
board.processor.cores15.core.iew.consumerInst       223922                       # Number of instructions consuming a value (Count)
board.processor.cores15.core.iew.wbRate      0.084543                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores15.core.iew.wbFanout     0.707456                       # Average fanout of values written-back ((Count/Count))
board.processor.cores15.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores15.core.lsq0.forwLoads         4306                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores15.core.lsq0.squashedLoads        49644                       # Number of loads squashed (Count)
board.processor.cores15.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores15.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores15.core.lsq0.squashedStores        12522                       # Number of stores squashed (Count)
board.processor.cores15.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores15.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores15.core.lsq0.loadToUse::samples        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::mean    80.075275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::stdev   293.410640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::0-9        29106     92.92%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::10-19            1      0.00%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::20-29            2      0.01%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::30-39            1      0.00%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::40-49            8      0.03%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::50-59           41      0.13%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::60-69          105      0.34%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::80-89            9      0.03%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::90-99            3      0.01%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::110-119            3      0.01%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::150-159            1      0.00%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::180-189            5      0.02%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::230-239            1      0.00%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::240-249            1      0.00%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::260-269            8      0.03%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::290-299            1      0.00%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::overflows         2029      6.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::total        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.mmu.dtb.rdAccesses        52046                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses        17216                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses           94                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses           25                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses        31625                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses          109                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.rename.squashCycles         2198                       # Number of cycles rename is squashing (Cycle)
board.processor.cores15.core.rename.idleCycles        24073                       # Number of cycles rename is idle (Cycle)
board.processor.cores15.core.rename.blockCycles      2482093                       # Number of cycles rename is blocking (Cycle)
board.processor.cores15.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores15.core.rename.runCycles        40175                       # Number of cycles rename is running (Cycle)
board.processor.cores15.core.rename.unblockCycles        36927                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores15.core.rename.renamedInsts       329393                       # Number of instructions processed by rename (Count)
board.processor.cores15.core.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores15.core.rename.IQFullEvents        26462                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores15.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores15.core.rename.SQFullEvents         8160                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores15.core.rename.renamedOperands       471037                       # Number of destination operands rename has renamed (Count)
board.processor.cores15.core.rename.lookups       975718                       # Number of register rename lookups that rename has made (Count)
board.processor.cores15.core.rename.intLookups       376492                       # Number of integer rename lookups (Count)
board.processor.cores15.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores15.core.rename.committedMaps       182794                       # Number of HB maps that are committed (Count)
board.processor.cores15.core.rename.undoneMaps       288243                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores15.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores15.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores15.core.rename.skidInsts        63529                       # count of insts added to the skid buffer (Count)
board.processor.cores15.core.rob.reads        2870374                       # The number of ROB reads (Count)
board.processor.cores15.core.rob.writes        647714                       # The number of ROB writes (Count)
board.processor.cores15.core.thread_0.numInsts        72539                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps       128796                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores16.core.numCycles        2582652                       # Number of cpu cycles simulated (Cycle)
board.processor.cores16.core.cpi            35.603634                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores16.core.ipc             0.028087                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores16.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores16.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores16.core.instsAdded        300131                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores16.core.nonSpecInstsAdded        12417                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores16.core.instsIssued       219193                       # Number of instructions issued (Count)
board.processor.cores16.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores16.core.squashedInstsExamined       183752                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores16.core.squashedOperandsExamined       343247                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores16.core.squashedNonSpecRemoved         6222                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores16.core.numIssuedDist::samples      2580005                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::mean     0.084958                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::stdev     0.543333                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::0      2499026     96.86%     96.86% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::1        23834      0.92%     97.79% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::2        17097      0.66%     98.45% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::3        12436      0.48%     98.93% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::4        18788      0.73%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::5         6449      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::6          194      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::7         2152      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::8           29      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::total      2580005                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntAlu           63      0.61%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntMult            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntDiv            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatAdd            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCmp            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCvt            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMult            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMultAcc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatDiv            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMisc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatSqrt            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAdd            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAddAcc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAlu            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCmp            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCvt            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMisc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMult            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMultAcc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShift            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShiftAcc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdDiv            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSqrt            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAdd            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAlu            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCmp            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCvt            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatDiv            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMisc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMult            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAdd            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAlu            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceCmp            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAes            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAesMix            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma2            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma3            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdPredAlu            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::Matrix            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixMov            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixOP            0      0.00%      0.61% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemRead         6137     59.61%     60.22% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemWrite         4095     39.78%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statIssuedInstType_0::No_OpClass         4251      1.94%      1.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntAlu       141277     64.45%     66.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntMult         4099      1.87%     68.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntDiv            7      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatAdd          132      0.06%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMult            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMisc          132      0.06%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShift            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAes            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::Matrix            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemRead        52060     23.75%     92.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemWrite        16963      7.74%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemWrite          268      0.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::total       219193                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.issueRate       0.084871                       # Inst issue rate ((Count/Cycle))
board.processor.cores16.core.fuBusy             10295                       # FU busy when requested (Count)
board.processor.cores16.core.fuBusyRate      0.046968                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores16.core.intInstQueueReads      3027368                       # Number of integer instruction queue reads (Count)
board.processor.cores16.core.intInstQueueWrites       497671                       # Number of integer instruction queue writes (Count)
board.processor.cores16.core.intInstQueueWakeupAccesses       218138                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores16.core.fpInstQueueReads         1334                       # Number of floating instruction queue reads (Count)
board.processor.cores16.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores16.core.fpInstQueueWakeupAccesses          663                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores16.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores16.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores16.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores16.core.intAluAccesses       224570                       # Number of integer alu accesses (Count)
board.processor.cores16.core.fpAluAccesses          667                       # Number of floating point alu accesses (Count)
board.processor.cores16.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.numSquashedInsts          186                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores16.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores16.core.timesIdled            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores16.core.idleCycles          2647                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores16.core.quiesceCycles       929322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores16.core.MemDepUnit__0.insertedLoads        80952                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.insertedStores        25526                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingLoads        57438                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingStores        16477                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::Return         6360     22.75%     22.75% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::CallDirect         6322     22.62%     45.37% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::CallIndirect           18      0.06%     45.44% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::DirectCond        15137     54.16%     99.60% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::DirectUncond          113      0.40%    100.00% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::total        27950                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::Return         4229     22.17%     22.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::CallDirect         4195     22.00%     44.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::DirectCond        10542     55.27%     99.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::DirectUncond           93      0.49%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::total        19072                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::Return            1      0.43%      0.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::CallDirect           97     41.81%     42.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::CallIndirect            5      2.16%     44.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::DirectCond          102     43.97%     88.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::DirectUncond           27     11.64%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::total          232                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::Return         2131     24.00%     24.00% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::CallDirect         2127     23.96%     47.96% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::CallIndirect            5      0.06%     48.02% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::DirectCond         4595     51.76%     99.77% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::DirectUncond           20      0.23%    100.00% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::total         8878                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::CallDirect           65     37.36%     37.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::CallIndirect            5      2.87%     40.23% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::DirectCond           92     52.87%     93.10% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::DirectUncond           12      6.90%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::total          174                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.targetProvider_0::NoTarget         8823     31.57%     31.57% # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::BTB        12770     45.69%     77.26% # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::RAS         6357     22.74%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::total        27950                       # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetWrong_0::NoBranch          221     96.51%     96.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::Return            7      3.06%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::CallDirect            1      0.44%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::total          229                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.condPredicted        15137                       # Number of conditional branches predicted (Count)
board.processor.cores16.core.branchPred.condPredictedTaken         6660                       # Number of conditional branches predicted as taken (Count)
board.processor.cores16.core.branchPred.condIncorrect          232                       # Number of conditional branches incorrect (Count)
board.processor.cores16.core.branchPred.predTakenBTBMiss          147                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores16.core.branchPred.NotTakenMispredicted          226                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores16.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores16.core.branchPred.BTBLookups        27950                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.BTBUpdates          220                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.BTBHits        12824                       # Number of BTB hits (Count)
board.processor.cores16.core.branchPred.BTBHitRatio     0.458819                       # BTB Hit Ratio (Ratio)
board.processor.cores16.core.branchPred.BTBMispredicted          186                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores16.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores16.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores16.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores16.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores16.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::Return         6360     22.75%     22.75% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::CallDirect         6322     22.62%     45.37% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::CallIndirect           18      0.06%     45.44% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::DirectCond        15137     54.16%     99.60% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::DirectUncond          113      0.40%    100.00% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::total        27950                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::Return         6360     42.05%     42.05% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::CallDirect          142      0.94%     42.99% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.10% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::DirectCond         8556     56.56%     99.67% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::DirectUncond           50      0.33%    100.00% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::total        15126                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::CallDirect           97     44.09%     44.09% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.09% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::DirectCond           96     43.64%     87.73% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::DirectUncond           27     12.27%    100.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::total          220                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::CallDirect           97     44.09%     44.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::DirectCond           96     43.64%     87.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::DirectUncond           27     12.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::total          220                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores16.core.branchPred.ras.pushes        10569                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores16.core.branchPred.ras.pops        10568                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores16.core.branchPred.ras.squashes         8437                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores16.core.branchPred.ras.used         2131                       # Number of times the RAS is the provider (Count)
board.processor.cores16.core.branchPred.ras.correct         2131                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores16.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores16.core.commit.commitSquashedInsts       183522                       # The number of squashed insts skipped by commit (Count)
board.processor.cores16.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores16.core.commit.branchMispredicts          142                       # The number of times a branch was mispredicted (Count)
board.processor.cores16.core.commit.numCommittedDist::samples      2556942                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::mean     0.050371                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::stdev     0.476153                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::0      2511955     98.24%     98.24% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::1        16922      0.66%     98.90% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::2        10591      0.41%     99.32% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::3         4623      0.18%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::4          226      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::5         8288      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::6           90      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::7           37      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::8         4210      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::total      2556942                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores16.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores16.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores16.core.commit.committedInstType_0::No_OpClass         2136      1.66%      1.66% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntAlu        80001     62.11%     63.77% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntMult         2050      1.59%     65.36% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntDiv            7      0.01%     65.37% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatAdd          129      0.10%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMult            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.47% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMisc          129      0.10%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShift            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAes            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::Matrix            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.57% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemRead        31323     24.32%     89.89% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemWrite        12757      9.90%     99.80% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.80% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::total       128796                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.commitEligibleSamples         4210                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores16.core.commitStats0.numInsts        72539                       # Number of instructions committed (thread level) (Count)
board.processor.cores16.core.commitStats0.numOps       128796                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores16.core.commitStats0.numInstsNotNOP        72539                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores16.core.commitStats0.numOpsNotNOP       128796                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores16.core.commitStats0.cpi    35.603634                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores16.core.commitStats0.ipc     0.028087                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores16.core.commitStats0.numMemRefs        44342                       # Number of memory references committed (Count)
board.processor.cores16.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores16.core.commitStats0.numIntInsts       122177                       # Number of integer instructions (Count)
board.processor.cores16.core.commitStats0.numLoadInsts        31325                       # Number of load instructions (Count)
board.processor.cores16.core.commitStats0.numStoreInsts        13017                       # Number of store instructions (Count)
board.processor.cores16.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores16.core.commitStats0.committedInstType::No_OpClass         2136      1.66%      1.66% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntAlu        80001     62.11%     63.77% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntMult         2050      1.59%     65.36% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.37% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatAdd          129      0.10%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.47% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMisc          129      0.10%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::Matrix            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.57% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemRead        31323     24.32%     89.89% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemWrite        12757      9.90%     99.80% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.80% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemWrite          260      0.20%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::total       128796                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedControl::IsControl         8878                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsDirectControl         6742                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsCondControl         4595                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores16.core.decode.idleCycles        19820                       # Number of cycles decode is idle (Cycle)
board.processor.cores16.core.decode.blockedCycles      2511276                       # Number of cycles decode is blocked (Cycle)
board.processor.cores16.core.decode.runCycles        34044                       # Number of cycles decode is running (Cycle)
board.processor.cores16.core.decode.unblockCycles        12656                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores16.core.decode.squashCycles         2209                       # Number of cycles decode is squashing (Cycle)
board.processor.cores16.core.decode.branchResolved        12852                       # Number of times decode resolved a branch (Count)
board.processor.cores16.core.decode.branchMispred          126                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores16.core.decode.decodedInsts       346124                       # Number of instructions handled by decode (Count)
board.processor.cores16.core.decode.squashedInsts          624                       # Number of squashed instructions handled by decode (Count)
board.processor.cores16.core.executeStats0.numInsts       219007                       # Number of executed instructions (Count)
board.processor.cores16.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores16.core.executeStats0.numBranches        13155                       # Number of branches executed (Count)
board.processor.cores16.core.executeStats0.numLoadInsts        52035                       # Number of load instructions executed (Count)
board.processor.cores16.core.executeStats0.numStoreInsts        17211                       # Number of stores executed (Count)
board.processor.cores16.core.executeStats0.instRate     0.084799                       # Inst execution rate ((Count/Cycle))
board.processor.cores16.core.executeStats0.numCCRegReads        33726                       # Number of times the CC registers were read (Count)
board.processor.cores16.core.executeStats0.numCCRegWrites        47114                       # Number of times the CC registers were written (Count)
board.processor.cores16.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores16.core.executeStats0.numFpRegWrites          399                       # Number of times the floating registers were written (Count)
board.processor.cores16.core.executeStats0.numIntRegReads       230826                       # Number of times the integer registers were read (Count)
board.processor.cores16.core.executeStats0.numIntRegWrites       175097                       # Number of times the integer registers were written (Count)
board.processor.cores16.core.executeStats0.numMemRefs        69246                       # Number of memory refs (Count)
board.processor.cores16.core.executeStats0.numMiscRegReads        99607                       # Number of times the Misc registers were read (Count)
board.processor.cores16.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores16.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores16.core.fetch.predictedBranches        19127                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores16.core.fetch.cycles      2541077                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores16.core.fetch.squashCycles         4666                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores16.core.fetch.miscStallCycles           39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores16.core.fetch.pendingTrapStallCycles          221                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores16.core.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores16.core.fetch.cacheLines        31590                       # Number of cache lines fetched (Count)
board.processor.cores16.core.fetch.icacheSquashes          122                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores16.core.fetch.nisnDist::samples      2580005                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::mean     0.160223                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::stdev     1.051762                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::0      2512605     97.39%     97.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::1           92      0.00%     97.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::2        10296      0.40%     97.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::3          146      0.01%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::4        14422      0.56%     98.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::5          148      0.01%     98.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::6         2185      0.08%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::7          171      0.01%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::8        39940      1.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::total      2580005                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetchStats0.numInsts       235182                       # Number of instructions fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.fetchRate     0.091062                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores16.core.fetchStats0.numBranches        27950                       # Number of branches fetched (Count)
board.processor.cores16.core.fetchStats0.branchRate     0.010822                       # Number of branch fetches per cycle (Ratio)
board.processor.cores16.core.fetchStats0.icacheStallCycles        36326                       # ICache total stall cycles (Cycle)
board.processor.cores16.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores16.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores16.core.iew.squashCycles         2209                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores16.core.iew.blockCycles      2451978                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores16.core.iew.unblockCycles         5704                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores16.core.iew.dispatchedInsts       312548                       # Number of instructions dispatched to IQ (Count)
board.processor.cores16.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores16.core.iew.dispLoadInsts        80952                       # Number of dispatched load instructions (Count)
board.processor.cores16.core.iew.dispStoreInsts        25526                       # Number of dispatched store instructions (Count)
board.processor.cores16.core.iew.dispNonSpecInsts         4139                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores16.core.iew.iqFullEvents          416                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.lsqFullEvents         1193                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores16.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores16.core.iew.predictedNotTakenIncorrect          153                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores16.core.iew.branchMispredicts          161                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores16.core.iew.instsToCommit       218959                       # Cumulative count of insts sent to commit (Count)
board.processor.cores16.core.iew.writebackCount       218801                       # Cumulative count of insts written-back (Count)
board.processor.cores16.core.iew.producerInst       158413                       # Number of instructions producing a value (Count)
board.processor.cores16.core.iew.consumerInst       223907                       # Number of instructions consuming a value (Count)
board.processor.cores16.core.iew.wbRate      0.084720                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores16.core.iew.wbFanout     0.707495                       # Average fanout of values written-back ((Count/Count))
board.processor.cores16.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores16.core.lsq0.forwLoads         4295                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores16.core.lsq0.squashedLoads        49627                       # Number of loads squashed (Count)
board.processor.cores16.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores16.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores16.core.lsq0.squashedStores        12509                       # Number of stores squashed (Count)
board.processor.cores16.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores16.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores16.core.lsq0.loadToUse::samples        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::mean    79.890790                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::stdev   293.115021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::0-9        29114     92.94%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::10-19            3      0.01%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::40-49           10      0.03%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::50-59           38      0.12%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::60-69          104      0.33%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::80-89           10      0.03%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::90-99            4      0.01%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::150-159            1      0.00%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::160-169            1      0.00%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::180-189            5      0.02%     93.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::220-229            1      0.00%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::250-259            1      0.00%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::260-269            7      0.02%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::280-289            1      0.00%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::overflows         2025      6.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::total        31325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.mmu.dtb.rdAccesses        52035                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrAccesses        17211                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.dtb.rdMisses           87                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrMisses           26                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrAccesses        31630                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrMisses          119                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.rename.squashCycles         2209                       # Number of cycles rename is squashing (Cycle)
board.processor.cores16.core.rename.idleCycles        24143                       # Number of cycles rename is idle (Cycle)
board.processor.cores16.core.rename.blockCycles      2476670                       # Number of cycles rename is blocking (Cycle)
board.processor.cores16.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores16.core.rename.runCycles        40193                       # Number of cycles rename is running (Cycle)
board.processor.cores16.core.rename.unblockCycles        36790                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores16.core.rename.renamedInsts       329415                       # Number of instructions processed by rename (Count)
board.processor.cores16.core.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores16.core.rename.IQFullEvents        26448                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores16.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores16.core.rename.SQFullEvents         8043                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores16.core.rename.renamedOperands       471028                       # Number of destination operands rename has renamed (Count)
board.processor.cores16.core.rename.lookups       975648                       # Number of register rename lookups that rename has made (Count)
board.processor.cores16.core.rename.intLookups       376469                       # Number of integer rename lookups (Count)
board.processor.cores16.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores16.core.rename.committedMaps       182794                       # Number of HB maps that are committed (Count)
board.processor.cores16.core.rename.undoneMaps       288234                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores16.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores16.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores16.core.rename.skidInsts        63474                       # count of insts added to the skid buffer (Count)
board.processor.cores16.core.rob.reads        2864894                       # The number of ROB reads (Count)
board.processor.cores16.core.rob.writes        647700                       # The number of ROB writes (Count)
board.processor.cores16.core.thread_0.numInsts        72539                       # Number of Instructions committed (Count)
board.processor.cores16.core.thread_0.numOps       128796                       # Number of Ops committed (Count)
board.processor.cores16.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles         2443314                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi             34.130217                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.029300                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded         297749                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded        12345                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued        216943                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined       183059                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined       342056                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved         6159                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples      2440763                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.088883                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     0.554681                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0      2360558     96.71%     96.71% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        23570      0.97%     97.68% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2        16890      0.69%     98.37% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3        12351      0.51%     98.88% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        18777      0.77%     99.65% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5         6388      0.26%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6          128      0.01%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7         2084      0.09%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total      2440763                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu           47      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead         6139     59.71%     60.17% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite         4095     39.83%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass         4254      1.96%      1.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu       139646     64.37%     66.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult         4099      1.89%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            7      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead        52006     23.97%     92.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite        16919      7.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total       216943                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.088790                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy              10281                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.047390                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads      2884917                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites       495186                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses       216621                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses       222956                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts          136                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled             78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles           2551                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       830296                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads        80886                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores        25164                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads        57448                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores        16446                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return         6357     22.98%     22.98% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect         6303     22.78%     45.76% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect           18      0.07%     45.83% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond        14880     53.79%     99.62% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond          106      0.38%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total        27664                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return         4232     22.33%     22.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect         4182     22.07%     44.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond        10435     55.06%     99.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond           89      0.47%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total        18951                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            1      0.50%      0.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect           86     42.57%     43.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            5      2.48%     45.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond           88     43.56%     89.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           22     10.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total          202                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect           60     38.46%     38.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            5      3.21%     41.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond           81     51.92%     93.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond           10      6.41%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total          156                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget         8676     31.36%     31.36% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB        12634     45.67%     77.03% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS         6354     22.97%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total        27664                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch          185     97.37%     97.37% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            4      2.11%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            1      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total          190                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted        14880                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken         6478                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect          202                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss          126                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted          198                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups        27664                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates          192                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits        12691                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.458755                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return         6357     22.98%     22.98% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect         6303     22.78%     45.76% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect           18      0.07%     45.83% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond        14880     53.79%     99.62% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond          106      0.38%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total        27664                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return         6357     42.46%     42.46% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect          123      0.82%     43.28% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.40% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond         8440     56.37%     99.77% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           35      0.23%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total        14973                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect           86     44.79%     44.79% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.79% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond           84     43.75%     88.54% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           22     11.46%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total          192                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect           86     44.79%     44.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond           84     43.75%     88.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           22     11.46%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total          192                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes        10553                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops        10552                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes         8427                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commit.commitSquashedInsts       182907                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts          130                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples      2417790                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.052542                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     0.486571                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0      2373414     98.16%     98.16% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1        16740      0.69%     98.86% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2        10469      0.43%     99.29% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3         4513      0.19%     99.48% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4          147      0.01%     99.48% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5         8215      0.34%     99.82% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6           78      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7           25      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8         4189      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total      2417790                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples         4189                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi    34.130217                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.029300                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles        19531                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles      2372679                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles        33867                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles        12494                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles         2192                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved        12710                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred          109                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts       343600                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          568                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts       216807                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        12953                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts        51978                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts        16913                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     0.088735                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads        32816                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites        46409                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads       229010                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites       174004                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs        68891                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads        98792                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches        18988                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles      2402361                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles         4600                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles           38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles          238                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines        31507                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes          100                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples      2440763                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     0.168166                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     1.076879                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0      2373853     97.26%     97.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1           57      0.00%     97.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2        10259      0.42%     97.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3           75      0.00%     97.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4        14401      0.59%     98.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5          139      0.01%     98.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6         2169      0.09%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7          139      0.01%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8        39671      1.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total      2440763                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts       233596                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.095606                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        27664                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.011322                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles        35826                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles         2192                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles      2321895                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles         4524                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts       310094                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts        80886                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts        25164                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts         4115                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents          404                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts          144                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit       216769                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount       216635                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst       157081                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst       222200                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.088664                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.706935                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads         4281                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads        49595                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores        12435                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean    75.849765                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev   286.166834                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9        29083     92.94%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19            8      0.03%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39            2      0.01%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49            2      0.01%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::50-59          123      0.39%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::60-69           86      0.27%     93.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::70-79            4      0.01%     93.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::80-89           16      0.05%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::90-99            3      0.01%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::130-139           32      0.10%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::150-159            1      0.00%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::160-169            2      0.01%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::220-229           21      0.07%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::230-239            1      0.00%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::240-249            2      0.01%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::overflows         1905      6.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses        51978                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses        16913                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           47                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        31548                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           72                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles         2192                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles        23772                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles      2345369                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles        39942                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        29488                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts       326965                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents        26356                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents          109                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents          830                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands       467078                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups       967929                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups       374283                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps       287100                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts        62451                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads         2723452                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes         642857                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles         2532218                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi             35.372101                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.028271                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded         298037                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded        12348                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued        217187                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined       183350                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined       342224                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved         6162                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples      2529885                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.085849                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     0.545374                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0      2449549     96.82%     96.82% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        23670      0.94%     97.76% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2        16897      0.67%     98.43% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3        12352      0.49%     98.92% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4        18784      0.74%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5         6395      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6          130      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7         2088      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8           20      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total      2529885                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           47      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead         6140     59.72%     60.17% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite         4095     39.83%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass         4372      2.01%      2.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu       139735     64.34%     66.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult         4099      1.89%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            7      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead        52019     23.95%     92.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite        16943      7.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total       217187                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.085769                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy              10282                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.047342                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads      2974528                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites       495769                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses       216748                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses       223083                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts          145                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled             70                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles           2333                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       841110                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads        80912                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores        25191                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads        57453                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores        16448                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return         6367     23.00%     23.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect         6306     22.78%     45.77% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect           21      0.08%     45.85% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond        14884     53.76%     99.60% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond          110      0.40%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total        27688                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return         4242     22.36%     22.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect         4185     22.06%     44.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect           16      0.08%     44.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond        10439     55.01%     99.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond           93      0.49%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total        18975                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            1      0.49%      0.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           86     41.95%     42.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            6      2.93%     45.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond           88     42.93%     88.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           24     11.71%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total          205                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect           56     37.09%     37.09% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            5      3.31%     40.40% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond           81     53.64%     94.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            9      5.96%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total          151                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget         8684     31.36%     31.36% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB        12639     45.65%     77.01% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS         6364     22.98%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total        27688                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch          188     97.41%     97.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            4      2.07%     99.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            1      0.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total          193                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted        14884                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken         6482                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect          205                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss          128                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted          201                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups        27688                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates          194                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits        12695                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.458502                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted          163                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups           21                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return         6367     23.00%     23.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect         6306     22.78%     45.77% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect           21      0.08%     45.85% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond        14884     53.76%     99.60% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond          110      0.40%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total        27688                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return         6367     42.47%     42.47% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect          123      0.82%     43.29% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect           21      0.14%     43.43% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond         8445     56.33%     99.75% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           37      0.25%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total        14993                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           86     44.33%     44.33% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.33% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond           84     43.30%     87.63% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           24     12.37%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total          194                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           86     44.33%     44.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond           84     43.30%     87.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           24     12.37%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total          194                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups           21                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses           20                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords           27                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes        10569                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops        10568                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes         8443                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commit.commitSquashedInsts       183190                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts          241                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples      2506734                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.050677                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     0.478057                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0      2462374     98.23%     98.23% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1        16728      0.67%     98.90% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2        10470      0.42%     99.32% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3         4502      0.18%     99.49% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4          149      0.01%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5         8218      0.33%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6           73      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7           23      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8         4197      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total      2506734                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples         4197                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi    35.372101                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.028271                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles        20085                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles      2460994                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles        34005                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles        12497                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles         2304                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved        12718                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred          111                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts       343930                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          573                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts       217042                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches        12962                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts        51989                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts        16934                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     0.085712                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads        32826                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites        46441                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads       229143                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites       174085                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs        68923                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads        98844                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches        19004                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles      2490661                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles         4828                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles          148                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles          888                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines        31527                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes          103                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples      2529885                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     0.162349                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     1.058537                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0      2462932     97.35%     97.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1           61      0.00%     97.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2        10259      0.41%     97.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3           77      0.00%     97.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4        14404      0.57%     98.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5          143      0.01%     98.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6         2173      0.09%     98.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7          143      0.01%     98.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8        39693      1.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total      2529885                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts       233743                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.092308                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        27688                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.010934                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles        35774                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles         2304                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles      2410306                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles         4524                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts       310385                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts        80912                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts        25191                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts         4116                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents          404                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect          248                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts          254                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit       217002                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount       216762                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst       157172                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst       222342                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.085602                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.706893                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads         4290                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads        49621                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores        12462                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean    78.670640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev   291.120873                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9        29077     92.92%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19            8      0.03%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::30-39            1      0.00%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::50-59          128      0.41%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::60-69           17      0.05%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::70-79            1      0.00%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::80-89            9      0.03%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::90-99            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::100-109            2      0.01%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::110-119            4      0.01%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::120-129            1      0.00%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::130-139           23      0.07%     93.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::140-149            2      0.01%     93.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::160-169            2      0.01%     93.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::220-229           22      0.07%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::230-239            1      0.00%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249            3      0.01%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::overflows         1989      6.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses        51989                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses        16934                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           47                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        31677                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses          181                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles         2304                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles        24328                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles      2433718                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles        40081                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        29454                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts       327290                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents        26356                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents           67                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.SQFullEvents          838                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores3.core.rename.renamedOperands       467348                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups       968528                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups       374516                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps       287370                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts        62462                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads         2812671                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes         643601                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles         2561167                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi             35.776485                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.027951                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded         297859                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded        12351                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued        217024                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined       183175                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined       342184                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved         6165                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples      2558831                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.084814                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     0.542261                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0      2478611     96.86%     96.86% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        23582      0.92%     97.79% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2        16891      0.66%     98.45% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3        12329      0.48%     98.93% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4        18782      0.73%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5         6397      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6          132      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7         2088      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8           19      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total      2558831                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           47      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead         6140     59.72%     60.17% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite         4095     39.83%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass         4269      1.97%      1.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu       139694     64.37%     66.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult         4099      1.89%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            7      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead        52012     23.97%     92.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite        16931      7.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total       217024                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.084736                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy              10282                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.047377                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads      3003148                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites       495418                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses       216696                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses       223023                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts          132                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled             72                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles           2336                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       848919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads        80898                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores        25178                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads        57449                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores        16443                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return         6355     22.97%     22.97% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect         6305     22.78%     45.75% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect           18      0.07%     45.82% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond        14884     53.79%     99.60% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond          110      0.40%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total        27672                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return         4230     22.31%     22.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect         4184     22.07%     44.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond        10439     55.06%     99.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond           93      0.49%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total        18959                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            1      0.49%      0.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           87     42.23%     42.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            5      2.43%     45.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond           89     43.20%     88.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           24     11.65%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total          206                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect           60     38.71%     38.71% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            5      3.23%     41.94% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond           81     52.26%     94.19% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            9      5.81%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total          155                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget         8682     31.37%     31.37% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB        12638     45.67%     77.05% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS         6352     22.95%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total        27672                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch          188     96.91%     96.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            5      2.58%     99.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            1      0.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total          194                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted        14884                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken         6482                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect          206                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss          128                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted          202                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups        27672                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates          196                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits        12694                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.458731                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted          164                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return         6355     22.97%     22.97% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect         6305     22.78%     45.75% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect           18      0.07%     45.82% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond        14884     53.79%     99.60% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond          110      0.40%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total        27672                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return         6355     42.43%     42.43% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect          123      0.82%     43.25% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.37% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond         8445     56.38%     99.75% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           37      0.25%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total        14978                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           87     44.39%     44.39% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.39% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond           85     43.37%     87.76% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           24     12.24%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total          196                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           87     44.39%     44.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond           85     43.37%     87.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           24     12.24%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total          196                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes        10553                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops        10552                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes         8427                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.commit.commitSquashedInsts       183015                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts          141                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples      2535830                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.050096                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     0.475361                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0      2491472     98.25%     98.25% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1        16730      0.66%     98.91% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2        10467      0.41%     99.32% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3         4501      0.18%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4          147      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5         8215      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6           80      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7           19      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8         4199      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total      2535830                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples         4199                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi    35.776485                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.027951                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles        19576                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles      2490661                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles        33898                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles        12493                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles         2203                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved        12716                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred          112                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts       343739                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          566                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts       216892                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches        12960                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts        51984                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts        16925                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     0.084685                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads        32831                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites        46429                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads       229079                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites       174049                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs        68909                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads        98829                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches        18990                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles      2520415                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles         4628                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles           49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles          290                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.cacheLines        31513                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes          102                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples      2558831                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     0.160455                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     1.052500                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0      2491903     97.38%     97.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1           60      0.00%     97.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2        10259      0.40%     97.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3           74      0.00%     97.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4        14399      0.56%     98.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5          142      0.01%     98.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6         2171      0.08%     98.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7          139      0.01%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8        39684      1.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total      2558831                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts       233671                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.091236                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches        27672                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.010804                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles        35763                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles         2203                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles      2440118                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles         4526                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts       310210                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts        80898                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts        25178                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts         4117                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents          406                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts          155                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit       216853                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount       216710                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst       157124                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst       222261                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.084614                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.706935                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads         4277                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads        49607                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores        12449                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean    79.618165                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev   292.743548                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9        29078     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19           10      0.03%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::40-49            1      0.00%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::50-59          126      0.40%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::60-69           17      0.05%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::80-89            7      0.02%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::90-99            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::150-159            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::160-169            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::180-189            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::190-199            2      0.01%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::200-209            4      0.01%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::220-229           16      0.05%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::230-239            1      0.00%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::240-249            2      0.01%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::290-299            1      0.00%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::overflows         2022      6.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses        51984                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses        16925                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           47                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses        31564                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           83                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles         2203                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles        23816                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles      2463517                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles        39972                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        29323                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts       327103                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents        26361                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents           62                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.SQFullEvents          708                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores4.core.rename.renamedOperands       467257                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups       968323                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups       374427                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps       287279                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts        62439                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads         2841590                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes         643101                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles         2577869                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi             36.009792                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.027770                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded         297966                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded        12351                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued        217185                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined       183282                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined       341943                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved         6165                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples      2575561                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.084325                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     0.540822                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0      2495291     96.88%     96.88% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1        23604      0.92%     97.80% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2        16894      0.66%     98.46% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3        12337      0.48%     98.93% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4        18781      0.73%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5         6400      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6          141      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7         2092      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8           21      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total      2575561                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           50      0.49%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead         6140     59.70%     60.18% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite         4095     39.82%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass         4272      1.97%      1.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu       139826     64.38%     66.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult         4099      1.89%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            7      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            4      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead        52027     23.96%     92.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite        16938      7.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total       217185                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.084250                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy              10285                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.047356                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads      3020195                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites       495624                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses       216837                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads           36                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites           29                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses           18                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses       223180                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses           18                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts          132                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled             73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles           2308                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       855637                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads        80901                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores        25184                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads        57445                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores        16443                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return         6360     22.97%     22.97% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect         6304     22.77%     45.74% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect           18      0.07%     45.80% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond        14884     53.75%     99.56% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond          123      0.44%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total        27689                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return         4235     22.32%     22.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect         4183     22.04%     44.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond        10439     55.01%     99.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond          106      0.56%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total        18976                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            2      0.96%      0.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect           88     42.11%     43.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            5      2.39%     45.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond           90     43.06%     88.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           24     11.48%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total          209                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect           60     39.22%     39.22% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            5      3.27%     42.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond           80     52.29%     94.77% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            8      5.23%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total          153                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget         8686     31.37%     31.37% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB        12646     45.67%     77.04% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS         6357     22.96%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total        27689                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch          190     96.45%     96.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            5      2.54%     98.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            2      1.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total          197                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted        14884                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken         6495                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect          209                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss          131                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted          205                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups        27689                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates          198                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits        12699                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.458630                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted          165                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return         6360     22.97%     22.97% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect         6304     22.77%     45.74% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect           18      0.07%     45.80% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond        14884     53.75%     99.56% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond          123      0.44%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total        27689                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return         6360     42.43%     42.43% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect          126      0.84%     43.27% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.39% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond         8447     56.35%     99.74% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           39      0.26%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total        14990                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect           88     44.44%     44.44% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.44% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond           86     43.43%     87.88% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           24     12.12%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total          198                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect           88     44.44%     44.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond           86     43.43%     87.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           24     12.12%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total          198                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes        10557                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops        10556                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes         8431                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.commit.commitSquashedInsts       183081                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts          147                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples      2552548                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.049768                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     0.473849                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0      2508194     98.26%     98.26% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1        16729      0.66%     98.92% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2        10466      0.41%     99.33% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3         4498      0.18%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4          145      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5         8216      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6           79      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7           22      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8         4199      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total      2552548                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples         4199                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi    36.009792                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.027770                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles        19612                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles      2507330                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles        33918                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles        12491                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles         2210                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved        12728                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts       343836                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          576                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts       217053                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches        12983                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts        52001                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts        16932                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     0.084199                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads        32898                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites        46489                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads           21                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads       229262                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites       174153                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs        68933                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads        98893                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches        19003                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles      2537025                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles         4644                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles           54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles          315                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines        31518                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes          104                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples      2575561                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     0.159456                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     1.049284                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0      2508615     97.40%     97.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1           61      0.00%     97.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2        10259      0.40%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3           73      0.00%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4        14400      0.56%     98.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5          143      0.01%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6         2181      0.08%     98.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7          142      0.01%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8        39687      1.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total      2575561                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts       233732                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.090669                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches        27689                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.010741                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles        35845                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles         2210                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles      2456773                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles         4523                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts       310317                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts        80901                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts        25184                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts         4117                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents          403                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect          154                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts          160                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit       217015                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount       216855                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst       157234                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst       222430                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.084122                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.706892                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads         4283                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads        49610                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores        12455                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean    80.154134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev   293.646567                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9        29077     92.92%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19           11      0.04%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::50-59          128      0.41%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::60-69           12      0.04%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::80-89           11      0.04%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::100-109            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::150-159            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::200-209            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::210-219            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::240-249            2      0.01%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::270-279            2      0.01%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::280-289            4      0.01%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::overflows         2040      6.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses        52001                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses        16932                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           49                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses        31574                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           89                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles         2210                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles        23853                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles      2480107                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles        39991                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        29400                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts       327194                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores5.core.rename.IQFullEvents        26339                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.SQFullEvents          801                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores5.core.rename.renamedOperands       467416                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups       968572                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups       374497                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups           21                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps       287438                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts        62427                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads         2858361                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes         643245                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles         2591100                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi             36.194614                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.027628                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded         297821                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded        12348                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued        217014                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined       183134                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined       342090                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved         6162                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples      2588719                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.083831                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     0.539152                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0      2508498     96.90%     96.90% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1        23579      0.91%     97.81% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2        16887      0.65%     98.46% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3        12350      0.48%     98.94% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4        18777      0.73%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5         6391      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6          131      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7         2086      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8           20      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total      2588719                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           48      0.47%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead         6140     59.71%     60.18% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite         4095     39.82%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass         4265      1.97%      1.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu       139684     64.37%     66.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult         4099      1.89%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            7      0.00%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead        52013     23.97%     92.19% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite        16934      7.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total       217014                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.083754                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy              10283                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.047384                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads      3033017                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites       495336                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses       216674                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses       223018                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts          144                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled             73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles           2381                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       863028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads        80896                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores        25168                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads        57450                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores        16440                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return         6358     22.97%     22.97% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect         6305     22.78%     45.75% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect           18      0.07%     45.81% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond        14888     53.78%     99.60% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond          112      0.40%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total        27681                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return         4233     22.32%     22.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect         4184     22.06%     44.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond        10443     55.06%     99.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond           95      0.50%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total        18968                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            1      0.49%      0.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           88     42.93%     43.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            5      2.44%     45.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond           87     42.44%     88.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           24     11.71%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total          205                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect           60     38.71%     38.71% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            5      3.23%     41.94% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond           81     52.26%     94.19% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            9      5.81%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total          155                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget         8692     31.40%     31.40% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB        12634     45.64%     77.04% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS         6355     22.96%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total        27681                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch          188     97.41%     97.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            4      2.07%     99.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            1      0.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total          193                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted        14888                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken         6487                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect          205                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss          130                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted          201                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups        27681                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates          195                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits        12690                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.458437                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted          165                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return         6358     22.97%     22.97% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect         6305     22.78%     45.75% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect           18      0.07%     45.81% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond        14888     53.78%     99.60% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond          112      0.40%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total        27681                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return         6358     42.41%     42.41% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect          127      0.85%     43.26% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.38% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond         8449     56.36%     99.74% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           39      0.26%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total        14991                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           88     45.13%     45.13% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     45.13% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond           83     42.56%     87.69% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           24     12.31%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total          195                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           88     45.13%     45.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     45.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond           83     42.56%     87.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           24     12.31%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total          195                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes        10556                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops        10555                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes         8430                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.commit.commitSquashedInsts       182962                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts          136                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples      2565739                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.049512                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     0.472518                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0      2521368     98.27%     98.27% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1        16736      0.65%     98.92% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2        10471      0.41%     99.33% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3         4505      0.18%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4          150      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5         8217      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6           79      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7           21      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8         4192      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total      2565739                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples         4192                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi    36.194614                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.027628                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles        19435                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles      2520702                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles        33892                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles        12492                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles         2198                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved        12715                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts       343720                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          586                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts       216870                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches        12955                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts        51983                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts        16927                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     0.083698                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads        32826                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites        46423                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads       229072                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites       174034                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs        68910                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads        98821                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches        18989                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles      2550393                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles         4620                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles           46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles          299                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.cacheLines        31511                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples      2588719                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     0.158616                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     1.046593                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0      2521787     97.41%     97.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1           58      0.00%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2        10259      0.40%     97.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3           75      0.00%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4        14402      0.56%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5          141      0.01%     98.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6         2169      0.08%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7          140      0.01%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8        39688      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total      2588719                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts       233693                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.090191                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches        27681                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.010683                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles        35671                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles         2198                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles      2468971                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles         4525                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts       310169                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts        80896                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts        25168                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts         4116                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents          405                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts          150                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit       216830                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount       216688                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst       157114                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst       222258                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.083628                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.706899                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads         4273                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads        49605                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores        12439                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean    80.545428                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev   294.293018                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9        29078     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19            8      0.03%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::40-49            2      0.01%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::50-59          132      0.42%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::60-69           10      0.03%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89            9      0.03%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::90-99            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::150-159            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::230-239            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::240-249            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::overflows         2048      6.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses        51983                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses        16927                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           49                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses        31560                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           83                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles         2198                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles        23682                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles      2492446                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles        39959                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        30434                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts       327067                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents        26348                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.SQFullEvents         1828                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores6.core.rename.renamedOperands       467216                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups       968226                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups       374378                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups           21                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps       287238                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts        62448                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads         2871453                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes         642974                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles         2595178                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi             36.251578                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.027585                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded         297835                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded        12348                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued        217022                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined       183148                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined       342112                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved         6162                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples      2592725                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.083704                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     0.538739                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0      2512504     96.91%     96.91% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1        23571      0.91%     97.82% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2        16893      0.65%     98.47% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3        12346      0.48%     98.94% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4        18784      0.72%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5         6395      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6          127      0.00%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7         2086      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8           19      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total      2592725                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu           46      0.45%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead         6140     59.72%     60.17% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite         4095     39.83%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass         4252      1.96%      1.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu       139712     64.38%     66.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult         4099      1.89%     68.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            7      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead        52015     23.97%     92.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite        16925      7.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total       217022                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.083625                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy              10281                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.047373                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads      3037037                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites       495364                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses       216698                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses       223037                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts          136                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled             74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles           2453                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       870178                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads        80894                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores        25176                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads        57450                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores        16449                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return         6358     22.96%     22.96% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect         6310     22.79%     45.75% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect           19      0.07%     45.82% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond        14887     53.77%     99.59% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond          113      0.41%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total        27687                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return         4233     22.31%     22.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect         4189     22.08%     44.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect           14      0.07%     44.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond        10442     55.03%     99.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond           96      0.51%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total        18974                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            1      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect           89     42.58%     43.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            5      2.39%     45.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond           90     43.06%     88.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           24     11.48%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total          209                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect           60     38.46%     38.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            5      3.21%     41.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond           81     51.92%     93.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond           10      6.41%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total          156                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget         8696     31.41%     31.41% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB        12636     45.64%     77.05% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS         6355     22.95%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total        27687                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch          191     96.95%     96.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            5      2.54%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            1      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total          197                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted        14887                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken         6478                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect          209                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss          130                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted          205                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups        27687                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates          199                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits        12694                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.458482                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted          167                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups           19                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           19                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return         6358     22.96%     22.96% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect         6310     22.79%     45.75% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect           19      0.07%     45.82% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond        14887     53.77%     99.59% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond          113      0.41%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total        27687                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return         6358     42.41%     42.41% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect          129      0.86%     43.27% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect           19      0.13%     43.39% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond         8446     56.33%     99.73% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           41      0.27%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total        14993                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect           89     44.72%     44.72% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.72% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond           86     43.22%     87.94% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           24     12.06%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total          199                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect           89     44.72%     44.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.72% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond           86     43.22%     87.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           24     12.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total          199                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups           19                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses           19                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords           24                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes        10562                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops        10561                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes         8436                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.commit.commitSquashedInsts       182982                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts          131                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples      2569739                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.049435                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     0.472208                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0      2525372     98.27%     98.27% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1        16739      0.65%     98.92% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2        10468      0.41%     99.33% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3         4500      0.18%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4          147      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5         8218      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6           79      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7           20      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8         4196      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total      2569739                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples         4196                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi    36.251578                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.027585                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles        19357                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles      2524792                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles        33891                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles        12492                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles         2193                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved        12717                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred          116                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts       343738                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          575                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts       216886                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches        12959                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts        51988                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts        16916                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     0.083573                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads        32841                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites        46427                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads       229089                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites       174068                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs        68904                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads        98823                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches        18991                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles      2554481                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles         4612                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles           39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles          227                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines        31518                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes          103                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples      2592725                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     0.158402                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     1.045908                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0      2525782     97.42%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1           58      0.00%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2        10259      0.40%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3           75      0.00%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4        14401      0.56%     98.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5          143      0.01%     98.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6         2173      0.08%     98.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7          138      0.01%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8        39696      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total      2592725                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts       233715                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.090057                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches        27687                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.010669                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles        35672                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles         2193                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles      2474094                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles         4524                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts       310183                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts        80894                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts        25176                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts         4116                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents          404                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts          144                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit       216844                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount       216712                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst       157134                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst       222293                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.083506                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.706878                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads         4271                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads        49603                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores        12447                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean    80.703173                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev   294.567203                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9        29080     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19           10      0.03%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::50-59          130      0.42%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::60-69           11      0.04%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::80-89            8      0.03%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::90-99            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::150-159            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::230-239            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::240-249            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::overflows         2048      6.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses        51988                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses        16916                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           52                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses           10                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses        31559                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           78                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles         2193                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles        23602                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles      2497588                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles        39959                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        29383                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts       327083                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores7.core.rename.IQFullEvents        26349                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.SQFullEvents          774                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores7.core.rename.renamedOperands       467233                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups       968257                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups       374406                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps       287255                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts        62458                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads         2875469                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes         643020                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles         2597795                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.cpi             36.288135                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores8.core.ipc              0.027557                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded         297770                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded        12348                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued        216980                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined       183083                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined       341952                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved         6162                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples      2595316                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.083604                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     0.538474                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0      2515121     96.91%     96.91% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1        23564      0.91%     97.82% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2        16883      0.65%     98.47% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3        12339      0.48%     98.94% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4        18775      0.72%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5         6391      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6          140      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7         2086      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total      2595316                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu           46      0.45%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::Matrix            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixMov            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixOP            0      0.00%      0.45% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead         6139     59.72%     60.17% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite         4094     39.83%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass         4241      1.95%      1.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu       139705     64.39%     66.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult         4099      1.89%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv            7      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::Matrix            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead        52005     23.97%     92.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite        16911      7.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total       216980                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.083525                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy              10279                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.047373                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads      3039542                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites       495234                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses       216656                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses       223004                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numSquashedInsts          136                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.timesIdled             74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles           2479                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles       876355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.MemDepUnit__0.insertedLoads        80881                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores        25153                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads        57444                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores        16441                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::Return         6357     22.97%     22.97% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallDirect         6304     22.78%     45.76% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallIndirect           18      0.07%     45.82% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectCond        14872     53.75%     99.57% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectUncond          120      0.43%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::total        27671                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::Return         4232     22.32%     22.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallDirect         4183     22.06%     44.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectCond        10427     55.00%     99.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectUncond          103      0.54%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::total        18958                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::Return            1      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallDirect           88     42.51%     43.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallIndirect            5      2.42%     45.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectCond           89     43.00%     88.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectUncond           24     11.59%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::total          207                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallDirect           60     38.46%     38.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallIndirect            5      3.21%     41.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectCond           81     51.92%     93.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectUncond           10      6.41%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::total          156                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.targetProvider_0::NoTarget         8675     31.35%     31.35% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::BTB        12642     45.69%     77.04% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::RAS         6354     22.96%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::total        27671                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetWrong_0::NoBranch          189     96.92%     96.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::Return            5      2.56%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallDirect            1      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::total          195                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.condPredicted        14872                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condPredictedTaken         6478                       # Number of conditional branches predicted as taken (Count)
board.processor.cores8.core.branchPred.condIncorrect          207                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.predTakenBTBMiss          129                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores8.core.branchPred.NotTakenMispredicted          203                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores8.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores8.core.branchPred.BTBLookups        27671                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBUpdates          197                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.BTBHits        12694                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.458747                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.BTBMispredicted          165                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores8.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::Return         6357     22.97%     22.97% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallDirect         6304     22.78%     45.76% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallIndirect           18      0.07%     45.82% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectCond        14872     53.75%     99.57% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectUncond          120      0.43%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::total        27671                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::Return         6357     42.45%     42.45% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallDirect          126      0.84%     43.29% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.41% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectCond         8437     56.33%     99.74% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectUncond           39      0.26%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::total        14977                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallDirect           88     44.67%     44.67% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.67% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectCond           85     43.15%     87.82% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectUncond           24     12.18%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::total          197                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallDirect           88     44.67%     44.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectCond           85     43.15%     87.82% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectUncond           24     12.18%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::total          197                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores8.core.branchPred.ras.pushes        10554                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores8.core.branchPred.ras.pops        10553                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores8.core.branchPred.ras.squashes         8428                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores8.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores8.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores8.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores8.core.commit.commitSquashedInsts       182917                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts          121                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples      2572361                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.049385                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     0.471870                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0      2527982     98.27%     98.27% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1        16741      0.65%     98.93% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2        10472      0.41%     99.33% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3         4510      0.18%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4          150      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5         8216      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6           80      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7           20      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8         4190      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total      2572361                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples         4190                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores8.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.commitStats0.cpi    36.288135                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores8.core.commitStats0.ipc     0.027557                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores8.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores8.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores8.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores8.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores8.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores8.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores8.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores8.core.decode.idleCycles        19434                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles      2527335                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles        33876                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles        12488                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles         2183                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved        12724                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts       343633                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts          584                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.executeStats0.numInsts       216844                       # Number of executed instructions (Count)
board.processor.cores8.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores8.core.executeStats0.numBranches        12967                       # Number of branches executed (Count)
board.processor.cores8.core.executeStats0.numLoadInsts        51977                       # Number of load instructions executed (Count)
board.processor.cores8.core.executeStats0.numStoreInsts        16904                       # Number of stores executed (Count)
board.processor.cores8.core.executeStats0.instRate     0.083472                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.executeStats0.numCCRegReads        32826                       # Number of times the CC registers were read (Count)
board.processor.cores8.core.executeStats0.numCCRegWrites        46431                       # Number of times the CC registers were written (Count)
board.processor.cores8.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores8.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores8.core.executeStats0.numIntRegReads       229050                       # Number of times the integer registers were read (Count)
board.processor.cores8.core.executeStats0.numIntRegWrites       174035                       # Number of times the integer registers were written (Count)
board.processor.cores8.core.executeStats0.numMemRefs        68881                       # Number of memory refs (Count)
board.processor.cores8.core.executeStats0.numMiscRegReads        98805                       # Number of times the Misc registers were read (Count)
board.processor.cores8.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores8.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores8.core.fetch.predictedBranches        18996                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles      2557031                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles         4590                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.miscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles          171                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.cacheLines        31502                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes          103                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples      2595316                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     0.158156                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     1.045090                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0      2528405     97.42%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1           58      0.00%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2        10258      0.40%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3           73      0.00%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4        14397      0.55%     98.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5          139      0.01%     98.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6         2181      0.08%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7          137      0.01%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8        39668      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total      2595316                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetchStats0.numInsts       233597                       # Number of instructions fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.fetchRate     0.089921                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.fetchStats0.numBranches        27671                       # Number of branches fetched (Count)
board.processor.cores8.core.fetchStats0.branchRate     0.010652                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetchStats0.icacheStallCycles        35789                       # ICache total stall cycles (Cycle)
board.processor.cores8.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles         2183                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles      2476734                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles         4523                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts       310118                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts        80881                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts        25153                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts         4116                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents          403                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect          130                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts          136                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit       216805                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount       216670                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst       157107                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst       222239                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.083405                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.706928                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores8.core.lsq0.forwLoads         4268                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads        49590                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores        12424                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    80.794382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev   294.718306                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9        29079     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19            8      0.03%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59          128      0.41%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69           14      0.04%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89           11      0.04%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::230-239            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::overflows         2048      6.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses        51977                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses        16904                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses           55                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses        31534                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses           69                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles         2183                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles        23674                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles      2500149                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles        39947                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles        29363                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts       327009                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores8.core.rename.IQFullEvents        26336                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents          770                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.renamedOperands       467138                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups       967991                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups       374310                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps       287160                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts        62402                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads         2878032                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes         642859                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles         2598342                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.cpi             36.295776                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores9.core.ipc              0.027551                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.instsAdded         297862                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores9.core.nonSpecInstsAdded        12348                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores9.core.instsIssued        217067                       # Number of instructions issued (Count)
board.processor.cores9.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores9.core.squashedInstsExamined       183175                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores9.core.squashedOperandsExamined       341999                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores9.core.squashedNonSpecRemoved         6162                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores9.core.numIssuedDist::samples      2596062                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::mean     0.083614                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::stdev     0.538510                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::0      2515832     96.91%     96.91% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::1        23578      0.91%     97.82% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::2        16891      0.65%     98.47% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::3        12342      0.48%     98.94% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::4        18781      0.72%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::5         6395      0.25%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::6          138      0.01%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::7         2086      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::8           19      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::total      2596062                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntAlu           50      0.49%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntMult            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntDiv            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCvt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMult            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatDiv            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMisc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatSqrt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAddAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAlu            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCvt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMisc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMult            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShift            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShiftAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdDiv            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSqrt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAlu            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCvt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatDiv            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMisc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMult            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAlu            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAes            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAesMix            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma2            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma3            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdPredAlu            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::Matrix            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixMov            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixOP            0      0.00%      0.49% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemRead         6140     59.70%     60.19% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemWrite         4094     39.81%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statIssuedInstType_0::No_OpClass         4248      1.96%      1.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntAlu       139770     64.39%     66.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntMult         4099      1.89%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntDiv            7      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatAdd            3      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAlu            2      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMisc            3      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShift            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAes            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::Matrix            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemRead        52016     23.96%     92.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemWrite        16915      7.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::total       217067                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.issueRate        0.083541                       # Inst issue rate ((Count/Cycle))
board.processor.cores9.core.fuBusy              10284                       # FU busy when requested (Count)
board.processor.cores9.core.fuBusyRate       0.047377                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores9.core.intInstQueueReads      3040467                       # Number of integer instruction queue reads (Count)
board.processor.cores9.core.intInstQueueWrites       495418                       # Number of integer instruction queue writes (Count)
board.processor.cores9.core.intInstQueueWakeupAccesses       216740                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores9.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores9.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores9.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores9.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores9.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores9.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores9.core.intAluAccesses       223089                       # Number of integer alu accesses (Count)
board.processor.cores9.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores9.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.numSquashedInsts          134                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores9.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores9.core.timesIdled             70                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores9.core.idleCycles           2280                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores9.core.quiesceCycles       883468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores9.core.MemDepUnit__0.insertedLoads        80890                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.insertedStores        25163                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingLoads        57451                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingStores        16447                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::Return         6358     22.97%     22.97% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::CallDirect         6304     22.77%     45.74% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::CallIndirect           18      0.07%     45.81% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::DirectCond        14881     53.76%     99.56% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::DirectUncond          121      0.44%    100.00% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::total        27682                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::Return         4233     22.32%     22.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::CallDirect         4183     22.05%     44.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::CallIndirect           13      0.07%     44.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::DirectCond        10436     55.02%     99.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::DirectUncond          104      0.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::total        18969                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::Return            2      0.96%      0.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::CallDirect           88     42.11%     43.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::CallIndirect            5      2.39%     45.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::DirectCond           90     43.06%     88.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::DirectUncond           24     11.48%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::total          209                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::Return         2125     24.39%     24.39% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::CallDirect         2121     24.34%     48.73% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::CallIndirect            5      0.06%     48.79% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::DirectCond         4445     51.02%     99.80% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::DirectUncond           17      0.20%    100.00% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::total         8713                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::CallDirect           60     38.96%     38.96% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::CallIndirect            5      3.25%     42.21% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::DirectCond           80     51.95%     94.16% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::DirectUncond            9      5.84%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::total          154                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.targetProvider_0::NoTarget         8683     31.37%     31.37% # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::BTB        12644     45.68%     77.04% # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::RAS         6355     22.96%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::total        27682                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetWrong_0::NoBranch          190     96.45%     96.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::Return            5      2.54%     98.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::CallDirect            2      1.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::total          197                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.condPredicted        14881                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condPredictedTaken         6489                       # Number of conditional branches predicted as taken (Count)
board.processor.cores9.core.branchPred.condIncorrect          209                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.predTakenBTBMiss          130                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores9.core.branchPred.NotTakenMispredicted          205                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores9.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores9.core.branchPred.BTBLookups        27682                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBUpdates          198                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.BTBHits        12696                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio     0.458637                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.BTBMispredicted          166                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores9.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::Return         6358     22.97%     22.97% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::CallDirect         6304     22.77%     45.74% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::CallIndirect           18      0.07%     45.81% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::DirectCond        14881     53.76%     99.56% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::DirectUncond          121      0.44%    100.00% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::total        27682                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::Return         6358     42.43%     42.43% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::CallDirect          126      0.84%     43.27% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::CallIndirect           18      0.12%     43.39% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::DirectCond         8445     56.35%     99.74% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::DirectUncond           39      0.26%    100.00% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::total        14986                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::CallDirect           88     44.44%     44.44% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.44% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::DirectCond           86     43.43%     87.88% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::DirectUncond           24     12.12%    100.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::total          198                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::CallDirect           88     44.44%     44.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::DirectCond           86     43.43%     87.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::DirectUncond           24     12.12%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::total          198                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores9.core.branchPred.ras.pushes        10555                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores9.core.branchPred.ras.pops        10554                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores9.core.branchPred.ras.squashes         8429                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores9.core.branchPred.ras.used         2125                       # Number of times the RAS is the provider (Count)
board.processor.cores9.core.branchPred.ras.correct         2125                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores9.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores9.core.commit.commitSquashedInsts       182983                       # The number of squashed insts skipped by commit (Count)
board.processor.cores9.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores9.core.commit.branchMispredicts          128                       # The number of times a branch was mispredicted (Count)
board.processor.cores9.core.commit.numCommittedDist::samples      2573081                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::mean     0.049371                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::stdev     0.471957                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::0      2528722     98.28%     98.28% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::1        16732      0.65%     98.93% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::2        10468      0.41%     99.33% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::3         4501      0.17%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::4          145      0.01%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::5         8215      0.32%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::6           77      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::7           21      0.00%     99.84% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::8         4200      0.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::total      2573081                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores9.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores9.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores9.core.commit.committedInstType_0::No_OpClass         2132      1.68%      1.68% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntAlu        78822     62.05%     63.73% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntMult         2050      1.61%     65.34% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntDiv            7      0.01%     65.34% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAes            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::Matrix            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemRead        31291     24.63%     89.98% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemWrite        12727     10.02%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::total       127035                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.commitEligibleSamples         4200                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores9.core.commitStats0.numInsts        71588                       # Number of instructions committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numOps       127035                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numInstsNotNOP        71588                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores9.core.commitStats0.numOpsNotNOP       127035                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.commitStats0.cpi    36.295776                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores9.core.commitStats0.ipc     0.027551                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores9.core.commitStats0.numMemRefs        44020                       # Number of memory references committed (Count)
board.processor.cores9.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores9.core.commitStats0.numIntInsts       120684                       # Number of integer instructions (Count)
board.processor.cores9.core.commitStats0.numLoadInsts        31291                       # Number of load instructions (Count)
board.processor.cores9.core.commitStats0.numStoreInsts        12729                       # Number of store instructions (Count)
board.processor.cores9.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores9.core.commitStats0.committedInstType::No_OpClass         2132      1.68%      1.68% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntAlu        78822     62.05%     63.73% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntMult         2050      1.61%     65.34% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntDiv            7      0.01%     65.34% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::Matrix            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemRead        31291     24.63%     89.98% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemWrite        12727     10.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::total       127035                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedControl::IsControl         8713                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsDirectControl         6583                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsCondControl         4445                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores9.core.decode.idleCycles        19537                       # Number of cycles decode is idle (Cycle)
board.processor.cores9.core.decode.blockedCycles      2527955                       # Number of cycles decode is blocked (Cycle)
board.processor.cores9.core.decode.runCycles        33892                       # Number of cycles decode is running (Cycle)
board.processor.cores9.core.decode.unblockCycles        12487                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores9.core.decode.squashCycles         2191                       # Number of cycles decode is squashing (Cycle)
board.processor.cores9.core.decode.branchResolved        12726                       # Number of times decode resolved a branch (Count)
board.processor.cores9.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores9.core.decode.decodedInsts       343721                       # Number of instructions handled by decode (Count)
board.processor.cores9.core.decode.squashedInsts          576                       # Number of squashed instructions handled by decode (Count)
board.processor.cores9.core.executeStats0.numInsts       216933                       # Number of executed instructions (Count)
board.processor.cores9.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores9.core.executeStats0.numBranches        12976                       # Number of branches executed (Count)
board.processor.cores9.core.executeStats0.numLoadInsts        51990                       # Number of load instructions executed (Count)
board.processor.cores9.core.executeStats0.numStoreInsts        16908                       # Number of stores executed (Count)
board.processor.cores9.core.executeStats0.instRate     0.083489                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.executeStats0.numCCRegReads        32868                       # Number of times the CC registers were read (Count)
board.processor.cores9.core.executeStats0.numCCRegWrites        46455                       # Number of times the CC registers were written (Count)
board.processor.cores9.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores9.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores9.core.executeStats0.numIntRegReads       229136                       # Number of times the integer registers were read (Count)
board.processor.cores9.core.executeStats0.numIntRegWrites       174097                       # Number of times the integer registers were written (Count)
board.processor.cores9.core.executeStats0.numMemRefs        68898                       # Number of memory refs (Count)
board.processor.cores9.core.executeStats0.numMiscRegReads        98845                       # Number of times the Misc registers were read (Count)
board.processor.cores9.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores9.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores9.core.fetch.predictedBranches        18999                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores9.core.fetch.cycles      2557649                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores9.core.fetch.squashCycles         4606                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores9.core.fetch.miscStallCycles           35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores9.core.fetch.pendingTrapStallCycles          205                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores9.core.fetch.cacheLines        31512                       # Number of cache lines fetched (Count)
board.processor.cores9.core.fetch.icacheSquashes          105                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores9.core.fetch.nisnDist::samples      2596062                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::mean     0.158160                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::stdev     1.045105                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::0      2529131     97.42%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::1           59      0.00%     97.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::2        10259      0.40%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::3           73      0.00%     97.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::4        14400      0.55%     98.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::5          141      0.01%     98.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::6         2181      0.08%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::7          138      0.01%     98.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::8        39680      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::total      2596062                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetchStats0.numInsts       233668                       # Number of instructions fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.fetchRate     0.089930                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.fetchStats0.numBranches        27682                       # Number of branches fetched (Count)
board.processor.cores9.core.fetchStats0.branchRate     0.010654                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetchStats0.icacheStallCycles        35870                       # ICache total stall cycles (Cycle)
board.processor.cores9.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores9.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores9.core.iew.squashCycles         2191                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores9.core.iew.blockCycles      2477244                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores9.core.iew.unblockCycles         4523                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores9.core.iew.dispatchedInsts       310210                       # Number of instructions dispatched to IQ (Count)
board.processor.cores9.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores9.core.iew.dispLoadInsts        80890                       # Number of dispatched load instructions (Count)
board.processor.cores9.core.iew.dispStoreInsts        25163                       # Number of dispatched store instructions (Count)
board.processor.cores9.core.iew.dispNonSpecInsts         4116                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores9.core.iew.iqFullEvents          403                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores9.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores9.core.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores9.core.iew.branchMispredicts          141                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores9.core.iew.instsToCommit       216895                       # Cumulative count of insts sent to commit (Count)
board.processor.cores9.core.iew.writebackCount       216754                       # Cumulative count of insts written-back (Count)
board.processor.cores9.core.iew.producerInst       157174                       # Number of instructions producing a value (Count)
board.processor.cores9.core.iew.consumerInst       222330                       # Number of instructions consuming a value (Count)
board.processor.cores9.core.iew.wbRate       0.083420                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores9.core.iew.wbFanout     0.706940                       # Average fanout of values written-back ((Count/Count))
board.processor.cores9.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores9.core.lsq0.forwLoads         4275                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores9.core.lsq0.squashedLoads        49599                       # Number of loads squashed (Count)
board.processor.cores9.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores9.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores9.core.lsq0.squashedStores        12434                       # Number of stores squashed (Count)
board.processor.cores9.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores9.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores9.core.lsq0.loadToUse::samples        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::mean    80.822441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::stdev   294.738319                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::0-9        29075     92.92%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::10-19            8      0.03%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::20-29            2      0.01%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::50-59          128      0.41%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::60-69           15      0.05%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::80-89           11      0.04%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::150-159            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::180-189            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::270-279            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::280-289            1      0.00%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::overflows         2048      6.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::max_value         1229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::total        31291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.mmu.dtb.rdAccesses        51990                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses        16908                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses           57                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses        31549                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses           77                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON   1177842312                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.rename.squashCycles         2191                       # Number of cycles rename is squashing (Cycle)
board.processor.cores9.core.rename.idleCycles        23775                       # Number of cycles rename is idle (Cycle)
board.processor.cores9.core.rename.blockCycles      2500763                       # Number of cycles rename is blocking (Cycle)
board.processor.cores9.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores9.core.rename.runCycles        39963                       # Number of cycles rename is running (Cycle)
board.processor.cores9.core.rename.unblockCycles        29370                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores9.core.rename.renamedInsts       327096                       # Number of instructions processed by rename (Count)
board.processor.cores9.core.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores9.core.rename.IQFullEvents        26336                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores9.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores9.core.rename.SQFullEvents          772                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores9.core.rename.renamedOperands       467284                       # Number of destination operands rename has renamed (Count)
board.processor.cores9.core.rename.lookups       968288                       # Number of register rename lookups that rename has made (Count)
board.processor.cores9.core.rename.intLookups       374406                       # Number of integer rename lookups (Count)
board.processor.cores9.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores9.core.rename.committedMaps       179978                       # Number of HB maps that are committed (Count)
board.processor.cores9.core.rename.undoneMaps       287306                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores9.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores9.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores9.core.rename.skidInsts        62420                       # count of insts added to the skid buffer (Count)
board.processor.cores9.core.rob.reads         2878795                       # The number of ROB reads (Count)
board.processor.cores9.core.rob.writes         643017                       # The number of ROB writes (Count)
board.processor.cores9.core.thread_0.numInsts        71588                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps       127035                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
