#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 20 12:33:42 2025
# Process ID: 3004
# Current directory: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20524 C:\Users\user\Desktop\Digital Synthesis Labs\LAb 01\1_Bit_Full_Adder\1_Bit_Full_Adder.xpr
# Log file: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/vivado.log
# Journal file: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/user/Desktop/Vivado Labs/LAb 01/1_Bit_Full_Adder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 745.422 ; gain = 144.836
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 20 12:46:02 2025...
Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj full_adder_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.srcs/sources_1/new/One_Bit_Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.srcs/sim_1/new/1_Bit_Full_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.sim/sim_1/behav/xsim'
"xelab -wto bd19a52df46343bd807123cd7784898e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_TB_behav xil_defaultlib.full_adder_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bd19a52df46343bd807123cd7784898e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_TB_behav xil_defaultlib.full_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Sum' is not permitted [C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.srcs/sim_1/new/1_Bit_Full_Adder_TB.v:32]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Carry_out' is not permitted [C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.srcs/sim_1/new/1_Bit_Full_Adder_TB.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 784.672 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Jun 20 12:38:44 2025] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Jun 20 12:39:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.891 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1117.871 ; gain = 0.086
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1117.871 ; gain = 0.086
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1117.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1280.207 ; gain = 479.855
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 20 12:46:01 2025...
