TimeQuest Timing Analyzer report for LoQritas
Thu Jun 13 12:14:14 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'
 13. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 14. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 15. Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 17. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 19. Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 20. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 21. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 22. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 23. Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 25. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 26. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 27. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 28. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 29. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 30. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 31. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 32. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 33. Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'
 34. Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'
 35. Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 37. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Slow 1200mV 85C Model Metastability Report
 58. Slow 1200mV 0C Model Fmax Summary
 59. Slow 1200mV 0C Model Setup Summary
 60. Slow 1200mV 0C Model Hold Summary
 61. Slow 1200mV 0C Model Recovery Summary
 62. Slow 1200mV 0C Model Removal Summary
 63. Slow 1200mV 0C Model Minimum Pulse Width Summary
 64. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
 65. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 66. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 67. Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'
 68. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 69. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 70. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 71. Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 72. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 73. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 74. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 75. Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
 77. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 78. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
 79. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
 80. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 81. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
 82. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
 83. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
 84. Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'
 85. Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
 86. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 87. Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
 88. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 89. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Propagation Delay
108. Minimum Propagation Delay
109. Slow 1200mV 0C Model Metastability Report
110. Fast 1200mV 0C Model Setup Summary
111. Fast 1200mV 0C Model Hold Summary
112. Fast 1200mV 0C Model Recovery Summary
113. Fast 1200mV 0C Model Removal Summary
114. Fast 1200mV 0C Model Minimum Pulse Width Summary
115. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'
116. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
117. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
118. Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'
119. Fast 1200mV 0C Model Setup: 'CLOCK_50'
120. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
121. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
122. Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
123. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
124. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
125. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
126. Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
127. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
128. Fast 1200mV 0C Model Hold: 'CLOCK_50'
129. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
130. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
131. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
132. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
133. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
134. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
135. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
136. Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'
137. Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'
138. Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
139. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
140. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
141. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
142. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'
143. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
144. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
145. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'
146. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'
154. Setup Times
155. Hold Times
156. Clock to Output Times
157. Minimum Clock to Output Times
158. Propagation Delay
159. Minimum Propagation Delay
160. Fast 1200mV 0C Model Metastability Report
161. Multicorner Timing Analysis Summary
162. Setup Times
163. Hold Times
164. Clock to Output Times
165. Minimum Clock to Output Times
166. Propagation Delay
167. Minimum Propagation Delay
168. Board Trace Model Assignments
169. Input Transition Times
170. Slow Corner Signal Integrity Metrics
171. Fast Corner Signal Integrity Metrics
172. Setup Transfers
173. Hold Transfers
174. Recovery Transfers
175. Removal Transfers
176. Report TCCS
177. Report RSKM
178. Unconstrained Paths
179. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LoQritas                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  50.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdiez:CAP10|CAPclk                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|CAPclk }                                ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] }                     ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 19.864 ; 50.34 MHz  ; 0.000 ; 9.932  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_25M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; div800k:DIV800|Qaux[0]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[0] }                              ;
; div800k:DIV800|Qaux[1]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[1] }                              ;
; div800k:DIV800|Qaux[2]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[2] }                              ;
; div800k:DIV800|Qaux[3]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[3] }                              ;
; div800k:DIV800|Qaux[4]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[4] }                              ;
; div800k:DIV800|Qaux[5]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[5] }                              ;
; GPIO1_D[8]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[8] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 59.12 MHz  ; 59.12 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 179.02 MHz ; 179.02 MHz      ; CAPdiez:CAP10|CAPclk                                ;                                                               ;
; 208.59 MHz ; 208.59 MHz      ; div800k:DIV800|Qaux[5]                              ;                                                               ;
; 267.38 MHz ; 250.0 MHz       ; GPIO1_D[8]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 370.23 MHz ; 370.23 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -3.470 ; -273.504      ;
; div800k:DIV800|Qaux[5]                              ; -1.897 ; -5.052        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.701 ; -29.725       ;
; GPIO1_D[8]                                          ; -1.370 ; -6.331        ;
; CLOCK_50                                            ; -0.058 ; -0.058        ;
; div800k:DIV800|Qaux[0]                              ; 0.017  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.045  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.116  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.160  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.166  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.172  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.474  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                              ; -0.227 ; -0.447        ;
; div800k:DIV800|Qaux[1]                              ; -0.002 ; -0.002        ;
; div800k:DIV800|Qaux[3]                              ; 0.016  ; 0.000         ;
; CLOCK_50                                            ; 0.036  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.043  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.050  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.057  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.121  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                     ; 0.349  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.358  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.358  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.402  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.487 ; -19.519       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.183 ; 0.000         ;
+---------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; GPIO1_D[8]                                          ; -3.000 ; -21.006       ;
; CAPdiez:CAP10|CAPclk                                ; -2.174 ; -236.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                              ; -1.000 ; -8.000        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[0]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                              ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.464  ; 0.000         ;
; CLOCK_50                                            ; 4.641  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.668  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.470 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.154     ; 1.834      ;
; -3.463 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.163     ; 1.818      ;
; -3.434 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.160     ; 1.792      ;
; -3.423 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.149     ; 1.792      ;
; -3.419 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.161     ; 1.776      ;
; -3.387 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.156     ; 1.749      ;
; -3.386 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.149     ; 1.755      ;
; -3.384 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.156     ; 1.746      ;
; -3.377 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.160     ; 1.735      ;
; -3.309 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.172     ; 1.655      ;
; -3.302 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.170     ; 1.650      ;
; -3.273 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.169     ; 1.622      ;
; -3.257 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.163     ; 1.612      ;
; -3.256 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.165     ; 1.609      ;
; -3.254 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.169     ; 1.603      ;
; -3.248 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.165     ; 1.601      ;
; -3.199 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.152     ; 1.565      ;
; -3.175 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.148     ; 1.545      ;
; -3.172 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.158     ; 1.532      ;
; -3.162 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.156     ; 1.524      ;
; -3.147 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.159     ; 1.506      ;
; -3.147 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.168     ; 1.497      ;
; -3.147 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.167     ; 1.498      ;
; -3.135 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.161     ; 1.492      ;
; -3.127 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.158     ; 1.487      ;
; -3.112 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.167     ; 1.463      ;
; -3.100 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.157     ; 1.461      ;
; -3.090 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.158     ; 1.450      ;
; -3.063 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.147     ; 1.434      ;
; -2.925 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.158     ; 1.285      ;
; -2.783 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.148     ; 1.153      ;
; -2.692 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.157     ; 1.053      ;
; -2.293 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.415      ; 3.236      ;
; -2.293 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.415      ; 3.236      ;
; -2.291 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.420      ; 3.239      ;
; -2.278 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.211      ;
; -2.278 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.211      ;
; -2.278 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.211      ;
; -2.273 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.206      ;
; -2.273 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.206      ;
; -2.273 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.206      ;
; -2.245 ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.444     ; 2.796      ;
; -2.237 ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.444     ; 2.788      ;
; -2.204 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.416      ; 3.148      ;
; -2.204 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.416      ; 3.148      ;
; -2.202 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.421      ; 3.151      ;
; -2.200 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.420      ; 3.148      ;
; -2.200 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.420      ; 3.148      ;
; -2.198 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.425      ; 3.151      ;
; -2.160 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.413      ; 3.101      ;
; -2.160 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.413      ; 3.101      ;
; -2.158 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.418      ; 3.104      ;
; -2.155 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.416      ; 3.099      ;
; -2.155 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.416      ; 3.099      ;
; -2.153 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.421      ; 3.102      ;
; -2.146 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.422      ; 3.096      ;
; -2.146 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.422      ; 3.096      ;
; -2.144 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.427      ; 3.099      ;
; -2.133 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.418      ; 3.079      ;
; -2.133 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.418      ; 3.079      ;
; -2.131 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.423      ; 3.082      ;
; -2.119 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.415      ; 3.062      ;
; -2.119 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.415      ; 3.062      ;
; -2.117 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.420      ; 3.065      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.046      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.046      ;
; -2.113 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.046      ;
; -2.095 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|enawRAMclk                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -1.747     ; 1.343      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.094 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.027      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.089 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.062     ; 3.022      ;
; -2.081 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.406      ; 3.015      ;
; -2.081 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.406      ; 3.015      ;
; -2.079 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.411      ; 3.018      ;
; -2.060 ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.444     ; 2.611      ;
; -2.047 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.407      ; 2.982      ;
; -2.047 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.407      ; 2.982      ;
; -2.045 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.412      ; 2.985      ;
; -2.041 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.404      ; 2.973      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.897 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.065     ; 1.327      ;
; -1.713 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.065     ; 1.143      ;
; -1.712 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.021     ; 2.186      ;
; -1.619 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.065     ; 1.049      ;
; -1.200 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.109     ; 1.086      ;
; -0.525 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.458      ;
; -0.461 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.106     ; 0.850      ;
; -0.457 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.106     ; 0.846      ;
; -0.418 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.079     ; 1.334      ;
; -0.252 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.185      ;
; -0.163 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.096      ;
; -0.083 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.861      ; 1.439      ;
; -0.023 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 0.956      ;
; 0.001  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.861      ; 1.355      ;
; 0.004  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.861      ; 1.352      ;
; 0.097  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.650      ; 1.048      ;
; 0.224  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.468      ; 2.948      ;
; 0.274  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 0.659      ;
; 0.290  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.509      ; 2.913      ;
; 0.296  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 0.637      ;
; 0.298  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.038     ; 0.659      ;
; 0.742  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.509      ; 2.961      ;
; 0.838  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.468      ; 2.834      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.701 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.883     ; 0.813      ;
; -1.577 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.883     ; 0.689      ;
; -0.989 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.921      ;
; -0.972 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.905      ;
; -0.971 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.904      ;
; -0.971 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.904      ;
; -0.970 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.903      ;
; -0.969 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.902      ;
; -0.968 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.901      ;
; -0.963 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.896      ;
; -0.959 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.892      ;
; -0.956 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.889      ;
; -0.954 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.887      ;
; -0.949 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.882      ;
; -0.949 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.882      ;
; -0.948 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.881      ;
; -0.940 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.873      ;
; -0.912 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.845      ;
; -0.907 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.840      ;
; -0.857 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.789      ;
; -0.705 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.637      ;
; -0.656 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.588      ;
; -0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.394      ;
; -0.437 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.369      ;
; -0.398 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.331      ;
; -0.398 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.331      ;
; -0.397 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.330      ;
; -0.395 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.328      ;
; -0.393 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.326      ;
; -0.393 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.326      ;
; -0.391 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.324      ;
; -0.387 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.320      ;
; -0.383 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.316      ;
; -0.381 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.314      ;
; -0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.311      ;
; -0.377 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.310      ;
; -0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.306      ;
; -0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.305      ;
; -0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.298      ;
; -0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.298      ;
; -0.363 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.297      ;
; -0.363 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.297      ;
; -0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.296      ;
; -0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.295      ;
; -0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.293      ;
; -0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.292      ;
; -0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.292      ;
; -0.355 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.289      ;
; -0.354 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.288      ;
; -0.352 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.286      ;
; -0.350 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.284      ;
; -0.347 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.281      ;
; -0.346 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.280      ;
; -0.345 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.279      ;
; -0.318 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.251      ;
; -0.306 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.239      ;
; -0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.231      ;
; -0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.227      ;
; -0.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.203      ;
; -0.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.203      ;
; -0.269 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.201      ;
; -0.268 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.200      ;
; -0.265 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.197      ;
; -0.264 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.196      ;
; -0.224 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.156      ;
; -0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.127      ;
; -0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.124      ;
; -0.191 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.123      ;
; -0.186 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.118      ;
; -0.185 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.117      ;
; -0.171 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.103      ;
; -0.162 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.094      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.993      ;
; -0.060 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.993      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.991      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.989      ;
; -0.041 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.973      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.972      ;
; -0.037 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.969      ;
; -0.034 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.337      ;
; -0.033 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.336      ;
; -0.031 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.334      ;
; -0.029 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.961      ;
; -0.023 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.326      ;
; -0.022 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.325      ;
; -0.019 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.322      ;
; -0.015 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.318      ;
; -0.011 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.314      ;
; -0.011 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.314      ;
; -0.010 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.313      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.931      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.931      ;
; 0.002  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.301      ;
; 0.002  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.301      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.930      ;
; 0.005  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.928      ;
; 0.007  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.296      ;
; 0.009  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.294      ;
; 0.064  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.239      ;
; 0.065  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.308      ; 1.238      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.370 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 2.058      ;
; -1.370 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 2.058      ;
; -1.370 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 2.058      ;
; -1.165 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.098      ;
; -1.165 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.098      ;
; -1.165 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.098      ;
; -1.151 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.839      ;
; -1.148 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.836      ;
; -1.148 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.836      ;
; -1.047 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.980      ;
; -1.047 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.980      ;
; -1.047 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.980      ;
; -1.043 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.731      ;
; -1.039 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.972      ;
; -1.039 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.972      ;
; -1.039 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.972      ;
; -0.999 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.687      ;
; -0.999 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.687      ;
; -0.999 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.687      ;
; -0.945 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.633      ;
; -0.945 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.633      ;
; -0.945 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.633      ;
; -0.945 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.633      ;
; -0.945 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.633      ;
; -0.945 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.633      ;
; -0.934 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.622      ;
; -0.934 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.622      ;
; -0.934 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.622      ;
; -0.901 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.589      ;
; -0.901 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.589      ;
; -0.901 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.589      ;
; -0.850 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.783      ;
; -0.838 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.771      ;
; -0.826 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.759      ;
; -0.821 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.509      ;
; -0.723 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.411      ;
; -0.722 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.410      ;
; -0.721 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.654      ;
; -0.717 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.650      ;
; -0.712 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.645      ;
; -0.665 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.353      ;
; -0.618 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.306      ;
; -0.618 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.306      ;
; -0.617 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.305      ;
; -0.607 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.295      ;
; -0.583 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.271      ;
; -0.571 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.259      ;
; -0.562 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.250      ;
; -0.552 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.240      ;
; -0.544 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.477      ;
; -0.523 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.456      ;
; -0.517 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.450      ;
; -0.513 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.446      ;
; -0.455 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.143      ;
; -0.325 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.013      ;
; -0.316 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 1.004      ;
; -0.301 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 0.989      ;
; -0.289 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 0.977      ;
; -0.288 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 0.976      ;
; -0.288 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 0.976      ;
; -0.150 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.193      ; 0.838      ;
; 0.245  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.689      ;
; 0.247  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.687      ;
; 0.274  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 0.659      ;
; 0.275  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.061     ; 0.659      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                  ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.058 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.739      ; 2.491      ;
; 0.456  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.739      ; 2.477      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.017 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.745      ; 1.442      ;
; 0.570 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.745      ; 1.389      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.045 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.875      ; 1.544      ;
; 0.556 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.875      ; 1.533      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                        ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.116 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.332      ; 1.920      ;
; 0.650 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.332      ; 1.886      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.160 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.734      ; 1.278      ;
; 0.697 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.734      ; 1.241      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.166 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 1.122      ; 1.670      ;
; 0.716 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 1.122      ; 1.620      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.172 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.746      ; 1.288      ;
; 0.709 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.746      ; 1.251      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.474 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.531     ; 5.912      ;
; 1.686 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.547     ; 5.684      ;
; 1.725 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.540     ; 5.652      ;
; 1.745 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.541     ; 5.631      ;
; 1.838 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.530     ; 5.549      ;
; 1.840 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.530     ; 5.547      ;
; 1.846 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.551     ; 5.520      ;
; 1.869 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.545     ; 5.503      ;
; 1.878 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.181     ; 5.858      ;
; 1.906 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 5.477      ;
; 1.927 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.531     ; 5.459      ;
; 1.929 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.531     ; 5.457      ;
; 1.995 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.539     ; 5.383      ;
; 1.995 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.547     ; 5.375      ;
; 1.995 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.547     ; 5.375      ;
; 1.996 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.538     ; 5.383      ;
; 2.015 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 5.366      ;
; 2.022 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 5.359      ;
; 2.034 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.540     ; 5.343      ;
; 2.034 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.540     ; 5.343      ;
; 2.054 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.541     ; 5.322      ;
; 2.054 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.541     ; 5.322      ;
; 2.058 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.550     ; 5.309      ;
; 2.079 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.528     ; 5.310      ;
; 2.081 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.528     ; 5.308      ;
; 2.101 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.520     ; 5.296      ;
; 2.116 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 5.267      ;
; 2.119 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.179     ; 5.619      ;
; 2.125 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.543     ; 5.249      ;
; 2.137 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.550     ; 5.230      ;
; 2.207 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.523     ; 5.187      ;
; 2.299 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.551     ; 5.067      ;
; 2.301 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.551     ; 5.065      ;
; 2.322 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.545     ; 5.050      ;
; 2.324 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 5.057      ;
; 2.324 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 5.057      ;
; 2.324 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.545     ; 5.048      ;
; 2.331 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 5.050      ;
; 2.331 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 5.050      ;
; 2.336 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.541     ; 5.040      ;
; 2.359 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 5.024      ;
; 2.361 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 5.022      ;
; 2.367 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.550     ; 5.000      ;
; 2.367 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.550     ; 5.000      ;
; 2.387 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 4.994      ;
; 2.391 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.537     ; 4.989      ;
; 2.411 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.520     ; 4.986      ;
; 2.411 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.520     ; 4.986      ;
; 2.413 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.533     ; 4.971      ;
; 2.414 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.522     ; 4.981      ;
; 2.415 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.533     ; 4.969      ;
; 2.416 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.522     ; 4.979      ;
; 2.417 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.520     ; 4.980      ;
; 2.419 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.520     ; 4.978      ;
; 2.422 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.516     ; 4.979      ;
; 2.425 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 4.958      ;
; 2.425 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.534     ; 4.958      ;
; 2.446 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.550     ; 4.921      ;
; 2.446 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.550     ; 4.921      ;
; 2.448 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.539     ; 4.930      ;
; 2.449 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.538     ; 4.930      ;
; 2.450 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.539     ; 4.928      ;
; 2.451 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.538     ; 4.928      ;
; 2.453 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.184     ; 5.280      ;
; 2.454 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.173     ; 5.290      ;
; 2.457 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.171     ; 5.289      ;
; 2.495 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.535     ; 4.887      ;
; 2.497 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.535     ; 4.885      ;
; 2.517 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.523     ; 4.877      ;
; 2.517 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.523     ; 4.877      ;
; 2.535 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.186     ; 5.196      ;
; 2.552 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.522     ; 4.843      ;
; 2.554 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.522     ; 4.841      ;
; 2.557 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.525     ; 4.835      ;
; 2.570 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.821      ;
; 2.572 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.819      ;
; 2.578 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.543     ; 4.796      ;
; 2.580 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.543     ; 4.794      ;
; 2.592 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.173     ; 5.152      ;
; 2.594 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.797      ;
; 2.610 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.177     ; 5.130      ;
; 2.697 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 4.684      ;
; 2.697 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.536     ; 4.684      ;
; 2.701 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.537     ; 4.679      ;
; 2.701 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.537     ; 4.679      ;
; 2.707 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.684      ;
; 2.732 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.516     ; 4.669      ;
; 2.732 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.516     ; 4.669      ;
; 2.789 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.541     ; 4.587      ;
; 2.791 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.541     ; 4.585      ;
; 2.867 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.525     ; 4.525      ;
; 2.867 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.525     ; 4.525      ;
; 2.904 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.487      ;
; 2.904 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.487      ;
; 3.017 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.374      ;
; 3.017 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.526     ; 4.374      ;
; 3.761 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.283     ; 3.873      ;
; 3.763 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.283     ; 3.871      ;
; 3.801 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.934     ; 4.182      ;
; 3.980 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.279     ; 3.658      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.227 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.589      ; 2.728      ;
; -0.220 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.633      ; 2.789      ;
; 0.232  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.633      ; 2.741      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.577      ;
; 0.382  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.589      ; 2.837      ;
; 0.385  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.038      ; 0.580      ;
; 0.436  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.839      ; 0.952      ;
; 0.467  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.065      ; 1.209      ;
; 0.486  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.065      ; 1.228      ;
; 0.494  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.065      ; 1.236      ;
; 0.603  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.822      ;
; 0.743  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 0.962      ;
; 0.842  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 1.061      ;
; 0.862  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.079      ; 1.098      ;
; 1.031  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.062      ; 1.250      ;
; 1.049  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.021      ; 0.747      ;
; 1.051  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.021      ; 0.749      ;
; 1.673  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.902     ; 0.928      ;
; 2.121  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.861     ; 0.937      ;
; 2.216  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.861     ; 1.032      ;
; 2.271  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.861     ; 1.087      ;
; 2.273  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.106      ; 2.056      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.002 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 1.187      ; 1.541      ;
; 0.556  ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 1.187      ; 1.599      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.016 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.930      ; 1.302      ;
; 0.561 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.930      ; 1.347      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.036 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.209      ;
; 0.583 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.797      ; 2.256      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.043 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.406      ; 1.815      ;
; 0.579 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.406      ; 1.851      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.050 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.783      ; 1.199      ;
; 0.586 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.783      ; 1.235      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.057 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.795      ; 1.208      ;
; 0.593 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.795      ; 1.244      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.121 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.794      ; 1.271      ;
; 0.665 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.794      ; 1.315      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.349 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.094      ;
; 0.350 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.095      ;
; 0.352 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.097      ;
; 0.353 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.098      ;
; 0.354 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.099      ;
; 0.359 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.104      ;
; 0.360 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.105      ;
; 0.361 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.106      ;
; 0.361 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.106      ;
; 0.361 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.106      ;
; 0.365 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.110      ;
; 0.365 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.110      ;
; 0.366 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.111      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.594      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.421 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.166      ;
; 0.424 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.169      ;
; 0.425 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.170      ;
; 0.426 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.171      ;
; 0.426 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.171      ;
; 0.434 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.179      ;
; 0.439 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.184      ;
; 0.439 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.184      ;
; 0.440 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.185      ;
; 0.441 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.186      ;
; 0.442 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.187      ;
; 0.442 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.187      ;
; 0.443 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.188      ;
; 0.472 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.568      ; 1.217      ;
; 0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.700      ;
; 0.509 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.728      ;
; 0.527 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.746      ;
; 0.550 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.776      ;
; 0.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.867      ;
; 0.648 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.868      ;
; 0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.908      ;
; 0.690 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.910      ;
; 0.691 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.911      ;
; 0.691 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.911      ;
; 0.694 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.914      ;
; 0.697 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.917      ;
; 0.718 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.937      ;
; 0.730 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.950      ;
; 0.817 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.037      ;
; 0.818 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.038      ;
; 0.821 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.041      ;
; 0.822 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.042      ;
; 0.823 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.043      ;
; 0.825 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.045      ;
; 0.878 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.098      ;
; 0.882 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.102      ;
; 0.887 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.107      ;
; 0.903 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.123      ;
; 0.912 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.133      ;
; 0.913 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.134      ;
; 0.915 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.136      ;
; 0.916 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.137      ;
; 0.917 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.138      ;
; 0.922 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.143      ;
; 0.924 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.145      ;
; 0.926 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.147      ;
; 0.926 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.147      ;
; 0.927 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.148      ;
; 0.928 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.149      ;
; 0.929 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.148      ;
; 0.930 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.151      ;
; 0.931 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.152      ;
; 0.931 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.152      ;
; 0.932 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.153      ;
; 0.933 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.154      ;
; 0.961 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.182      ;
; 0.962 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.183      ;
; 0.963 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.184      ;
; 0.965 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.186      ;
; 0.970 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.190      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.358 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.577      ;
; 0.546 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 0.921      ;
; 0.551 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 0.926      ;
; 0.563 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.782      ;
; 0.565 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.784      ;
; 0.566 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.785      ;
; 0.568 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 0.944      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.789      ;
; 0.573 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.792      ;
; 0.575 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 0.950      ;
; 0.575 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 0.950      ;
; 0.576 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 0.951      ;
; 0.579 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.798      ;
; 0.583 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 0.958      ;
; 0.587 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.806      ;
; 0.588 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.807      ;
; 0.590 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.810      ;
; 0.593 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 0.812      ;
; 0.602 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 0.977      ;
; 0.604 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 0.979      ;
; 0.703 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.444      ; 1.304      ;
; 0.719 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.444      ; 1.320      ;
; 0.729 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.104      ;
; 0.757 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.444      ; 1.358      ;
; 0.804 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.023      ;
; 0.809 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.182      ;
; 0.811 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.185      ;
; 0.817 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.192      ;
; 0.820 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.195      ;
; 0.825 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.200      ;
; 0.826 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.200      ;
; 0.828 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.202      ;
; 0.828 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.201      ;
; 0.831 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.201      ;
; 0.832 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.205      ;
; 0.833 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.208      ;
; 0.835 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.208      ;
; 0.837 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.211      ;
; 0.837 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.201      ;
; 0.838 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.057      ;
; 0.840 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.215      ;
; 0.840 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.205      ;
; 0.844 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.214      ;
; 0.844 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.208      ;
; 0.844 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.219      ;
; 0.846 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.210      ;
; 0.846 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.219      ;
; 0.847 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.220      ;
; 0.848 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.212      ;
; 0.851 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.215      ;
; 0.853 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.216      ;
; 0.853 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.226      ;
; 0.854 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.227      ;
; 0.854 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.073      ;
; 0.855 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.074      ;
; 0.856 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.075      ;
; 0.857 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.232      ;
; 0.857 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.230      ;
; 0.857 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.076      ;
; 0.858 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.077      ;
; 0.860 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.234      ;
; 0.860 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.231      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.233      ;
; 0.864 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.237      ;
; 0.864 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.083      ;
; 0.866 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.239      ;
; 0.867 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.666      ; 1.240      ;
; 0.870 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.240      ;
; 0.871 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.234      ;
; 0.871 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.667      ; 1.245      ;
; 0.871 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.235      ;
; 0.877 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.247      ;
; 0.878 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.668      ; 1.253      ;
; 0.878 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.663      ; 1.248      ;
; 0.878 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.097      ;
; 0.879 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.657      ; 1.243      ;
; 0.880 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.656      ; 1.243      ;
; 0.880 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.099      ;
; 0.880 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.099      ;
; 0.880 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.062      ; 1.099      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.580      ;
; 0.375 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.061      ; 0.594      ;
; 0.747 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 0.743      ;
; 0.784 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 0.780      ;
; 0.795 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 0.791      ;
; 0.807 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 0.803      ;
; 0.851 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 0.847      ;
; 0.852 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 0.848      ;
; 0.858 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 0.854      ;
; 0.964 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 0.960      ;
; 0.988 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.207      ;
; 1.022 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.241      ;
; 1.025 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.244      ;
; 1.030 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.026      ;
; 1.034 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.253      ;
; 1.065 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.061      ;
; 1.070 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.066      ;
; 1.073 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.069      ;
; 1.079 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.075      ;
; 1.082 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.078      ;
; 1.103 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.099      ;
; 1.114 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.110      ;
; 1.115 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.334      ;
; 1.193 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.189      ;
; 1.197 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.193      ;
; 1.200 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.419      ;
; 1.220 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.216      ;
; 1.224 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.220      ;
; 1.234 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.453      ;
; 1.288 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.507      ;
; 1.331 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.550      ;
; 1.350 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.569      ;
; 1.376 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.372      ;
; 1.376 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.372      ;
; 1.379 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.375      ;
; 1.384 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.380      ;
; 1.384 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.380      ;
; 1.387 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.383      ;
; 1.408 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.404      ;
; 1.408 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.404      ;
; 1.411 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.407      ;
; 1.425 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.421      ;
; 1.425 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.421      ;
; 1.426 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.645      ;
; 1.426 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.645      ;
; 1.428 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.424      ;
; 1.429 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.648      ;
; 1.470 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.466      ;
; 1.470 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.466      ;
; 1.473 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.469      ;
; 1.497 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.493      ;
; 1.498 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.494      ;
; 1.498 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.494      ;
; 1.501 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.497      ;
; 1.505 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.724      ;
; 1.505 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.724      ;
; 1.508 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.727      ;
; 1.593 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.812      ;
; 1.593 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.812      ;
; 1.596 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.815      ;
; 1.802 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.798      ;
; 1.802 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.798      ;
; 1.805 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.319      ; 1.801      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.402 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.619      ;
; 0.403 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.620      ;
; 0.405 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.622      ;
; 0.416 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.633      ;
; 0.531 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.749      ;
; 0.537 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.755      ;
; 0.554 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.557 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.775      ;
; 0.559 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.776      ;
; 0.563 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.791      ;
; 0.575 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.793      ;
; 0.579 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.586 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.804      ;
; 0.587 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.805      ;
; 0.587 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.804      ;
; 0.587 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.804      ;
; 0.590 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.592 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.594 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.599 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.817      ;
; 0.602 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.820      ;
; 0.603 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.820      ;
; 0.607 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.824      ;
; 0.664 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.882      ;
; 0.713 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.931      ;
; 0.725 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.943      ;
; 0.725 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.943      ;
; 0.729 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.947      ;
; 0.753 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.970      ;
; 0.774 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.992      ;
; 0.778 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.995      ;
; 0.802 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.019      ;
; 0.823 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.040      ;
; 0.842 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|h_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.059      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.852 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.852 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.854 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.072      ;
; 0.855 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.073      ;
; 0.857 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.075      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.076      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.079      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.080      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.866 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.084      ;
; 0.868 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.086      ;
; 0.870 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.872 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.875 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.092      ;
; 0.875 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.092      ;
; 0.875 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.093      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.487 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.530     ; 1.452      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.496 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.216      ; 2.207      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 2.190      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; -0.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.215      ; 1.921      ;
; 0.257  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.214      ; 1.452      ;
; 0.257  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.214      ; 1.452      ;
; 0.257  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.214      ; 1.452      ;
; 0.257  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.214      ; 1.452      ;
; 0.257  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.214      ; 1.452      ;
; 0.257  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.214      ; 1.452      ;
; 0.257  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.214      ; 1.452      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.438      ; 1.298      ;
; 0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.438      ; 1.298      ;
; 0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.438      ; 1.298      ;
; 0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.438      ; 1.298      ;
; 0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.438      ; 1.298      ;
; 0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.438      ; 1.298      ;
; 0.183 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.438      ; 1.298      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.642 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 1.758      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.910 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.026      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 0.915 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.439      ; 2.031      ;
; 2.000 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.379     ; 1.298      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.001 ; 0.215        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -0.001 ; 0.215        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -0.001 ; 0.215        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -0.001 ; 0.215        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -0.001 ; 0.215        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; -0.001 ; 0.215        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.230  ; 0.230        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.236  ; 0.236        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.550  ; 0.766        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.600  ; 0.784        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.600  ; 0.784        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.600  ; 0.784        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.600  ; 0.784        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.600  ; 0.784        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; 0.600  ; 0.784        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.752  ; 0.752        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.760  ; 0.760        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                      ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.295  ; 0.511        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.296  ; 0.512        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.253  ; 0.469        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.253  ; 0.469        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.292  ; 0.476        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.349  ; 0.533        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.321  ; 0.537        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.641 ; 4.825        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.803 ; 4.803        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.956 ; 5.172        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.196 ; 5.196        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[0]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[1]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[2]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[3]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[4]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[5]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[6]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[7]                                                                             ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[9]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[14]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[15]                                                                             ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[8]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[9]                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|h_count[8]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 4.401  ; 4.874 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 4.401  ; 4.874 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 6.675  ; 7.204 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 6.675  ; 7.204 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.930  ; 4.357 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 5.532  ; 6.164 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 4.783  ; 5.317 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 5.760  ; 6.318 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 5.311  ; 5.876 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.060  ; 0.590 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; -0.115 ; 0.422 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.060  ; 0.590 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; -0.222 ; 0.309 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; -0.179 ; 0.357 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; -0.174 ; 0.360 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; -0.362 ; 0.165 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; -0.124 ; 0.351 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.232 ; 0.281 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -4.130 ; -4.588 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -4.130 ; -4.588 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -3.215 ; -3.619 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -4.559 ; -5.122 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -3.215 ; -3.619 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -3.934 ; -4.454 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -3.692 ; -4.172 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -3.712 ; -4.247 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -3.892 ; -4.340 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.863  ; 0.359  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; 0.625  ; 0.111  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.446  ; -0.070 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; 0.716  ; 0.199  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; 0.675  ; 0.153  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.670  ; 0.150  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.863  ; 0.359  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.622  ; 0.158  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.726  ; 0.226  ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.153 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.153 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 2.102 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 2.102 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.246 ; 5.285 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.863 ; 4.897 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.246 ; 5.285 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.886 ; 4.953 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 4.799 ; 4.875 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.634 ; 5.656 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 4.954 ; 4.985 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.634 ; 5.656 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.889 ; 4.987 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 4.633 ; 4.704 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.175 ; 5.227 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.784 ; 5.810 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.110 ; 5.188 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 4.781 ; 4.879 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.784 ; 5.810 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 4.788 ; 4.831 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.687 ; 4.808 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.860 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.860 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.882 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.882 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.729 ; 6.767 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.729 ; 6.767 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.548 ; 6.486 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.548 ; 6.486 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 7.349 ; 7.467 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 7.349 ; 7.467 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 7.208 ; 7.340 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 7.208 ; 7.340 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.782 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.782 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.731 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.731 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 4.318 ; 4.390 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.379 ; 4.411 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 4.747 ; 4.784 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.402 ; 4.465 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 4.318 ; 4.390 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 4.159 ; 4.226 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 4.467 ; 4.496 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.119 ; 5.140 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.404 ; 4.497 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 4.159 ; 4.226 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 4.680 ; 4.729 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 4.300 ; 4.349 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 4.617 ; 4.691 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 4.300 ; 4.394 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.263 ; 5.288 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 4.308 ; 4.349 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.210 ; 4.326 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.747 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.747 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.771 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.771 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.535 ; 6.569 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.535 ; 6.569 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.317 ; 6.268 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.317 ; 6.268 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 7.114 ; 7.215 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 7.114 ; 7.215 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 7.000 ; 7.126 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 7.000 ; 7.126 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.632 ;    ;    ; 7.046 ;
; SW[3]      ; GPIO0_D[4]  ; 6.450 ;    ;    ; 6.889 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.473 ;    ;    ; 6.874 ;
; SW[3]      ; GPIO0_D[4]  ; 6.300 ;    ;    ; 6.724 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 65.75 MHz  ; 65.75 MHz       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 199.68 MHz ; 199.68 MHz      ; CAPdiez:CAP10|CAPclk                                ;                                                               ;
; 232.56 MHz ; 232.56 MHz      ; div800k:DIV800|Qaux[5]                              ;                                                               ;
; 295.16 MHz ; 250.0 MHz       ; GPIO1_D[8]                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 412.37 MHz ; 412.37 MHz      ; SCCBdrive:SCCBdriver|clk400data                     ;                                                               ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -3.149 ; -239.558      ;
; div800k:DIV800|Qaux[5]                              ; -1.650 ; -4.164        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.425 ; -20.497       ;
; GPIO1_D[8]                                          ; -1.194 ; -5.481        ;
; CLOCK_50                                            ; 0.056  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.079  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.113  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.179  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.204  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.206  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.214  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 2.328  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                              ; -0.168 ; -0.322        ;
; CLOCK_50                                            ; -0.030 ; -0.030        ;
; div800k:DIV800|Qaux[1]                              ; -0.019 ; -0.019        ;
; div800k:DIV800|Qaux[3]                              ; -0.012 ; -0.012        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.004  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.041  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.057  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.103  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.312  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.313  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                     ; 0.317  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.362  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.279 ; -15.259       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.236 ; 0.000         ;
+---------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; GPIO1_D[8]                                          ; -3.000 ; -21.000       ;
; CAPdiez:CAP10|CAPclk                                ; -2.174 ; -236.704      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                              ; -1.000 ; -8.000        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[0]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                              ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.475  ; 0.000         ;
; CLOCK_50                                            ; 4.628  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.661  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -3.149 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.012     ; 1.647      ;
; -3.127 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.020     ; 1.617      ;
; -3.112 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.018     ; 1.604      ;
; -3.100 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.013     ; 1.597      ;
; -3.091 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.017     ; 1.584      ;
; -3.088 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.008     ; 1.590      ;
; -3.082 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.013     ; 1.579      ;
; -3.079 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.006     ; 1.583      ;
; -3.070 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.016     ; 1.564      ;
; -3.018 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.028     ; 1.500      ;
; -3.011 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.027     ; 1.494      ;
; -2.993 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.025     ; 1.478      ;
; -2.957 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.022     ; 1.445      ;
; -2.945 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.020     ; 1.435      ;
; -2.943 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.022     ; 1.431      ;
; -2.941 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.025     ; 1.426      ;
; -2.883 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.010     ; 1.383      ;
; -2.882 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.015     ; 1.377      ;
; -2.879 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.005     ; 1.384      ;
; -2.861 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.016     ; 1.355      ;
; -2.861 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.015     ; 1.356      ;
; -2.858 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.024     ; 1.344      ;
; -2.857 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.012     ; 1.355      ;
; -2.853 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.024     ; 1.339      ;
; -2.847 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.018     ; 1.339      ;
; -2.817 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.024     ; 1.303      ;
; -2.805 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.013     ; 1.302      ;
; -2.803 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.004     ; 1.309      ;
; -2.798 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.014     ; 1.294      ;
; -2.651 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.017     ; 1.144      ;
; -2.546 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.004     ; 1.052      ;
; -2.437 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -2.013     ; 0.934      ;
; -2.004 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.395      ; 2.919      ;
; -2.004 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.395      ; 2.919      ;
; -2.004 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.399      ; 2.923      ;
; -1.949 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.890      ;
; -1.949 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.890      ;
; -1.949 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.890      ;
; -1.943 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.884      ;
; -1.943 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.884      ;
; -1.943 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.884      ;
; -1.915 ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.389     ; 2.521      ;
; -1.902 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.396      ; 2.818      ;
; -1.902 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.396      ; 2.818      ;
; -1.901 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.400      ; 2.821      ;
; -1.894 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.393      ; 2.807      ;
; -1.894 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.400      ; 2.814      ;
; -1.894 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.393      ; 2.807      ;
; -1.894 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.397      ; 2.811      ;
; -1.894 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.400      ; 2.814      ;
; -1.893 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.404      ; 2.817      ;
; -1.890 ; CAPdiez:CAP10|RAM_adr[8]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.389     ; 2.496      ;
; -1.882 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.401      ; 2.803      ;
; -1.882 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.401      ; 2.803      ;
; -1.882 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.405      ; 2.807      ;
; -1.862 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.395      ; 2.777      ;
; -1.862 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.395      ; 2.777      ;
; -1.862 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.399      ; 2.781      ;
; -1.857 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.398      ; 2.775      ;
; -1.857 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.398      ; 2.775      ;
; -1.857 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.402      ; 2.779      ;
; -1.840 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.397      ; 2.757      ;
; -1.840 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.397      ; 2.757      ;
; -1.839 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.401      ; 2.760      ;
; -1.822 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.386      ; 2.728      ;
; -1.822 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.386      ; 2.728      ;
; -1.822 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.390      ; 2.732      ;
; -1.806 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.747      ;
; -1.806 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.747      ;
; -1.806 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.747      ;
; -1.789 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.385      ; 2.694      ;
; -1.789 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.385      ; 2.694      ;
; -1.789 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.389      ; 2.698      ;
; -1.788 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.388      ; 2.696      ;
; -1.788 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.388      ; 2.696      ;
; -1.788 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.392      ; 2.700      ;
; -1.783 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.396      ; 2.699      ;
; -1.783 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.396      ; 2.699      ;
; -1.783 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.400      ; 2.703      ;
; -1.781 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.391      ; 2.692      ;
; -1.781 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.391      ; 2.692      ;
; -1.781 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.395      ; 2.696      ;
; -1.776 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|enawRAMclk                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -1.556     ; 1.215      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.775 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.716      ;
; -1.772 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.400      ; 2.692      ;
; -1.772 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.400      ; 2.692      ;
; -1.772 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.404      ; 2.696      ;
; -1.769 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.710      ;
; -1.769 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 1.000        ; -0.054     ; 2.710      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.650 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.965     ; 1.180      ;
; -1.514 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.037     ; 1.972      ;
; -1.508 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.965     ; 1.038      ;
; -1.419 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.965     ; 0.949      ;
; -0.943 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.983     ; 0.955      ;
; -0.352 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 1.292      ;
; -0.326 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.073     ; 0.748      ;
; -0.322 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.073     ; 0.744      ;
; -0.259 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.069     ; 1.185      ;
; -0.135 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 1.075      ;
; -0.035 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.975      ;
; 0.003  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.783      ; 1.275      ;
; 0.075  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.783      ; 1.203      ;
; 0.078  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.783      ; 1.200      ;
; 0.093  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.847      ;
; 0.210  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.653      ; 0.938      ;
; 0.250  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.216      ; 2.651      ;
; 0.263  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.234      ; 2.646      ;
; 0.357  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.034     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.562      ;
; 0.734  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.234      ; 2.675      ;
; 0.798  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.216      ; 2.603      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.425 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.686     ; 0.734      ;
; -1.302 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.686     ; 0.611      ;
; -0.755 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.693      ;
; -0.747 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.687      ;
; -0.746 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.686      ;
; -0.746 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.686      ;
; -0.745 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.685      ;
; -0.745 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.685      ;
; -0.744 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.684      ;
; -0.743 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.683      ;
; -0.739 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.679      ;
; -0.734 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.674      ;
; -0.732 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.672      ;
; -0.730 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.670      ;
; -0.725 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.665      ;
; -0.724 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.664      ;
; -0.723 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.663      ;
; -0.693 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.633      ;
; -0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.628      ;
; -0.642 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.580      ;
; -0.506 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.447      ;
; -0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.400      ;
; -0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.236      ;
; -0.276 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.057     ; 1.214      ;
; -0.242 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.184      ;
; -0.242 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.184      ;
; -0.241 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.183      ;
; -0.238 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.180      ;
; -0.238 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.180      ;
; -0.237 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.179      ;
; -0.235 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.177      ;
; -0.231 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.173      ;
; -0.227 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.169      ;
; -0.225 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.167      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.165      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.165      ;
; -0.223 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.165      ;
; -0.221 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.163      ;
; -0.218 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.160      ;
; -0.217 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.159      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.158      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.158      ;
; -0.215 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.157      ;
; -0.215 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.157      ;
; -0.213 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.155      ;
; -0.212 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.154      ;
; -0.211 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.153      ;
; -0.211 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.153      ;
; -0.208 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.150      ;
; -0.203 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.145      ;
; -0.201 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.143      ;
; -0.199 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.141      ;
; -0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.136      ;
; -0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 1.135      ;
; -0.169 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.112      ;
; -0.158 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.101      ;
; -0.152 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.095      ;
; -0.147 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.090      ;
; -0.129 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.069      ;
; -0.127 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.067      ;
; -0.124 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.064      ;
; -0.124 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.064      ;
; -0.123 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.063      ;
; -0.121 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.061      ;
; -0.081 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.022      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.996      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.995      ;
; -0.054 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.994      ;
; -0.050 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.991      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.986      ;
; -0.034 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.974      ;
; -0.025 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.965      ;
; 0.060  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.881      ;
; 0.062  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 0.881      ;
; 0.063  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.878      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.876      ;
; 0.076  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.864      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.862      ;
; 0.080  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.860      ;
; 0.088  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.852      ;
; 0.109  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.175      ;
; 0.111  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.173      ;
; 0.111  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.173      ;
; 0.115  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.169      ;
; 0.116  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.824      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.823      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.823      ;
; 0.119  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.821      ;
; 0.121  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.163      ;
; 0.124  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.160      ;
; 0.127  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.157      ;
; 0.133  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.151      ;
; 0.133  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.151      ;
; 0.134  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.150      ;
; 0.134  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.150      ;
; 0.134  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.150      ;
; 0.139  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.145      ;
; 0.141  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.143      ;
; 0.161  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.123      ;
; 0.170  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.289      ; 1.114      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.194 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.839      ;
; -1.194 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.839      ;
; -1.185 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.830      ;
; -1.006 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.651      ;
; -0.999 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.644      ;
; -0.990 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.635      ;
; -0.936 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.876      ;
; -0.936 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.876      ;
; -0.927 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.867      ;
; -0.903 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.548      ;
; -0.857 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.502      ;
; -0.857 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.502      ;
; -0.848 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.493      ;
; -0.826 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.766      ;
; -0.826 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.766      ;
; -0.821 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.761      ;
; -0.821 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.761      ;
; -0.817 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.757      ;
; -0.816 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.461      ;
; -0.816 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.461      ;
; -0.814 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.459      ;
; -0.814 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.459      ;
; -0.812 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.752      ;
; -0.807 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.452      ;
; -0.805 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.450      ;
; -0.803 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.448      ;
; -0.803 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.448      ;
; -0.794 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.439      ;
; -0.771 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.416      ;
; -0.771 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.416      ;
; -0.762 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.407      ;
; -0.708 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.353      ;
; -0.645 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.585      ;
; -0.641 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.581      ;
; -0.638 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.283      ;
; -0.619 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.559      ;
; -0.609 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.254      ;
; -0.554 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.199      ;
; -0.542 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.187      ;
; -0.533 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.473      ;
; -0.530 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.470      ;
; -0.525 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.170      ;
; -0.525 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.465      ;
; -0.523 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.168      ;
; -0.512 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.157      ;
; -0.480 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.125      ;
; -0.470 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.115      ;
; -0.470 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.115      ;
; -0.452 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.097      ;
; -0.371 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.311      ;
; -0.367 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 1.012      ;
; -0.361 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.301      ;
; -0.351 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.291      ;
; -0.343 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.283      ;
; -0.253 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 0.898      ;
; -0.246 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 0.891      ;
; -0.240 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 0.885      ;
; -0.221 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 0.866      ;
; -0.219 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 0.864      ;
; -0.219 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 0.864      ;
; -0.106 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.150      ; 0.751      ;
; 0.330  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.611      ;
; 0.332  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.609      ;
; 0.356  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.056     ; 0.583      ;
; 0.357  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.583      ;
; 0.358  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.054     ; 0.583      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.056 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.639      ; 2.258      ;
; 0.573 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.639      ; 2.241      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.079 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.676      ; 1.292      ;
; 0.621 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.676      ; 1.250      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.113 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.803      ; 1.385      ;
; 0.633 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.803      ; 1.365      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.179 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.239      ; 1.745      ;
; 0.715 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.239      ; 1.709      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.204 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.666      ; 1.147      ;
; 0.726 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.666      ; 1.125      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.206 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 1.030      ; 1.519      ;
; 0.761 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 1.030      ; 1.464      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.214 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.677      ; 1.158      ;
; 0.730 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.677      ; 1.142      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.328 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.246     ; 5.343      ;
; 2.560 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.259     ; 5.098      ;
; 2.582 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.253     ; 5.082      ;
; 2.633 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.254     ; 5.030      ;
; 2.688 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.265     ; 4.964      ;
; 2.692 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.244     ; 4.981      ;
; 2.694 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.244     ; 4.979      ;
; 2.719 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.257     ; 4.941      ;
; 2.726 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.248     ; 4.943      ;
; 2.734 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.927     ; 5.256      ;
; 2.741 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.246     ; 4.930      ;
; 2.743 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.246     ; 4.928      ;
; 2.822 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.252     ; 4.843      ;
; 2.822 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.251     ; 4.844      ;
; 2.835 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.259     ; 4.823      ;
; 2.835 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.259     ; 4.823      ;
; 2.851 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.249     ; 4.817      ;
; 2.857 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.253     ; 4.807      ;
; 2.857 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.253     ; 4.807      ;
; 2.865 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.249     ; 4.803      ;
; 2.897 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.261     ; 4.759      ;
; 2.905 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.243     ; 4.769      ;
; 2.907 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.243     ; 4.767      ;
; 2.910 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.254     ; 4.753      ;
; 2.910 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.254     ; 4.753      ;
; 2.920 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.761      ;
; 2.939 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.256     ; 4.722      ;
; 2.945 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.248     ; 4.724      ;
; 2.947 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.926     ; 5.044      ;
; 2.949 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.264     ; 4.704      ;
; 3.027 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.238     ; 4.652      ;
; 3.101 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.265     ; 4.551      ;
; 3.103 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.265     ; 4.549      ;
; 3.130 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.249     ; 4.538      ;
; 3.130 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.249     ; 4.538      ;
; 3.132 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.257     ; 4.528      ;
; 3.134 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.257     ; 4.526      ;
; 3.139 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.254     ; 4.524      ;
; 3.139 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.248     ; 4.530      ;
; 3.141 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.248     ; 4.528      ;
; 3.144 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.249     ; 4.524      ;
; 3.144 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.249     ; 4.524      ;
; 3.172 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.261     ; 4.484      ;
; 3.172 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.261     ; 4.484      ;
; 3.185 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.496      ;
; 3.187 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.494      ;
; 3.187 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.252     ; 4.478      ;
; 3.192 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.251     ; 4.474      ;
; 3.196 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.485      ;
; 3.196 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.485      ;
; 3.207 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.474      ;
; 3.209 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.472      ;
; 3.211 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.247     ; 4.459      ;
; 3.213 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.247     ; 4.457      ;
; 3.220 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.248     ; 4.449      ;
; 3.220 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.248     ; 4.449      ;
; 3.224 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.264     ; 4.429      ;
; 3.224 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.264     ; 4.429      ;
; 3.227 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.919     ; 4.771      ;
; 3.231 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.233     ; 4.453      ;
; 3.235 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.252     ; 4.430      ;
; 3.235 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.251     ; 4.431      ;
; 3.237 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.252     ; 4.428      ;
; 3.237 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.251     ; 4.429      ;
; 3.249 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.919     ; 4.749      ;
; 3.253 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.930     ; 4.734      ;
; 3.268 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.248     ; 4.401      ;
; 3.269 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.248     ; 4.400      ;
; 3.306 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.238     ; 4.373      ;
; 3.307 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.238     ; 4.372      ;
; 3.307 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.931     ; 4.679      ;
; 3.320 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.361      ;
; 3.321 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.239     ; 4.357      ;
; 3.322 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.236     ; 4.359      ;
; 3.341 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.256     ; 4.320      ;
; 3.343 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.256     ; 4.318      ;
; 3.349 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.241     ; 4.327      ;
; 3.351 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.241     ; 4.325      ;
; 3.362 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.919     ; 4.636      ;
; 3.372 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.241     ; 4.304      ;
; 3.391 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.924     ; 4.602      ;
; 3.463 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.252     ; 4.202      ;
; 3.463 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.252     ; 4.202      ;
; 3.466 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.240     ; 4.211      ;
; 3.468 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.251     ; 4.198      ;
; 3.468 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.251     ; 4.198      ;
; 3.509 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.233     ; 4.175      ;
; 3.509 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.233     ; 4.175      ;
; 3.552 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.254     ; 4.111      ;
; 3.554 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.254     ; 4.109      ;
; 3.600 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.239     ; 4.078      ;
; 3.601 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.239     ; 4.077      ;
; 3.648 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.241     ; 4.028      ;
; 3.648 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.241     ; 4.028      ;
; 3.742 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.240     ; 3.935      ;
; 3.742 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.240     ; 3.935      ;
; 4.413 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.027     ; 3.477      ;
; 4.415 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.027     ; 3.475      ;
; 4.455 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.710     ; 3.752      ;
; 4.628 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -2.023     ; 3.266      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.168 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.343      ; 2.519      ;
; -0.154 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.325      ; 2.505      ;
; 0.305  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.343      ; 2.492      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.511      ;
; 0.341  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.034      ; 0.519      ;
; 0.381  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.823      ; 0.868      ;
; 0.392  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.325      ; 2.551      ;
; 0.475  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.965      ; 1.104      ;
; 0.484  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.965      ; 1.113      ;
; 0.494  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.965      ; 1.123      ;
; 0.542  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.741      ;
; 0.680  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.879      ;
; 0.748  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.947      ;
; 0.779  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.069      ; 0.992      ;
; 0.918  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 1.117      ;
; 0.984  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.037      ; 0.685      ;
; 0.985  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.037      ; 0.686      ;
; 1.503  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.801     ; 0.846      ;
; 1.960  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.783     ; 0.841      ;
; 2.043  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.783     ; 0.924      ;
; 2.103  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.783     ; 0.984      ;
; 2.147  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.073      ; 1.884      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.030 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.691      ; 2.005      ;
; 0.508  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.691      ; 2.043      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.019 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 1.089      ; 1.394      ;
; 0.541  ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 1.089      ; 1.454      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.012 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.853      ; 1.165      ;
; 0.529  ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.853      ; 1.206      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.004 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.306      ; 1.644      ;
; 0.542 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.306      ; 1.682      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.041 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.710      ; 1.085      ;
; 0.563 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.710      ; 1.107      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.057 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.721      ; 1.102      ;
; 0.572 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.721      ; 1.117      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.103 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.720      ; 1.147      ;
; 0.636 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.720      ; 1.180      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.056      ; 0.519      ;
; 0.321 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.519      ;
; 0.340 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.054      ; 0.539      ;
; 0.754 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.681      ;
; 0.776 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.703      ;
; 0.784 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.711      ;
; 0.796 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.723      ;
; 0.838 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.765      ;
; 0.838 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.765      ;
; 0.850 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.777      ;
; 0.882 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.081      ;
; 0.934 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.133      ;
; 0.937 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.136      ;
; 0.947 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.146      ;
; 0.950 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.877      ;
; 0.996 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.923      ;
; 1.002 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.201      ;
; 1.026 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.953      ;
; 1.029 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.956      ;
; 1.032 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.959      ;
; 1.041 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.968      ;
; 1.042 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.969      ;
; 1.062 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 0.989      ;
; 1.076 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.003      ;
; 1.080 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.279      ;
; 1.122 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.321      ;
; 1.144 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.071      ;
; 1.144 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.071      ;
; 1.150 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.077      ;
; 1.158 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.357      ;
; 1.195 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.122      ;
; 1.230 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.429      ;
; 1.239 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.438      ;
; 1.283 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.482      ;
; 1.283 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.482      ;
; 1.292 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.491      ;
; 1.307 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.234      ;
; 1.307 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.234      ;
; 1.316 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.243      ;
; 1.320 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.247      ;
; 1.320 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.247      ;
; 1.329 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.256      ;
; 1.341 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.268      ;
; 1.341 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.268      ;
; 1.350 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.277      ;
; 1.357 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.284      ;
; 1.357 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.284      ;
; 1.359 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.558      ;
; 1.359 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.558      ;
; 1.366 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.293      ;
; 1.368 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.567      ;
; 1.412 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.339      ;
; 1.412 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.339      ;
; 1.420 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.347      ;
; 1.421 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.348      ;
; 1.423 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.350      ;
; 1.423 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.350      ;
; 1.427 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.354      ;
; 1.437 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.636      ;
; 1.437 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.636      ;
; 1.446 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.645      ;
; 1.699 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.626      ;
; 1.699 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.626      ;
; 1.708 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.263      ; 1.635      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.313 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.511      ;
; 0.506 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.704      ;
; 0.509 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.707      ;
; 0.510 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.708      ;
; 0.510 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.708      ;
; 0.511 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.709      ;
; 0.512 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.711      ;
; 0.516 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.715      ;
; 0.520 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.718      ;
; 0.522 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.720      ;
; 0.526 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.724      ;
; 0.528 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.726      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.728      ;
; 0.532 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.730      ;
; 0.532 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.730      ;
; 0.533 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.731      ;
; 0.534 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.732      ;
; 0.537 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.629      ; 0.855      ;
; 0.543 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.629      ; 0.861      ;
; 0.558 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.629      ; 0.876      ;
; 0.559 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.629      ; 0.877      ;
; 0.562 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.629      ; 0.880      ;
; 0.564 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.629      ; 0.882      ;
; 0.573 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.629      ; 0.891      ;
; 0.588 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.629      ; 0.906      ;
; 0.591 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.630      ; 0.910      ;
; 0.647 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.389      ; 1.180      ;
; 0.660 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.389      ; 1.193      ;
; 0.698 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.389      ; 1.231      ;
; 0.706 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.629      ; 1.024      ;
; 0.725 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.923      ;
; 0.750 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.948      ;
; 0.753 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.951      ;
; 0.756 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.954      ;
; 0.759 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.957      ;
; 0.759 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.957      ;
; 0.760 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.958      ;
; 0.762 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.961      ;
; 0.766 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.965      ;
; 0.770 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.968      ;
; 0.772 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.971      ;
; 0.775 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.973      ;
; 0.777 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.630      ; 1.096      ;
; 0.777 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.094      ;
; 0.777 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.975      ;
; 0.778 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.095      ;
; 0.781 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.979      ;
; 0.782 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.630      ; 1.101      ;
; 0.782 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.980      ;
; 0.783 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.981      ;
; 0.787 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.630      ; 1.106      ;
; 0.789 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.987      ;
; 0.790 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.107      ;
; 0.790 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 0.988      ;
; 0.792 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.109      ;
; 0.795 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.112      ;
; 0.796 ; CAPdiez:CAP10|RAM_adr[10] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.630      ; 1.115      ;
; 0.799 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.623      ; 1.111      ;
; 0.799 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.116      ;
; 0.799 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.625      ; 1.113      ;
; 0.800 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.117      ;
; 0.800 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.618      ; 1.107      ;
; 0.803 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.630      ; 1.122      ;
; 0.804 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.618      ; 1.111      ;
; 0.807 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.124      ;
; 0.809 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.126      ;
; 0.810 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.623      ; 1.122      ;
; 0.810 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.618      ; 1.117      ;
; 0.811 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.618      ; 1.118      ;
; 0.815 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.618      ; 1.122      ;
; 0.815 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.625      ; 1.129      ;
; 0.815 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.054      ; 1.013      ;
; 0.817 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.630      ; 1.136      ;
; 0.817 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.625      ; 1.131      ;
; 0.819 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.136      ;
; 0.819 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.618      ; 1.126      ;
; 0.820 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.617      ; 1.126      ;
; 0.821 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.625      ; 1.135      ;
; 0.824 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.625      ; 1.138      ;
; 0.826 ; CAPdiez:CAP10|RAM_adr[11] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.623      ; 1.138      ;
; 0.827 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.623      ; 1.139      ;
; 0.828 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.145      ;
; 0.830 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.628      ; 1.147      ;
; 0.831 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.625      ; 1.145      ;
; 0.831 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.625      ; 1.145      ;
; 0.834 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.623      ; 1.146      ;
; 0.834 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.618      ; 1.141      ;
; 0.836 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.630      ; 1.155      ;
; 0.836 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.623      ; 1.148      ;
; 0.836 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.618      ; 1.143      ;
; 0.837 ; CAPdiez:CAP10|RAM_adr[7]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.617      ; 1.143      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.317 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.003      ;
; 0.318 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.004      ;
; 0.325 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.011      ;
; 0.326 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.012      ;
; 0.327 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.013      ;
; 0.333 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.019      ;
; 0.337 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.023      ;
; 0.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.343 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.029      ;
; 0.343 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.029      ;
; 0.344 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.030      ;
; 0.344 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.030      ;
; 0.345 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.031      ;
; 0.345 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.031      ;
; 0.367 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.053      ;
; 0.369 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.055      ;
; 0.370 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.056      ;
; 0.371 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.057      ;
; 0.372 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.058      ;
; 0.378 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.064      ;
; 0.379 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.065      ;
; 0.379 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.065      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.067      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.067      ;
; 0.388 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.074      ;
; 0.389 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.075      ;
; 0.389 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.075      ;
; 0.414 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.522      ; 1.100      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.633      ;
; 0.474 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.053      ; 0.671      ;
; 0.483 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.682      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.699      ;
; 0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.701      ;
; 0.589 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 0.790      ;
; 0.596 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.795      ;
; 0.630 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.828      ;
; 0.630 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.828      ;
; 0.631 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.830      ;
; 0.633 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.831      ;
; 0.633 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.831      ;
; 0.636 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.835      ;
; 0.656 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.855      ;
; 0.665 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.863      ;
; 0.742 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.941      ;
; 0.743 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.943      ;
; 0.803 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.004      ;
; 0.806 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.007      ;
; 0.811 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.012      ;
; 0.824 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.025      ;
; 0.844 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.045      ;
; 0.847 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.048      ;
; 0.854 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.055      ;
; 0.855 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.056      ;
; 0.855 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.056      ;
; 0.856 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.052      ; 1.052      ;
; 0.857 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.058      ;
; 0.859 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.060      ;
; 0.863 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.064      ;
; 0.863 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.064      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.065      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.065      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.065      ;
; 0.865 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.066      ;
; 0.866 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.067      ;
; 0.866 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.067      ;
; 0.866 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.067      ;
; 0.868 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.069      ;
; 0.870 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.071      ;
; 0.871 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.072      ;
; 0.871 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.072      ;
; 0.876 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.057      ; 1.077      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.362 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.560      ;
; 0.363 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.561      ;
; 0.366 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.564      ;
; 0.376 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.574      ;
; 0.487 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.686      ;
; 0.497 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.503 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.520 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.718      ;
; 0.527 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.725      ;
; 0.527 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.725      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.529 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.533 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.731      ;
; 0.537 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.537 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.541 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.739      ;
; 0.542 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.740      ;
; 0.543 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.741      ;
; 0.545 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.743      ;
; 0.605 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.804      ;
; 0.654 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.852      ;
; 0.659 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.858      ;
; 0.661 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.860      ;
; 0.667 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.866      ;
; 0.690 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.888      ;
; 0.708 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.907      ;
; 0.721 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.919      ;
; 0.721 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.919      ;
; 0.735 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.933      ;
; 0.754 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|h_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.757 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.761 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.768 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.771 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.776 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.974      ;
; 0.776 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.974      ;
; 0.776 ; VGA_generator:VGApart|v_count[2]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.974      ;
; 0.778 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.778 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.976      ;
; 0.780 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.978      ;
; 0.782 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.981      ;
; 0.783 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.981      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.279 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.481     ; 1.293      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.398 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.975      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.386 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.082      ; 1.963      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; -0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.713      ;
; 0.282  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.293      ;
; 0.282  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.293      ;
; 0.282  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.293      ;
; 0.282  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.293      ;
; 0.282  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.293      ;
; 0.282  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.293      ;
; 0.282  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.080      ; 1.293      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.281      ; 1.181      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.281      ; 1.181      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.281      ; 1.181      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.281      ; 1.181      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.281      ; 1.181      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.281      ; 1.181      ;
; 0.236 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.281      ; 1.181      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.666 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.280      ; 1.610      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.888 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.835      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 0.900 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.283      ; 1.847      ;
; 1.862 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.345     ; 1.181      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.287  ; 0.287        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; 0.287  ; 0.287        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.294  ; 0.294        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.325  ; 0.325        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.545  ; 0.729        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.545  ; 0.729        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.545  ; 0.729        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.545  ; 0.729        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.545  ; 0.729        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; 0.545  ; 0.729        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; 0.684  ; 0.684        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.705  ; 0.705        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.247  ; 0.463        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.256  ; 0.472        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.320  ; 0.504        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.320  ; 0.504        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.320  ; 0.504        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.320  ; 0.504        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.321  ; 0.505        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.343  ; 0.527        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.286  ; 0.502        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.313  ; 0.497        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.628 ; 4.812        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.970 ; 5.186        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.210 ; 5.210        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.661 ; 9.891        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.662 ; 9.892        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.663 ; 9.893        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.664 ; 9.894        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[13]                                                                           ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[14]                                                                           ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[15]                                                                           ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[8]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[1]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[2]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[3]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[4]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[5]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[6]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[7]                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Vsync_aux                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[0]                                                                                ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[1]                                                                                ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[2]                                                                                ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|blue[3]                                                                                ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[0]                                                                               ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[1]                                                                               ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[2]                                                                               ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|green[3]                                                                               ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[0]                                                                                 ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[1]                                                                                 ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|red[3]                                                                                 ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|set_color                                                                              ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[0]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[1]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[2]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[3]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[4]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[5]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[6]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[7]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[8]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|v_count[9]                                                                             ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|video_on                                                                               ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|Hsync_aux                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 3.960  ; 4.320  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 3.960  ; 4.320  ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 5.908  ; 6.359  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 5.908  ; 6.359  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.414  ; 3.747  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 4.889  ; 5.367  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 4.185  ; 4.607  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 5.105  ; 5.502  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 4.676  ; 5.107  ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; -0.063 ; 0.368  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; -0.213 ; 0.198  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; -0.063 ; 0.368  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; -0.320 ; 0.120  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; -0.275 ; 0.168  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; -0.267 ; 0.163  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; -0.452 ; -0.029 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; -0.220 ; 0.157  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.325 ; 0.086  ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -3.720 ; -4.069 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -3.720 ; -4.069 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -2.782 ; -3.100 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -4.025 ; -4.472 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -2.782 ; -3.100 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -3.450 ; -3.853 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -3.213 ; -3.599 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -3.242 ; -3.661 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -3.399 ; -3.766 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.897  ; 0.490  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; 0.666  ; 0.271  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.512  ; 0.093  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; 0.759  ; 0.331  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; 0.715  ; 0.285  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.708  ; 0.289  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.897  ; 0.490  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.663  ; 0.295  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.764  ; 0.364  ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 2.191 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 2.191 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.093 ; 5.067 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.743 ; 4.710 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.093 ; 5.067 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.749 ; 4.766 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 4.677 ; 4.687 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.452 ; 5.406 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 4.823 ; 4.801 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.452 ; 5.406 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.758 ; 4.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 4.520 ; 4.562 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.028 ; 5.013 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.585 ; 5.543 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 4.965 ; 4.965 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 4.663 ; 4.700 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.585 ; 5.543 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 4.658 ; 4.637 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.572 ; 4.628 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.616 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.616 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.641 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.641 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.315 ; 6.288 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.315 ; 6.288 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.121 ; 6.078 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.121 ; 6.078 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 6.940 ; 6.985 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 6.940 ; 6.985 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 6.774 ; 6.806 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 6.774 ; 6.806 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.933 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.933 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.863 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.863 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 4.250 ; 4.259 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.314 ; 4.281 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 4.649 ; 4.624 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.319 ; 4.335 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 4.250 ; 4.259 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 4.100 ; 4.139 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 4.391 ; 4.369 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 4.993 ; 4.949 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.327 ; 4.367 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 4.100 ; 4.139 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 4.587 ; 4.571 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 4.232 ; 4.212 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 4.527 ; 4.526 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 4.235 ; 4.271 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.121 ; 5.079 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 4.232 ; 4.212 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.149 ; 4.202 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.512 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.512 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.538 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.538 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.138 ; 6.110 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.138 ; 6.110 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 5.920 ; 5.885 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 5.920 ; 5.885 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 6.721 ; 6.756 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 6.721 ; 6.756 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 6.583 ; 6.613 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 6.583 ; 6.613 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.176 ;    ;    ; 6.475 ;
; SW[3]      ; GPIO0_D[4]  ; 6.006 ;    ;    ; 6.342 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.039 ;    ;    ; 6.329 ;
; SW[3]      ; GPIO0_D[4]  ; 5.876 ;    ;    ; 6.201 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CAPdiez:CAP10|CAPclk                                ; -2.189 ; -141.007      ;
; div800k:DIV800|Qaux[5]                              ; -0.845 ; -1.730        ;
; SCCBdrive:SCCBdriver|clk400data                     ; -0.541 ; -2.810        ;
; GPIO1_D[8]                                          ; -0.204 ; -0.632        ;
; CLOCK_50                                            ; 0.221  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.245  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.248  ; 0.000         ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.313  ; 0.000         ;
; div800k:DIV800|Qaux[4]                              ; 0.329  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.333  ; 0.000         ;
; div800k:DIV800|Qaux[1]                              ; 0.334  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 5.282  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                              ; -0.215 ; -0.373        ;
; CLOCK_50                                            ; -0.025 ; -0.025        ;
; div800k:DIV800|Qaux[1]                              ; -0.005 ; -0.005        ;
; div800k:DIV800|Qaux[4]                              ; -0.005 ; -0.005        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.004  ; 0.000         ;
; div800k:DIV800|Qaux[2]                              ; 0.007  ; 0.000         ;
; div800k:DIV800|Qaux[3]                              ; 0.013  ; 0.000         ;
; div800k:DIV800|Qaux[0]                              ; 0.045  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                     ; 0.179  ; 0.000         ;
; CAPdiez:CAP10|CAPclk                                ; 0.185  ; 0.000         ;
; GPIO1_D[8]                                          ; 0.187  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.210  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.621 ; -2.761        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.241 ; 0.000         ;
+---------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; GPIO1_D[8]                                          ; -3.000 ; -24.138       ;
; CAPdiez:CAP10|CAPclk                                ; -1.000 ; -124.000      ;
; SCCBdrive:SCCBdriver|clk400data                     ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                              ; -1.000 ; -8.000        ;
; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[0]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                              ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                              ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                            ; 0.468  ; 0.000         ;
; CLOCK_50                                            ; 4.454  ; 0.000         ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.686  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.189 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.596     ; 1.092      ;
; -2.185 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.591     ; 1.093      ;
; -2.172 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.594     ; 1.077      ;
; -2.161 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.593     ; 1.067      ;
; -2.161 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.593     ; 1.067      ;
; -2.160 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.587     ; 1.072      ;
; -2.150 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.586     ; 1.063      ;
; -2.144 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.596     ; 1.047      ;
; -2.141 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.593     ; 1.047      ;
; -2.115 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.602     ; 1.012      ;
; -2.103 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.600     ; 1.002      ;
; -2.090 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.599     ; 0.990      ;
; -2.075 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.597     ; 0.977      ;
; -2.071 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.599     ; 0.971      ;
; -2.065 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.599     ; 0.965      ;
; -2.063 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.602     ; 0.960      ;
; -2.012 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.591     ; 0.920      ;
; -2.011 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.598     ; 0.912      ;
; -2.009 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.585     ; 0.923      ;
; -2.008 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.588     ; 0.919      ;
; -1.999 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.592     ; 0.906      ;
; -1.998 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.590     ; 0.907      ;
; -1.998 ; CAPdiez:CAP10|QaddReg[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.594     ; 0.903      ;
; -1.990 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.597     ; 0.892      ;
; -1.988 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.591     ; 0.896      ;
; -1.967 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.592     ; 0.874      ;
; -1.966 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.591     ; 0.874      ;
; -1.962 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.597     ; 0.864      ;
; -1.948 ; CAPdiez:CAP10|QaddReg[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.584     ; 0.863      ;
; -1.854 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.593     ; 0.760      ;
; -1.766 ; CAPdiez:CAP10|QaddReg[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.584     ; 0.681      ;
; -1.691 ; CAPdiez:CAP10|QaddReg[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[8]           ; CAPdiez:CAP10|CAPclk ; 0.500        ; -1.590     ; 0.600      ;
; -1.156 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.841      ;
; -1.156 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.841      ;
; -1.154 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.179      ; 1.842      ;
; -1.150 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.835      ;
; -1.150 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.835      ;
; -1.148 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.179      ; 1.836      ;
; -1.132 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.175      ; 1.816      ;
; -1.132 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.175      ; 1.816      ;
; -1.130 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.817      ;
; -1.126 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.808      ;
; -1.126 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.808      ;
; -1.124 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.809      ;
; -1.066 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.748      ;
; -1.066 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.748      ;
; -1.066 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.751      ;
; -1.055 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.737      ;
; -1.055 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.737      ;
; -1.054 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.741      ;
; -1.054 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.741      ;
; -1.053 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.738      ;
; -1.052 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.181      ; 1.742      ;
; -1.052 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.734      ;
; -1.052 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.734      ;
; -1.052 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.739      ;
; -1.052 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.739      ;
; -1.051 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.175      ; 1.735      ;
; -1.051 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.175      ; 1.735      ;
; -1.050 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.735      ;
; -1.050 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.181      ; 1.740      ;
; -1.049 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.736      ;
; -1.043 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.175      ; 1.727      ;
; -1.043 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.175      ; 1.727      ;
; -1.042 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.172      ; 1.723      ;
; -1.042 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.172      ; 1.723      ;
; -1.041 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.728      ;
; -1.040 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.175      ; 1.724      ;
; -1.034 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.721      ;
; -1.034 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.721      ;
; -1.034 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.181      ; 1.724      ;
; -1.030 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.717      ;
; -1.030 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.178      ; 1.717      ;
; -1.029 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.167      ; 1.705      ;
; -1.029 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.167      ; 1.705      ;
; -1.028 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.181      ; 1.718      ;
; -1.027 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.706      ;
; -1.026 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.169      ; 1.704      ;
; -1.026 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.169      ; 1.704      ;
; -1.024 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.172      ; 1.705      ;
; -1.014 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.167      ; 1.690      ;
; -1.014 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.693      ;
; -1.014 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.167      ; 1.690      ;
; -1.014 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.693      ;
; -1.014 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.693      ;
; -1.014 ; CAPdiez:CAP10|RAM_adr[13] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.696      ;
; -1.012 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.179      ; 1.700      ;
; -1.012 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.179      ; 1.700      ;
; -1.011 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.690      ;
; -1.011 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.690      ;
; -1.010 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.182      ; 1.701      ;
; -1.009 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.691      ;
; -1.004 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.683      ;
; -1.004 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.683      ;
; -1.003 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.688      ;
; -1.003 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.176      ; 1.688      ;
; -1.002 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.173      ; 1.684      ;
; -1.001 ; CAPdiez:CAP10|RAM_adr[15] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.179      ; 1.689      ;
; -1.000 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.679      ;
; -1.000 ; CAPdiez:CAP10|RAM_adr[14] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.500        ; 0.170      ; 1.679      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.845 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.601     ; 0.731      ;
; -0.725 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.601     ; 0.611      ;
; -0.694 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.037      ; 1.218      ;
; -0.676 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.601     ; 0.562      ;
; -0.296 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.680     ; 0.603      ;
; -0.096 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.116     ; 0.467      ;
; -0.095 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.116     ; 0.466      ;
; 0.143  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.807      ;
; 0.174  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.482      ; 0.795      ;
; 0.203  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.047     ; 0.737      ;
; 0.208  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.482      ; 0.761      ;
; 0.209  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.482      ; 0.760      ;
; 0.211  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.306      ; 0.582      ;
; 0.255  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.429      ; 1.776      ;
; 0.298  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.652      ;
; 0.343  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.607      ;
; 0.427  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.523      ;
; 0.494  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.503      ; 1.601      ;
; 0.591  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.359      ;
; 0.600  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.350      ;
; 0.606  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.022     ; 0.359      ;
; 0.920  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.503      ; 1.675      ;
; 0.932  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.429      ; 1.599      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.541 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.093     ; 0.435      ;
; -0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.093     ; 0.374      ;
; -0.162 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.111      ;
; -0.156 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.106      ;
; -0.155 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.105      ;
; -0.154 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.104      ;
; -0.154 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.104      ;
; -0.151 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.101      ;
; -0.151 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.101      ;
; -0.150 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.100      ;
; -0.143 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.093      ;
; -0.141 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.091      ;
; -0.140 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.090      ;
; -0.134 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.084      ;
; -0.133 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.083      ;
; -0.132 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.082      ;
; -0.124 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.074      ;
; -0.114 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.064      ;
; -0.107 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 1.057      ;
; -0.081 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 1.030      ;
; 0.027  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.923      ;
; 0.042  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.907      ;
; 0.166  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.783      ;
; 0.176  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.774      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.757      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.757      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.757      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.756      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.756      ;
; 0.195  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.756      ;
; 0.196  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.755      ;
; 0.197  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.754      ;
; 0.198  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.753      ;
; 0.198  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.753      ;
; 0.198  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.753      ;
; 0.198  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.753      ;
; 0.198  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.753      ;
; 0.199  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.752      ;
; 0.204  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.747      ;
; 0.204  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.747      ;
; 0.205  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.746      ;
; 0.207  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.744      ;
; 0.207  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.744      ;
; 0.208  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.743      ;
; 0.208  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.743      ;
; 0.208  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.743      ;
; 0.210  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.741      ;
; 0.210  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.741      ;
; 0.211  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.740      ;
; 0.211  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.740      ;
; 0.211  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.740      ;
; 0.215  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.736      ;
; 0.218  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.733      ;
; 0.219  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.732      ;
; 0.234  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.717      ;
; 0.247  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.704      ;
; 0.251  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.700      ;
; 0.255  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.696      ;
; 0.276  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.674      ;
; 0.277  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.673      ;
; 0.280  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.670      ;
; 0.280  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.670      ;
; 0.280  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.670      ;
; 0.280  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.670      ;
; 0.309  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.641      ;
; 0.327  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.623      ;
; 0.328  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.622      ;
; 0.331  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.619      ;
; 0.332  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.618      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.616      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.609      ;
; 0.344  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.607      ;
; 0.380  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.758      ;
; 0.381  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.757      ;
; 0.384  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.754      ;
; 0.393  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.745      ;
; 0.395  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.743      ;
; 0.396  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.742      ;
; 0.402  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.736      ;
; 0.402  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.736      ;
; 0.403  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.735      ;
; 0.403  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.735      ;
; 0.404  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.547      ;
; 0.406  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.545      ;
; 0.406  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.732      ;
; 0.406  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.732      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.543      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.541      ;
; 0.410  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.728      ;
; 0.416  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.722      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.531      ;
; 0.420  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.718      ;
; 0.420  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.718      ;
; 0.421  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.530      ;
; 0.422  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.529      ;
; 0.422  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.529      ;
; 0.423  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.715      ;
; 0.424  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.714      ;
; 0.425  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.713      ;
; 0.426  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.151      ; 0.712      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.204 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 1.132      ;
; -0.202 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 1.130      ;
; -0.202 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 1.130      ;
; -0.199 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.150      ;
; -0.197 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.148      ;
; -0.197 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.148      ;
; -0.145 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.096      ;
; -0.143 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.094      ;
; -0.143 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.094      ;
; -0.134 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.085      ;
; -0.132 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.083      ;
; -0.132 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.083      ;
; -0.082 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 1.010      ;
; -0.075 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 1.003      ;
; -0.073 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 1.001      ;
; -0.051 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 1.002      ;
; -0.036 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.987      ;
; -0.024 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.952      ;
; -0.019 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.970      ;
; -0.015 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.943      ;
; -0.013 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.941      ;
; -0.013 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.941      ;
; 0.026  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.902      ;
; 0.028  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.900      ;
; 0.028  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.900      ;
; 0.029  ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.922      ;
; 0.030  ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.898      ;
; 0.032  ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.896      ;
; 0.032  ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.896      ;
; 0.033  ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.895      ;
; 0.035  ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.893      ;
; 0.035  ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.893      ;
; 0.035  ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.916      ;
; 0.046  ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.905      ;
; 0.049  ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.879      ;
; 0.051  ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.877      ;
; 0.051  ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.877      ;
; 0.105  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.823      ;
; 0.129  ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.822      ;
; 0.137  ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.814      ;
; 0.146  ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.805      ;
; 0.150  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.778      ;
; 0.153  ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.775      ;
; 0.158  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.793      ;
; 0.168  ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.760      ;
; 0.196  ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.732      ;
; 0.206  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.722      ;
; 0.210  ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.718      ;
; 0.213  ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.715      ;
; 0.222  ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.706      ;
; 0.229  ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.699      ;
; 0.230  ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.698      ;
; 0.239  ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.689      ;
; 0.296  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.632      ;
; 0.369  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.559      ;
; 0.379  ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.549      ;
; 0.382  ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.546      ;
; 0.391  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.537      ;
; 0.392  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.536      ;
; 0.392  ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.536      ;
; 0.467  ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.500        ; 0.441      ; 0.461      ;
; 0.579  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.373      ;
; 0.581  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.371      ;
; 0.590  ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.038     ; 0.359      ;
; 0.592  ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.036     ; 0.359      ;
; 0.593  ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 1.000        ; -0.035     ; 0.359      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.221 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 0.990      ; 1.361      ;
; 0.725 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 0.990      ; 1.357      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.245 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.414      ; 0.781      ;
; 0.785 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.414      ; 0.741      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.248 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.479      ; 0.843      ;
; 0.753 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.479      ; 0.838      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.313 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.741      ; 1.030      ;
; 0.819 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.741      ; 1.024      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.329 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.410      ; 0.683      ;
; 0.859 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.410      ; 0.653      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.333 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.416      ; 0.695      ;
; 0.867 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.416      ; 0.661      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.334 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.625      ; 0.903      ;
; 0.849 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.625      ; 0.888      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 5.282 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.483     ; 3.144      ;
; 5.387 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 3.026      ;
; 5.446 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.971      ;
; 5.462 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.493     ; 2.954      ;
; 5.466 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.484     ; 2.959      ;
; 5.467 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.484     ; 2.958      ;
; 5.485 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.295     ; 3.129      ;
; 5.504 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.493     ; 2.912      ;
; 5.515 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.499     ; 2.895      ;
; 5.517 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.483     ; 2.909      ;
; 5.519 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.483     ; 2.907      ;
; 5.532 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.485     ; 2.892      ;
; 5.558 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 2.855      ;
; 5.558 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.496     ; 2.855      ;
; 5.563 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.487     ; 2.859      ;
; 5.603 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.816      ;
; 5.605 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.491     ; 2.813      ;
; 5.610 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.487     ; 2.812      ;
; 5.614 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.497     ; 2.798      ;
; 5.617 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.800      ;
; 5.617 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.800      ;
; 5.631 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.485     ; 2.793      ;
; 5.633 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.493     ; 2.783      ;
; 5.633 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.493     ; 2.783      ;
; 5.633 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.481     ; 2.795      ;
; 5.634 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.481     ; 2.794      ;
; 5.649 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.491     ; 2.769      ;
; 5.652 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.292     ; 2.965      ;
; 5.657 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.498     ; 2.754      ;
; 5.676 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.476     ; 2.757      ;
; 5.732 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.481     ; 2.696      ;
; 5.734 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.487     ; 2.688      ;
; 5.734 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.487     ; 2.688      ;
; 5.739 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.493     ; 2.677      ;
; 5.741 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.493     ; 2.675      ;
; 5.750 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.499     ; 2.660      ;
; 5.752 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.499     ; 2.658      ;
; 5.767 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.485     ; 2.657      ;
; 5.769 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.485     ; 2.655      ;
; 5.781 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.487     ; 2.641      ;
; 5.781 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.487     ; 2.641      ;
; 5.785 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.497     ; 2.627      ;
; 5.785 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.497     ; 2.627      ;
; 5.799 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.487     ; 2.623      ;
; 5.800 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.487     ; 2.622      ;
; 5.802 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.485     ; 2.622      ;
; 5.802 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.485     ; 2.622      ;
; 5.812 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.607      ;
; 5.812 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.478     ; 2.619      ;
; 5.813 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.478     ; 2.618      ;
; 5.816 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.476     ; 2.617      ;
; 5.817 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.476     ; 2.616      ;
; 5.818 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|red[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.599      ;
; 5.818 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.298     ; 2.793      ;
; 5.823 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.489     ; 2.597      ;
; 5.828 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|blue[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.498     ; 2.583      ;
; 5.828 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; VGA_generator:VGApart|green[3] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.498     ; 2.583      ;
; 5.828 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.474     ; 2.607      ;
; 5.831 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.289     ; 2.789      ;
; 5.835 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.287     ; 2.787      ;
; 5.838 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.581      ;
; 5.840 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.491     ; 2.578      ;
; 5.840 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.579      ;
; 5.842 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.491     ; 2.576      ;
; 5.844 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.488     ; 2.577      ;
; 5.845 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.488     ; 2.576      ;
; 5.848 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.476     ; 2.585      ;
; 5.848 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.476     ; 2.585      ;
; 5.863 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.299     ; 2.747      ;
; 5.884 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.491     ; 2.534      ;
; 5.886 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.491     ; 2.532      ;
; 5.904 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.481     ; 2.524      ;
; 5.904 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.481     ; 2.524      ;
; 5.917 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.482     ; 2.510      ;
; 5.918 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.484     ; 2.507      ;
; 5.919 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.484     ; 2.506      ;
; 5.922 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.478     ; 2.509      ;
; 5.923 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.478     ; 2.508      ;
; 5.937 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.295     ; 2.677      ;
; 5.941 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.289     ; 2.679      ;
; 5.948 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.483     ; 2.478      ;
; 5.984 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.435      ;
; 5.984 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.490     ; 2.435      ;
; 5.995 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.489     ; 2.425      ;
; 5.995 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.489     ; 2.425      ;
; 6.000 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.474     ; 2.435      ;
; 6.000 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.474     ; 2.435      ;
; 6.029 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|red[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.483     ; 2.397      ;
; 6.053 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|green[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.364      ;
; 6.055 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; VGA_generator:VGApart|blue[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.492     ; 2.362      ;
; 6.089 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.482     ; 2.338      ;
; 6.089 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.482     ; 2.338      ;
; 6.120 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.483     ; 2.306      ;
; 6.120 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.483     ; 2.306      ;
; 6.201 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|blue[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.483     ; 2.225      ;
; 6.201 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; VGA_generator:VGApart|green[1] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.483     ; 2.225      ;
; 6.297 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|blue[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.348     ; 2.264      ;
; 6.298 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|green[2] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.348     ; 2.263      ;
; 6.316 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ; VGA_generator:VGApart|red[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.159     ; 2.434      ;
; 6.464 ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ; VGA_generator:VGApart|red[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 9.932        ; -1.345     ; 2.100      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.215 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.578      ; 1.572      ;
; -0.158 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.499      ; 1.540      ;
; 0.186  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.307      ;
; 0.208  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.022      ; 0.314      ;
; 0.218  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.578      ; 1.505      ;
; 0.321  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.442      ;
; 0.391  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.512      ;
; 0.430  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.601      ; 0.635      ;
; 0.442  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.563      ;
; 0.445  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.601      ; 0.650      ;
; 0.447  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.601      ; 0.652      ;
; 0.458  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.047      ; 0.589      ;
; 0.489  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.414      ; 0.507      ;
; 0.511  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.499      ; 1.709      ;
; 0.565  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.686      ;
; 0.824  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.037     ; 0.391      ;
; 0.825  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.037     ; 0.392      ;
; 0.965  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.556     ; 0.493      ;
; 1.358  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.116      ; 1.078      ;
; 1.393  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.482     ; 0.515      ;
; 1.443  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.482     ; 0.565      ;
; 1.461  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.482     ; 0.583      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.025 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.024      ; 1.208      ;
; 0.497  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.024      ; 1.230      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.005 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.662      ; 0.846      ;
; 0.516  ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.662      ; 0.867      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.005 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.438      ; 0.632      ;
; 0.524  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.438      ; 0.661      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock         ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+
; 0.004 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.783      ; 0.986      ;
; 0.510 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.783      ; 0.992      ;
+-------+----------------------+----------------------+----------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.007 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.444      ; 0.640      ;
; 0.538 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.444      ; 0.671      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.013 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.509      ; 0.711      ;
; 0.534 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.509      ; 0.732      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.045 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.442      ; 0.676      ;
; 0.573 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.442      ; 0.704      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.179 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.583      ;
; 0.179 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.583      ;
; 0.182 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.586      ;
; 0.186 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.590      ;
; 0.188 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.592      ;
; 0.190 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.594      ;
; 0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.597      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.598      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.600      ;
; 0.196 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.600      ;
; 0.198 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.602      ;
; 0.199 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.603      ;
; 0.202 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.606      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.212 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.616      ;
; 0.213 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.617      ;
; 0.213 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.617      ;
; 0.218 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.622      ;
; 0.220 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.624      ;
; 0.222 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.626      ;
; 0.228 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.632      ;
; 0.230 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.634      ;
; 0.230 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.634      ;
; 0.231 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.635      ;
; 0.232 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.636      ;
; 0.233 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.637      ;
; 0.233 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.637      ;
; 0.234 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.300      ; 0.638      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.376      ;
; 0.260 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.380      ;
; 0.268 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.388      ;
; 0.293 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.334 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.455      ;
; 0.336 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.458      ;
; 0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.482      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.482      ;
; 0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.484      ;
; 0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.486      ;
; 0.366 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.486      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.495      ;
; 0.382 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.503      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.555      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.555      ;
; 0.435 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.556      ;
; 0.435 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.556      ;
; 0.437 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.558      ;
; 0.438 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.559      ;
; 0.469 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.591      ;
; 0.473 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.595      ;
; 0.477 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.599      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.601      ;
; 0.485 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.607      ;
; 0.485 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.607      ;
; 0.489 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.611      ;
; 0.489 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.611      ;
; 0.489 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.611      ;
; 0.494 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.616      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.617      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.617      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.619      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.619      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.620      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.620      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.620      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.619      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.621      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.622      ;
; 0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.626      ;
; 0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.626      ;
; 0.507 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.629      ;
; 0.514 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.636      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdiez:CAP10|CAPclk'                                                                                                                                                                                       ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                      ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.185 ; CAPdiez:CAP10|v_count[0]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.307      ;
; 0.299 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.421      ;
; 0.300 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.422      ;
; 0.302 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.425      ;
; 0.305 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.427      ;
; 0.308 ; CAPdiez:CAP10|h_count[9]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.430      ;
; 0.313 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.435      ;
; 0.314 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.314 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.437      ;
; 0.315 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.439      ;
; 0.349 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.262      ; 0.695      ;
; 0.361 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.262      ; 0.707      ;
; 0.382 ; CAPdiez:CAP10|RAM_adr[12] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.262      ; 0.728      ;
; 0.429 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.551      ;
; 0.448 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.570      ;
; 0.449 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.571      ;
; 0.452 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; CAPdiez:CAP10|RAM_adr[11] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.574      ;
; 0.460 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.582      ;
; 0.460 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.582      ;
; 0.461 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.461 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.583      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.586      ;
; 0.466 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.588      ;
; 0.468 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.262      ; 0.814      ;
; 0.474 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.596      ;
; 0.475 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.597      ;
; 0.477 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.599      ;
; 0.477 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.599      ;
; 0.478 ; CAPdiez:CAP10|RAM_adr[10] ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.600      ;
; 0.489 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.611      ;
; 0.511 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.633      ;
; 0.512 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.634      ;
; 0.513 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.635      ;
; 0.513 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.635      ;
; 0.514 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.636      ;
; 0.515 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.637      ;
; 0.517 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.639      ;
; 0.520 ; CAPdiez:CAP10|h_count[7]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.642      ;
; 0.526 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.648      ;
; 0.526 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.648      ;
; 0.526 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.648      ;
; 0.526 ; CAPdiez:CAP10|h_count[4]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.648      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|h_count[2]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.649      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[3]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[1]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.651      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.262      ; 0.876      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[9]  ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[0]  ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.652      ;
; 0.532 ; CAPdiez:CAP10|RAM_adr[7]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.262      ; 0.878      ;
; 0.532 ; CAPdiez:CAP10|RAM_adr[6]  ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.262      ; 0.878      ;
; 0.534 ; CAPdiez:CAP10|h_count[6]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.656      ;
; 0.540 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.662      ;
; 0.543 ; CAPdiez:CAP10|RAM_adr[2]  ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.665      ;
; 0.551 ; CAPdiez:CAP10|RAM_adr[4]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.333      ; 0.508      ;
; 0.552 ; CAPdiez:CAP10|RAM_adr[6]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.333      ; 0.509      ;
; 0.563 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|v_count[0]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.685      ;
; 0.564 ; CAPdiez:CAP10|RAM_adr[1]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.333      ; 0.521      ;
; 0.564 ; CAPdiez:CAP10|RAM_adr[3]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.333      ; 0.521      ;
; 0.566 ; CAPdiez:CAP10|RAM_adr[5]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.333      ; 0.523      ;
; 0.567 ; CAPdiez:CAP10|RAM_adr[9]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.333      ; 0.524      ;
; 0.569 ; CAPdiez:CAP10|RAM_adr[12] ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.333      ; 0.526      ;
; 0.573 ; CAPdiez:CAP10|h_count[0]  ; CAPdiez:CAP10|h_count[6]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.695      ;
; 0.574 ; CAPdiez:CAP10|h_count[8]  ; CAPdiez:CAP10|h_count[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.696      ;
; 0.576 ; CAPdiez:CAP10|RAM_adr[2]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.333      ; 0.533      ;
; 0.576 ; CAPdiez:CAP10|RAM_adr[4]  ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.698      ;
; 0.577 ; CAPdiez:CAP10|RAM_adr[13] ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.262      ; 0.923      ;
; 0.577 ; CAPdiez:CAP10|h_count[1]  ; CAPdiez:CAP10|h_count[5]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.699      ;
; 0.578 ; CAPdiez:CAP10|h_count[3]  ; CAPdiez:CAP10|h_count[7]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.700      ;
; 0.580 ; CAPdiez:CAP10|RAM_adr[0]  ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; -0.500       ; 0.334      ; 0.538      ;
; 0.580 ; CAPdiez:CAP10|h_count[5]  ; CAPdiez:CAP10|h_count[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.702      ;
; 0.581 ; CAPdiez:CAP10|RAM_adr[5]  ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ; CAPdiez:CAP10|CAPclk ; CAPdiez:CAP10|CAPclk ; 0.000        ; 0.038      ; 0.703      ;
+-------+---------------------------+--------------------------------------------------------------------------------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|takeTurn          ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.038      ; 0.314      ;
; 0.195 ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; CAPdiez:CAP10|Z_1:DEPHASE|Qt    ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0] ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.035      ; 0.314      ;
; 0.266 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.392      ;
; 0.294 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.420      ;
; 0.299 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.425      ;
; 0.308 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.434      ;
; 0.323 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.449      ;
; 0.323 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.449      ;
; 0.326 ; CAPdiez:CAP10|QinReg[7]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.452      ;
; 0.385 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[0]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.511      ;
; 0.423 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.549      ;
; 0.443 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.569      ;
; 0.444 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.570      ;
; 0.447 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.573      ;
; 0.450 ; CAPdiez:CAP10|QinReg[3]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.576      ;
; 0.452 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.578      ;
; 0.468 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.594      ;
; 0.469 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.595      ;
; 0.506 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.632      ;
; 0.517 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.643      ;
; 0.518 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.644      ;
; 0.520 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.646      ;
; 0.532 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.652      ;
; 0.538 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.658      ;
; 0.541 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.661      ;
; 0.544 ; CAPdiez:CAP10|QaddReg[3]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.664      ;
; 0.603 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.723      ;
; 0.605 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.731      ;
; 0.605 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.731      ;
; 0.607 ; CAPdiez:CAP10|QinReg[2]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.733      ;
; 0.609 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.735      ;
; 0.609 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.735      ;
; 0.611 ; CAPdiez:CAP10|QinReg[5]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.737      ;
; 0.625 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.751      ;
; 0.625 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.751      ;
; 0.627 ; CAPdiez:CAP10|QinReg[4]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.753      ;
; 0.631 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.757      ;
; 0.631 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.757      ;
; 0.633 ; CAPdiez:CAP10|takeTurn          ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.759      ;
; 0.640 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.760      ;
; 0.646 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.772      ;
; 0.646 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.772      ;
; 0.648 ; CAPdiez:CAP10|QinReg[6]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.774      ;
; 0.651 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[1]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.771      ;
; 0.663 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.789      ;
; 0.663 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.789      ;
; 0.665 ; CAPdiez:CAP10|QinReg[1]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.791      ;
; 0.676 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.802      ;
; 0.690 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[2]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.810      ;
; 0.695 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.815      ;
; 0.705 ; CAPdiez:CAP10|QaddReg[4]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.825      ;
; 0.765 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.885      ;
; 0.765 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.885      ;
; 0.767 ; CAPdiez:CAP10|QaddReg[2]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.887      ;
; 0.797 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.917      ;
; 0.797 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.917      ;
; 0.799 ; CAPdiez:CAP10|QaddReg[1]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.919      ;
; 0.833 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.959      ;
; 0.833 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.959      ;
; 0.835 ; CAPdiez:CAP10|QinReg[0]         ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; -0.500       ; 0.522      ; 0.961      ;
; 0.847 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[3]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[4]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.967      ;
; 0.849 ; CAPdiez:CAP10|QaddReg[0]        ; CAPdiez:CAP10|QaddReg[5]        ; GPIO1_D[8]   ; GPIO1_D[8]  ; 0.000        ; 0.036      ; 0.969      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.210 ; VGA_generator:VGApart|RAM_adr0[15] ; VGA_generator:VGApart|RAMadr[15]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; VGA_generator:VGApart|RAM_adr0[8]  ; VGA_generator:VGApart|RAMadr[8]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.214 ; VGA_generator:VGApart|RAM_adr0[14] ; VGA_generator:VGApart|RAMadr[14]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.219 ; VGA_generator:VGApart|RAM_adr0[13] ; VGA_generator:VGApart|RAMadr[13]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.338      ;
; 0.274 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAMadr[4]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAMadr[7]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.396      ;
; 0.282 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAMadr[5]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.287 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAMadr[12]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.288 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAMadr[1]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.291 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAMadr[6]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.410      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[7]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[7]  ; VGA_generator:VGApart|RAM_adr0[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[9]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[12] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[12] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.313 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|video_on     ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.315 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.315 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[2]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[0]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; VGA_generator:VGApart|RAM_adr0[6]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.319 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.320 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.439      ;
; 0.321 ; VGA_generator:VGApart|v_count[0]   ; VGA_generator:VGApart|v_count[0]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.440      ;
; 0.324 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.324 ; VGA_generator:VGApart|h_count[4]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.327 ; VGA_generator:VGApart|h_count[1]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.446      ;
; 0.345 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.464      ;
; 0.378 ; VGA_generator:VGApart|v_count[6]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.497      ;
; 0.383 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAMadr[2]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.502      ;
; 0.384 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAMadr[11]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.384 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAMadr[3]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.396 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAMadr[9]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.515      ;
; 0.408 ; VGA_generator:VGApart|RAM_adr0[10] ; VGA_generator:VGApart|RAMadr[10]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.527      ;
; 0.420 ; VGA_generator:VGApart|h_count[5]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.539      ;
; 0.422 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAMadr[0]    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.540      ;
; 0.442 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.561      ;
; 0.451 ; VGA_generator:VGApart|h_count[7]   ; VGA_generator:VGApart|Hsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.570      ;
; 0.454 ; VGA_generator:VGApart|h_count[8]   ; VGA_generator:VGApart|h_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr1[3]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; VGA_generator:VGApart|RAM_adr0[3]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[5]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[1]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[1]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr1[11] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[11] ; VGA_generator:VGApart|RAM_adr0[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGA_generator:VGApart|RAM_adr0[5]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr1[9]  ; VGA_generator:VGApart|RAM_adr1[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGA_generator:VGApart|RAM_adr0[9]  ; VGA_generator:VGApart|RAM_adr0[10] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.460 ; VGA_generator:VGApart|v_count[5]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; VGA_generator:VGApart|v_count[8]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.463 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.463 ; VGA_generator:VGApart|v_count[1]   ; VGA_generator:VGApart|v_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.463 ; VGA_generator:VGApart|v_count[9]   ; VGA_generator:VGApart|v_count[9]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[6]  ; VGA_generator:VGApart|RAM_adr1[7]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[1]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.464 ; VGA_generator:VGApart|h_count[3]   ; VGA_generator:VGApart|h_count[4]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[3]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[11] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[5]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|h_count[6]   ; VGA_generator:VGApart|h_count[7]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[5]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|Vsync_aux    ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr1[0]  ; VGA_generator:VGApart|RAM_adr1[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|RAM_adr0[0]  ; VGA_generator:VGApart|RAM_adr0[2]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGA_generator:VGApart|v_count[3]   ; VGA_generator:VGApart|v_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; VGA_generator:VGApart|v_count[7]   ; VGA_generator:VGApart|v_count[8]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr1[2]  ; VGA_generator:VGApart|RAM_adr1[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_generator:VGApart|RAM_adr0[2]  ; VGA_generator:VGApart|RAM_adr0[4]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[4]  ; VGA_generator:VGApart|RAM_adr1[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr1[10] ; VGA_generator:VGApart|RAM_adr1[12] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|RAM_adr0[4]  ; VGA_generator:VGApart|RAM_adr0[6]  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_generator:VGApart|v_count[4]   ; VGA_generator:VGApart|v_count[6]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.473 ; VGA_generator:VGApart|h_count[2]   ; VGA_generator:VGApart|h_count[3]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; VGA_generator:VGApart|h_count[0]   ; VGA_generator:VGApart|h_count[1]   ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
+-------+------------------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.621 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.285     ; 0.823      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.076 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.293      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; -0.066 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.730      ; 1.283      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.100  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 1.116      ;
; 0.393  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 0.823      ;
; 0.393  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 0.823      ;
; 0.393  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 0.823      ;
; 0.393  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 0.823      ;
; 0.393  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 0.823      ;
; 0.393  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 0.823      ;
; 0.393  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.729      ; 0.823      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.241 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.701      ;
; 0.241 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.701      ;
; 0.241 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.701      ;
; 0.241 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.701      ;
; 0.241 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.701      ;
; 0.241 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.701      ;
; 0.241 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.701      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.497 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 0.957      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.644 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.856      ; 1.104      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 0.645 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.857      ; 1.106      ;
; 1.297 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.200     ; 0.701      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.218 ; -0.002       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; -0.218 ; -0.002       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; -0.218 ; -0.002       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; -0.218 ; -0.002       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; -0.218 ; -0.002       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; -0.218 ; -0.002       ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; -0.177 ; 0.007        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; -0.177 ; 0.007        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; -0.177 ; 0.007        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; -0.177 ; 0.007        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; -0.177 ; 0.007        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; -0.177 ; 0.007        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; -0.177 ; 0.007        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; -0.177 ; 0.007        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; -0.177 ; 0.007        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; -0.031 ; -0.031       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK|combout              ;
; -0.025 ; -0.025       ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|dPCLK|datad                ;
; -0.008 ; -0.008       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|inclk[0]     ;
; -0.008 ; -0.008       ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|dPCLK~clkctrl|outclk       ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[6]|clk              ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[7]|clk              ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; CAP10|takeTurn|clk               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i               ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[0]  ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]  ;
; 0.653  ; 0.869        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|Z_1:DEPHASE|Qt     ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[0]          ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[1]          ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[2]          ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[3]          ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[4]          ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[5]          ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[6]          ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|QinReg[7]          ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdiez:CAP10|takeTurn           ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[0]         ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[1]         ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[2]         ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[3]         ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[4]         ;
; 0.813  ; 0.997        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAPdiez:CAP10|QaddReg[5]         ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk   ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[0]|clk          ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qd[1]|clk          ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAP10|DEPHASE|Qt|clk             ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0] ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o               ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[0]|clk             ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[1]|clk             ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[2]|clk             ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[3]|clk             ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[4]|clk             ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QaddReg[5]|clk             ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[0]|clk              ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[1]|clk              ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[2]|clk              ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[3]|clk              ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[4]|clk              ;
; 0.991  ; 0.991        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; CAP10|QinReg[5]|clk              ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|CAPclk'                                                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[10]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[11]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[12]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[13]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[14]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[15]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|RAM_adr[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|enawRAMclk                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[1]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[2]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[3]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[4]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[5]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[6]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[7]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[8]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|h_count[9]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Fall       ; CAPdiez:CAP10|v_count[0]                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdiez:CAP10|CAPclk ; Rise       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
+--------+--------------+----------------+------------+----------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.213  ; 0.429        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.213  ; 0.429        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.385  ; 0.569        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.385  ; 0.569        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.396  ; 0.580        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.420  ; 0.636        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.642  ; 0.642        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]'                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdiez:CAP10|CAPclk  ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|DEPHASE|Qd[1]|q ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] ; Rise       ; CAP10|CAPclk|clk      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.454 ; 4.638        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.633 ; 4.633        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.145 ; 5.361        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.366 ; 5.366        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_25M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.686 ; 9.916        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.686 ; 9.916        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.687 ; 9.917        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.687 ; 9.917        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.688 ; 9.918        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.689 ; 9.919        ; 0.230          ; Low Pulse Width  ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.712 ; 9.942        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.713 ; 9.929        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.713 ; 9.943        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.714 ; 9.944        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.714 ; 9.944        ; 0.230          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMx32:RAM32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[0]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[10]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[11]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[12]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[13]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[14]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[15]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[1]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[2]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[3]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[4]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[5]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[6]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[7]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[8]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr0[9]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[0]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[10]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[11]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[12]                                                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[1]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[2]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[3]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[4]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[5]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[6]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[7]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAM_adr1[9]                                                                            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[0]                                                                              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[10]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[11]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[12]                                                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGApart|RAMadr[13]                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 2.508  ; 3.155 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 2.508  ; 3.155 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 3.857  ; 4.499 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 3.857  ; 4.499 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 2.238  ; 2.853 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 3.150  ; 3.937 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 2.731  ; 3.416 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 3.268  ; 4.041 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 3.031  ; 3.781 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.021  ; 0.718 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; -0.057 ; 0.631 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.021  ; 0.718 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; -0.121 ; 0.547 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; -0.084 ; 0.583 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; -0.107 ; 0.587 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; -0.195 ; 0.467 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; -0.094 ; 0.581 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.138 ; 0.522 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -2.350 ; -2.986 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -2.350 ; -2.986 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -1.820 ; -2.421 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -2.624 ; -3.335 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -1.820 ; -2.421 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -2.261 ; -2.938 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -2.112 ; -2.766 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -2.113 ; -2.812 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -2.243 ; -2.902 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.477  ; -0.167 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; 0.344  ; -0.325 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.264  ; -0.420 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; 0.400  ; -0.256 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; 0.365  ; -0.290 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.387  ; -0.294 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.477  ; -0.167 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.375  ; -0.289 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.417  ; -0.232 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.323 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.323 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.344 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.344 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 3.162 ; 3.284 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 2.932 ; 3.036 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 3.162 ; 3.284 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 2.966 ; 3.085 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 2.937 ; 3.024 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 3.363 ; 3.537 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 2.995 ; 3.095 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.363 ; 3.537 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 2.951 ; 3.093 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 2.842 ; 2.936 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 3.138 ; 3.256 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 3.441 ; 3.580 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 3.102 ; 3.247 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 2.896 ; 3.030 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.441 ; 3.580 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 2.883 ; 2.995 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 2.889 ; 3.020 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.042 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 3.042 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 2.955 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 2.955 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.944 ; 4.052 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.944 ; 4.052 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.868 ; 3.813 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.868 ; 3.813 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 4.293 ; 4.513 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 4.293 ; 4.513 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 4.295 ; 4.465 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 4.295 ; 4.465 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 2.644 ; 2.731 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 2.644 ; 2.743 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 2.865 ; 2.981 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 2.677 ; 2.791 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 2.649 ; 2.731 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 2.558 ; 2.647 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 2.705 ; 2.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.057 ; 3.224 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 2.662 ; 2.798 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 2.558 ; 2.647 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 2.842 ; 2.955 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 2.597 ; 2.704 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 2.807 ; 2.946 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 2.608 ; 2.737 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.132 ; 3.265 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 2.597 ; 2.704 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 2.602 ; 2.728 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.973 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.973 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 2.890 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 2.890 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.835 ; 3.938 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.835 ; 3.938 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.734 ; 3.686 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.734 ; 3.686 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 4.161 ; 4.363 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 4.161 ; 4.363 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 4.176 ; 4.339 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 4.176 ; 4.339 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.913 ;    ;    ; 4.551 ;
; SW[3]      ; GPIO0_D[4]  ; 3.825 ;    ;    ; 4.453 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.820 ;    ;    ; 4.448 ;
; SW[3]      ; GPIO0_D[4]  ; 3.736 ;    ;    ; 4.355 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -3.470   ; -0.227 ; -1.487   ; 0.183   ; -3.000              ;
;  CAPdiez:CAP10|CAPclk                                ; -3.470   ; 0.185  ; N/A      ; N/A     ; -2.174              ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.116    ; 0.004  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1.474    ; 0.210  ; N/A      ; N/A     ; 9.661               ;
;  CLOCK_50                                            ; -0.058   ; -0.030 ; N/A      ; N/A     ; 4.454               ;
;  GPIO1_D[8]                                          ; -1.370   ; 0.187  ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.464               ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -1.701   ; 0.179  ; -1.487   ; 0.183   ; -1.000              ;
;  div800k:DIV800|Qaux[0]                              ; 0.017    ; 0.045  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                              ; 0.166    ; -0.019 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                              ; 0.172    ; 0.007  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                              ; 0.045    ; -0.012 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                              ; 0.160    ; -0.005 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                              ; -1.897   ; -0.227 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                      ; -314.67  ; -0.449 ; -19.519  ; 0.0     ; -326.71             ;
;  CAPdiez:CAP10|CAPclk                                ; -273.504 ; 0.000  ; N/A      ; N/A     ; -236.704            ;
;  CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; -0.058   ; -0.030 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[8]                                          ; -6.331   ; 0.000  ; N/A      ; N/A     ; -24.138             ;
;  SCCBdrive:SCCBdriver|C_E                            ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data                     ; -29.725  ; 0.000  ; -19.519  ; 0.000   ; -55.000             ;
;  div800k:DIV800|Qaux[0]                              ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                              ; 0.000    ; -0.019 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                              ; 0.000    ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                              ; 0.000    ; -0.012 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                              ; 0.000    ; -0.005 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                              ; -5.052   ; -0.447 ; N/A      ; N/A     ; -8.000              ;
+------------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; 4.401  ; 4.874 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; 4.401  ; 4.874 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; 6.675  ; 7.204 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; 6.675  ; 7.204 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; 3.930  ; 4.357 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; 5.532  ; 6.164 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; 4.783  ; 5.317 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; 5.760  ; 6.318 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; 5.311  ; 5.876 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.060  ; 0.718 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; -0.057 ; 0.631 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.060  ; 0.718 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; -0.121 ; 0.547 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; -0.084 ; 0.583 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; -0.107 ; 0.587 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; -0.195 ; 0.467 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; -0.094 ; 0.581 ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; -0.138 ; 0.522 ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]       ; CAPdiez:CAP10|CAPclk ; -2.350 ; -2.986 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
;  SW[3]      ; CAPdiez:CAP10|CAPclk ; -2.350 ; -2.986 ; Fall       ; CAPdiez:CAP10|CAPclk                                ;
; SW[*]       ; CLOCK_50             ; -1.820 ; -2.421 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50             ; -2.624 ; -3.335 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]      ; CLOCK_50             ; -1.820 ; -2.421 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]      ; CLOCK_50             ; -2.261 ; -2.938 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]      ; CLOCK_50             ; -2.112 ; -2.766 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]      ; CLOCK_50             ; -2.113 ; -2.812 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]      ; CLOCK_50             ; -2.243 ; -2.902 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[8]           ; 0.897  ; 0.490  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[0] ; GPIO1_D[8]           ; 0.666  ; 0.271  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[1] ; GPIO1_D[8]           ; 0.512  ; 0.093  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[2] ; GPIO1_D[8]           ; 0.759  ; 0.331  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[3] ; GPIO1_D[8]           ; 0.715  ; 0.285  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[4] ; GPIO1_D[8]           ; 0.708  ; 0.289  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[5] ; GPIO1_D[8]           ; 0.897  ; 0.490  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[6] ; GPIO1_D[8]           ; 0.663  ; 0.295  ; Rise       ; GPIO1_D[8]                                          ;
;  GPIO1_D[7] ; GPIO1_D[8]           ; 0.764  ; 0.364  ; Rise       ; GPIO1_D[8]                                          ;
+-------------+----------------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 2.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 2.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 2.191 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 2.191 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 5.246 ; 5.285 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 4.863 ; 4.897 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 5.246 ; 5.285 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 4.886 ; 4.953 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 4.799 ; 4.875 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 5.634 ; 5.656 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 4.954 ; 4.985 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 5.634 ; 5.656 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 4.889 ; 4.987 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 4.633 ; 4.704 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 5.175 ; 5.227 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 5.784 ; 5.810 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 5.110 ; 5.188 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 4.781 ; 4.879 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 5.784 ; 5.810 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 4.788 ; 4.831 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 4.687 ; 4.808 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.860 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 4.860 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 4.882 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 4.882 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.729 ; 6.767 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.729 ; 6.767 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 6.548 ; 6.486 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 6.548 ; 6.486 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 7.349 ; 7.467 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 7.349 ; 7.467 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 7.208 ; 7.340 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 7.208 ; 7.340 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                        ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                        ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                        ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50                        ; 2.644 ; 2.731 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50                        ; 2.644 ; 2.743 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50                        ; 2.865 ; 2.981 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50                        ; 2.677 ; 2.791 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50                        ; 2.649 ; 2.731 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50                        ; 2.558 ; 2.647 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50                        ; 2.705 ; 2.800 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50                        ; 3.057 ; 3.224 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50                        ; 2.662 ; 2.798 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50                        ; 2.558 ; 2.647 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50                        ; 2.842 ; 2.955 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50                        ; 2.597 ; 2.704 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50                        ; 2.807 ; 2.946 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50                        ; 2.608 ; 2.737 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50                        ; 3.132 ; 3.265 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50                        ; 2.597 ; 2.704 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50                        ; 2.602 ; 2.728 ; Rise       ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.973 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ;       ; 2.973 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E        ; 2.890 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E        ; 2.890 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.835 ; 3.938 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.835 ; 3.938 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data ; 3.734 ; 3.686 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data ; 3.734 ; 3.686 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]          ; 4.161 ; 4.363 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]          ; 4.161 ; 4.363 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]          ; 4.176 ; 4.339 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]          ; 4.176 ; 4.339 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 6.632 ;    ;    ; 7.046 ;
; SW[3]      ; GPIO0_D[4]  ; 6.450 ;    ;    ; 6.889 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[2]      ; GPIO0_D[3]  ; 3.820 ;    ;    ; 4.448 ;
; SW[3]      ; GPIO0_D[4]  ; 3.736 ;    ;    ; 4.355 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 0        ; 800      ; 0        ; 480      ;
; GPIO1_D[8]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 32       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1864     ; 180      ; 515      ; 0        ;
; div800k:DIV800|Qaux[0]                              ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                              ; div800k:DIV800|Qaux[0]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                              ; div800k:DIV800|Qaux[1]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                              ; div800k:DIV800|Qaux[2]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                              ; div800k:DIV800|Qaux[3]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[4]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[5]                              ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; div800k:DIV800|Qaux[5]                              ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; div800k:DIV800|Qaux[5]                              ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                                          ; GPIO1_D[8]                                          ; 4        ; 0        ; 56       ; 20       ;
; div800k:DIV800|Qaux[5]                              ; SCCBdrive:SCCBdriver|clk400data                     ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|CAPclk                                ; 0        ; 800      ; 0        ; 480      ;
; GPIO1_D[8]                                          ; CAPdiez:CAP10|CAPclk                                ; 0        ; 32       ; 0        ; 0        ;
; CAPdiez:CAP10|CAPclk                                ; CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]                     ; 1        ; 1        ; 0        ; 0        ;
; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; CLK_25M|altpll_component|auto_generated|pll1|clk[0] ; 1864     ; 180      ; 515      ; 0        ;
; div800k:DIV800|Qaux[0]                              ; CLOCK_50                                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                              ; div800k:DIV800|Qaux[0]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                              ; div800k:DIV800|Qaux[1]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                              ; div800k:DIV800|Qaux[2]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                              ; div800k:DIV800|Qaux[3]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[4]                              ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                              ; div800k:DIV800|Qaux[5]                              ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                            ; div800k:DIV800|Qaux[5]                              ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; div800k:DIV800|Qaux[5]                              ; 0        ; 0        ; 1        ; 1        ;
; GPIO1_D[8]                                          ; GPIO1_D[8]                                          ; 4        ; 0        ; 56       ; 20       ;
; div800k:DIV800|Qaux[5]                              ; SCCBdrive:SCCBdriver|clk400data                     ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                     ; SCCBdrive:SCCBdriver|clk400data                     ; 104      ; 0        ; 0        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 172   ; 172  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jun 13 12:14:11 2024
Info: Command: quartus_sta LoQritas -c LoQritas
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LoQritas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_25M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK_25M|altpll_component|auto_generated|pll1|clk[0]} {CLK_25M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|CAPclk CAPdiez:CAP10|CAPclk
    Info (332105): create_clock -period 1.000 -name CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] CAPdiez:CAP10|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[8] GPIO1_D[8]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.470            -273.504 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.897              -5.052 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.701             -29.725 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.370              -6.331 GPIO1_D[8] 
    Info (332119):    -0.058              -0.058 CLOCK_50 
    Info (332119):     0.017               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.045               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.116               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.160               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.166               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.172               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     1.474               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.227              -0.447 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.002              -0.002 div800k:DIV800|Qaux[1] 
    Info (332119):     0.016               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.036               0.000 CLOCK_50 
    Info (332119):     0.043               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.050               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.057               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.121               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.349               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.358               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.358               0.000 GPIO1_D[8] 
    Info (332119):     0.402               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -19.519 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.006 GPIO1_D[8] 
    Info (332119):    -2.174            -236.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.464               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.641               0.000 CLOCK_50 
    Info (332119):     9.668               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.149            -239.558 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.650              -4.164 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.425             -20.497 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.194              -5.481 GPIO1_D[8] 
    Info (332119):     0.056               0.000 CLOCK_50 
    Info (332119):     0.079               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.113               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.179               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.204               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.206               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.214               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     2.328               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.168              -0.322 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.030              -0.030 CLOCK_50 
    Info (332119):    -0.019              -0.019 div800k:DIV800|Qaux[1] 
    Info (332119):    -0.012              -0.012 div800k:DIV800|Qaux[3] 
    Info (332119):     0.004               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.041               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.057               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.103               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.312               0.000 GPIO1_D[8] 
    Info (332119):     0.313               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.317               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.362               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.279             -15.259 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.236               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 GPIO1_D[8] 
    Info (332119):    -2.174            -236.704 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.475               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.628               0.000 CLOCK_50 
    Info (332119):     9.661               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_25M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK_25M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.189            -141.007 CAPdiez:CAP10|CAPclk 
    Info (332119):    -0.845              -1.730 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.541              -2.810 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.204              -0.632 GPIO1_D[8] 
    Info (332119):     0.221               0.000 CLOCK_50 
    Info (332119):     0.245               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.248               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.313               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.329               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.333               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.334               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     5.282               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.215              -0.373 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.025              -0.025 CLOCK_50 
    Info (332119):    -0.005              -0.005 div800k:DIV800|Qaux[1] 
    Info (332119):    -0.005              -0.005 div800k:DIV800|Qaux[4] 
    Info (332119):     0.004               0.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.007               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.013               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.045               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.179               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.185               0.000 CAPdiez:CAP10|CAPclk 
    Info (332119):     0.187               0.000 GPIO1_D[8] 
    Info (332119):     0.210               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.621              -2.761 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.241               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -24.138 GPIO1_D[8] 
    Info (332119):    -1.000            -124.000 CAPdiez:CAP10|CAPclk 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 CAPdiez:CAP10|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.468               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.454               0.000 CLOCK_50 
    Info (332119):     9.686               0.000 CLK_25M|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4693 megabytes
    Info: Processing ended: Thu Jun 13 12:14:14 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


