ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM10_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM10_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM10_Init:
  28              	.LFB242:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****  ******************************************************************************
   4:Core/Src/tim.c ****  * @file    tim.c
   5:Core/Src/tim.c ****  * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****  *          of the TIM instances.
   7:Core/Src/tim.c ****  ******************************************************************************
   8:Core/Src/tim.c ****  * @attention
   9:Core/Src/tim.c ****  *
  10:Core/Src/tim.c ****  * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****  * All rights reserved.
  12:Core/Src/tim.c ****  *
  13:Core/Src/tim.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****  * in the root directory of this software component.
  15:Core/Src/tim.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****  *
  17:Core/Src/tim.c ****  ******************************************************************************
  18:Core/Src/tim.c ****  */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 2


  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  51:Core/Src/tim.c ****   htim1.Init.Period = 2499;
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  86:Core/Src/tim.c ****   {
  87:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 3


  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****     Error_Handler();
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****     Error_Handler();
  96:Core/Src/tim.c ****   }
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 111:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** }
 114:Core/Src/tim.c **** /* TIM2 init function */
 115:Core/Src/tim.c **** void MX_TIM2_Init(void)
 116:Core/Src/tim.c **** {
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 123:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 124:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 129:Core/Src/tim.c ****   htim2.Instance = TIM2;
 130:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 131:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 132:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 133:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 134:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 135:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****     Error_Handler();
 138:Core/Src/tim.c ****   }
 139:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 140:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 4


 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 149:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 150:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 151:Core/Src/tim.c ****   {
 152:Core/Src/tim.c ****     Error_Handler();
 153:Core/Src/tim.c ****   }
 154:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 155:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 156:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 157:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 158:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****     Error_Handler();
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****     Error_Handler();
 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 169:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c **** }
 172:Core/Src/tim.c **** /* TIM3 init function */
 173:Core/Src/tim.c **** void MX_TIM3_Init(void)
 174:Core/Src/tim.c **** {
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 181:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 182:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 187:Core/Src/tim.c ****   htim3.Instance = TIM3;
 188:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 189:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 190:Core/Src/tim.c ****   htim3.Init.Period = 999;
 191:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 192:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 193:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 194:Core/Src/tim.c ****   {
 195:Core/Src/tim.c ****     Error_Handler();
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 198:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 199:Core/Src/tim.c ****   {
 200:Core/Src/tim.c ****     Error_Handler();
 201:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 5


 202:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****     Error_Handler();
 205:Core/Src/tim.c ****   }
 206:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 207:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 208:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 209:Core/Src/tim.c ****   {
 210:Core/Src/tim.c ****     Error_Handler();
 211:Core/Src/tim.c ****   }
 212:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 213:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 214:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 215:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 216:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 217:Core/Src/tim.c ****   {
 218:Core/Src/tim.c ****     Error_Handler();
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 221:Core/Src/tim.c ****   {
 222:Core/Src/tim.c ****     Error_Handler();
 223:Core/Src/tim.c ****   }
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 227:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c **** }
 230:Core/Src/tim.c **** /* TIM10 init function */
 231:Core/Src/tim.c **** void MX_TIM10_Init(void)
 232:Core/Src/tim.c **** {
  29              		.loc 1 232 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 241:Core/Src/tim.c ****   htim10.Instance = TIM10;
  38              		.loc 1 241 3 view .LVU1
  39              		.loc 1 241 19 is_stmt 0 view .LVU2
  40 0002 0948     		ldr	r0, .L5
  41 0004 094B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
 242:Core/Src/tim.c ****   htim10.Init.Prescaler = 9999;
  43              		.loc 1 242 3 is_stmt 1 view .LVU3
  44              		.loc 1 242 25 is_stmt 0 view .LVU4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 6


  45 0008 42F20F73 		movw	r3, #9999
  46 000c 4360     		str	r3, [r0, #4]
 243:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  47              		.loc 1 243 3 is_stmt 1 view .LVU5
  48              		.loc 1 243 27 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
 244:Core/Src/tim.c ****   htim10.Init.Period = 7;
  51              		.loc 1 244 3 is_stmt 1 view .LVU7
  52              		.loc 1 244 22 is_stmt 0 view .LVU8
  53 0012 0722     		movs	r2, #7
  54 0014 C260     		str	r2, [r0, #12]
 245:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  55              		.loc 1 245 3 is_stmt 1 view .LVU9
  56              		.loc 1 245 29 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
 246:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  58              		.loc 1 246 3 is_stmt 1 view .LVU11
  59              		.loc 1 246 33 is_stmt 0 view .LVU12
  60 0018 8361     		str	r3, [r0, #24]
 247:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
  61              		.loc 1 247 3 is_stmt 1 view .LVU13
  62              		.loc 1 247 7 is_stmt 0 view .LVU14
  63 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
  64              	.LVL0:
  65              		.loc 1 247 6 view .LVU15
  66 001e 00B9     		cbnz	r0, .L4
  67              	.L1:
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****     Error_Handler();
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c **** }
  68              		.loc 1 255 1 view .LVU16
  69 0020 08BD     		pop	{r3, pc}
  70              	.L4:
 249:Core/Src/tim.c ****   }
  71              		.loc 1 249 5 is_stmt 1 view .LVU17
  72 0022 FFF7FEFF 		bl	Error_Handler
  73              	.LVL1:
  74              		.loc 1 255 1 is_stmt 0 view .LVU18
  75 0026 FBE7     		b	.L1
  76              	.L6:
  77              		.align	2
  78              	.L5:
  79 0028 00000000 		.word	htim10
  80 002c 00440140 		.word	1073824768
  81              		.cfi_endproc
  82              	.LFE242:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 7


  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL2:
  93              	.LFB243:
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 258:Core/Src/tim.c **** {
  94              		.loc 1 258 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 16
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 258 1 is_stmt 0 view .LVU20
  99 0000 00B5     		push	{lr}
 100              	.LCFI1:
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 14, -4
 103 0002 85B0     		sub	sp, sp, #20
 104              	.LCFI2:
 105              		.cfi_def_cfa_offset 24
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 106              		.loc 1 260 3 is_stmt 1 view .LVU21
 107              		.loc 1 260 20 is_stmt 0 view .LVU22
 108 0004 0368     		ldr	r3, [r0]
 109              		.loc 1 260 5 view .LVU23
 110 0006 284A     		ldr	r2, .L17
 111 0008 9342     		cmp	r3, r2
 112 000a 0BD0     		beq	.L13
 261:Core/Src/tim.c ****   {
 262:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 265:Core/Src/tim.c ****     /* TIM1 clock enable */
 266:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 269:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 270:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 274:Core/Src/tim.c ****   }
 275:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 113              		.loc 1 275 8 is_stmt 1 view .LVU24
 114              		.loc 1 275 10 is_stmt 0 view .LVU25
 115 000c B3F1804F 		cmp	r3, #1073741824
 116 0010 1CD0     		beq	.L14
 276:Core/Src/tim.c ****   {
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 280:Core/Src/tim.c ****     /* TIM2 clock enable */
 281:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 282:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 283:Core/Src/tim.c **** 
 284:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 285:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 8


 286:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 117              		.loc 1 286 8 is_stmt 1 view .LVU26
 118              		.loc 1 286 10 is_stmt 0 view .LVU27
 119 0012 264A     		ldr	r2, .L17+4
 120 0014 9342     		cmp	r3, r2
 121 0016 26D0     		beq	.L15
 287:Core/Src/tim.c ****   {
 288:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 291:Core/Src/tim.c ****     /* TIM3 clock enable */
 292:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 296:Core/Src/tim.c ****   }
 297:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 122              		.loc 1 297 8 is_stmt 1 view .LVU28
 123              		.loc 1 297 10 is_stmt 0 view .LVU29
 124 0018 254A     		ldr	r2, .L17+8
 125 001a 9342     		cmp	r3, r2
 126 001c 30D0     		beq	.L16
 127              	.LVL3:
 128              	.L7:
 298:Core/Src/tim.c ****   {
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 302:Core/Src/tim.c ****     /* TIM10 clock enable */
 303:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****     /* TIM10 interrupt Init */
 306:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 307:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 311:Core/Src/tim.c ****   }
 312:Core/Src/tim.c **** }
 129              		.loc 1 312 1 view .LVU30
 130 001e 05B0     		add	sp, sp, #20
 131              	.LCFI3:
 132              		.cfi_remember_state
 133              		.cfi_def_cfa_offset 4
 134              		@ sp needed
 135 0020 5DF804FB 		ldr	pc, [sp], #4
 136              	.LVL4:
 137              	.L13:
 138              	.LCFI4:
 139              		.cfi_restore_state
 266:Core/Src/tim.c **** 
 140              		.loc 1 266 5 is_stmt 1 view .LVU31
 141              	.LBB2:
 266:Core/Src/tim.c **** 
 142              		.loc 1 266 5 view .LVU32
 143 0024 0021     		movs	r1, #0
 144 0026 0091     		str	r1, [sp]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 9


 266:Core/Src/tim.c **** 
 145              		.loc 1 266 5 view .LVU33
 146 0028 224B     		ldr	r3, .L17+12
 147 002a 5A6C     		ldr	r2, [r3, #68]
 148 002c 42F00102 		orr	r2, r2, #1
 149 0030 5A64     		str	r2, [r3, #68]
 266:Core/Src/tim.c **** 
 150              		.loc 1 266 5 view .LVU34
 151 0032 5B6C     		ldr	r3, [r3, #68]
 152 0034 03F00103 		and	r3, r3, #1
 153 0038 0093     		str	r3, [sp]
 266:Core/Src/tim.c **** 
 154              		.loc 1 266 5 view .LVU35
 155 003a 009B     		ldr	r3, [sp]
 156              	.LBE2:
 266:Core/Src/tim.c **** 
 157              		.loc 1 266 5 view .LVU36
 269:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 158              		.loc 1 269 5 view .LVU37
 159 003c 0A46     		mov	r2, r1
 160 003e 1920     		movs	r0, #25
 161              	.LVL5:
 269:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 162              		.loc 1 269 5 is_stmt 0 view .LVU38
 163 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 164              	.LVL6:
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 165              		.loc 1 270 5 is_stmt 1 view .LVU39
 166 0044 1920     		movs	r0, #25
 167 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 168              	.LVL7:
 169 004a E8E7     		b	.L7
 170              	.LVL8:
 171              	.L14:
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 172              		.loc 1 281 5 view .LVU40
 173              	.LBB3:
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 174              		.loc 1 281 5 view .LVU41
 175 004c 0023     		movs	r3, #0
 176 004e 0193     		str	r3, [sp, #4]
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 177              		.loc 1 281 5 view .LVU42
 178 0050 184B     		ldr	r3, .L17+12
 179 0052 1A6C     		ldr	r2, [r3, #64]
 180 0054 42F00102 		orr	r2, r2, #1
 181 0058 1A64     		str	r2, [r3, #64]
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 182              		.loc 1 281 5 view .LVU43
 183 005a 1B6C     		ldr	r3, [r3, #64]
 184 005c 03F00103 		and	r3, r3, #1
 185 0060 0193     		str	r3, [sp, #4]
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 186              		.loc 1 281 5 view .LVU44
 187 0062 019B     		ldr	r3, [sp, #4]
 188              	.LBE3:
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 10


 189              		.loc 1 281 5 view .LVU45
 190 0064 DBE7     		b	.L7
 191              	.L15:
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 192              		.loc 1 292 5 view .LVU46
 193              	.LBB4:
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 194              		.loc 1 292 5 view .LVU47
 195 0066 0023     		movs	r3, #0
 196 0068 0293     		str	r3, [sp, #8]
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 197              		.loc 1 292 5 view .LVU48
 198 006a 124B     		ldr	r3, .L17+12
 199 006c 1A6C     		ldr	r2, [r3, #64]
 200 006e 42F00202 		orr	r2, r2, #2
 201 0072 1A64     		str	r2, [r3, #64]
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 202              		.loc 1 292 5 view .LVU49
 203 0074 1B6C     		ldr	r3, [r3, #64]
 204 0076 03F00203 		and	r3, r3, #2
 205 007a 0293     		str	r3, [sp, #8]
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 206              		.loc 1 292 5 view .LVU50
 207 007c 029B     		ldr	r3, [sp, #8]
 208              	.LBE4:
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 209              		.loc 1 292 5 view .LVU51
 210 007e CEE7     		b	.L7
 211              	.L16:
 303:Core/Src/tim.c **** 
 212              		.loc 1 303 5 view .LVU52
 213              	.LBB5:
 303:Core/Src/tim.c **** 
 214              		.loc 1 303 5 view .LVU53
 215 0080 0021     		movs	r1, #0
 216 0082 0391     		str	r1, [sp, #12]
 303:Core/Src/tim.c **** 
 217              		.loc 1 303 5 view .LVU54
 218 0084 0B4B     		ldr	r3, .L17+12
 219 0086 5A6C     		ldr	r2, [r3, #68]
 220 0088 42F40032 		orr	r2, r2, #131072
 221 008c 5A64     		str	r2, [r3, #68]
 303:Core/Src/tim.c **** 
 222              		.loc 1 303 5 view .LVU55
 223 008e 5B6C     		ldr	r3, [r3, #68]
 224 0090 03F40033 		and	r3, r3, #131072
 225 0094 0393     		str	r3, [sp, #12]
 303:Core/Src/tim.c **** 
 226              		.loc 1 303 5 view .LVU56
 227 0096 039B     		ldr	r3, [sp, #12]
 228              	.LBE5:
 303:Core/Src/tim.c **** 
 229              		.loc 1 303 5 view .LVU57
 306:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 230              		.loc 1 306 5 view .LVU58
 231 0098 0A46     		mov	r2, r1
 232 009a 1920     		movs	r0, #25
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 11


 233              	.LVL9:
 306:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 234              		.loc 1 306 5 is_stmt 0 view .LVU59
 235 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 236              	.LVL10:
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 237              		.loc 1 307 5 is_stmt 1 view .LVU60
 238 00a0 1920     		movs	r0, #25
 239 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 240              	.LVL11:
 241              		.loc 1 312 1 is_stmt 0 view .LVU61
 242 00a6 BAE7     		b	.L7
 243              	.L18:
 244              		.align	2
 245              	.L17:
 246 00a8 00000140 		.word	1073807360
 247 00ac 00040040 		.word	1073742848
 248 00b0 00440140 		.word	1073824768
 249 00b4 00380240 		.word	1073887232
 250              		.cfi_endproc
 251              	.LFE243:
 253              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 254              		.align	1
 255              		.global	HAL_TIM_MspPostInit
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	HAL_TIM_MspPostInit:
 261              	.LVL12:
 262              	.LFB244:
 313:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 314:Core/Src/tim.c **** {
 263              		.loc 1 314 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 32
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		.loc 1 314 1 is_stmt 0 view .LVU63
 268 0000 00B5     		push	{lr}
 269              	.LCFI5:
 270              		.cfi_def_cfa_offset 4
 271              		.cfi_offset 14, -4
 272 0002 89B0     		sub	sp, sp, #36
 273              	.LCFI6:
 274              		.cfi_def_cfa_offset 40
 315:Core/Src/tim.c **** 
 316:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 275              		.loc 1 316 3 is_stmt 1 view .LVU64
 276              		.loc 1 316 20 is_stmt 0 view .LVU65
 277 0004 0023     		movs	r3, #0
 278 0006 0393     		str	r3, [sp, #12]
 279 0008 0493     		str	r3, [sp, #16]
 280 000a 0593     		str	r3, [sp, #20]
 281 000c 0693     		str	r3, [sp, #24]
 282 000e 0793     		str	r3, [sp, #28]
 317:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 283              		.loc 1 317 3 is_stmt 1 view .LVU66
 284              		.loc 1 317 15 is_stmt 0 view .LVU67
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 12


 285 0010 0368     		ldr	r3, [r0]
 286              		.loc 1 317 5 view .LVU68
 287 0012 294A     		ldr	r2, .L27
 288 0014 9342     		cmp	r3, r2
 289 0016 08D0     		beq	.L24
 318:Core/Src/tim.c ****   {
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 322:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 323:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 324:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 325:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 326:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 327:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 328:Core/Src/tim.c ****     */
 329:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LA_MOTOR_Pin|LB_MOTOR_Pin|RA_MOTOR_Pin|RB_MOTOR_Pin;
 330:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 332:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 333:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 334:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 339:Core/Src/tim.c ****   }
 340:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 290              		.loc 1 340 8 is_stmt 1 view .LVU69
 291              		.loc 1 340 10 is_stmt 0 view .LVU70
 292 0018 B3F1804F 		cmp	r3, #1073741824
 293 001c 1DD0     		beq	.L25
 341:Core/Src/tim.c ****   {
 342:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 343:Core/Src/tim.c **** 
 344:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 347:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 348:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 349:Core/Src/tim.c ****     PB9     ------> TIM2_CH2
 350:Core/Src/tim.c ****     */
 351:Core/Src/tim.c ****     GPIO_InitStruct.Pin = BUZZER_Pin|LEDH_Pin;
 352:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 354:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 355:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 356:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 359:Core/Src/tim.c **** 
 360:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 361:Core/Src/tim.c ****   }
 362:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 294              		.loc 1 362 8 is_stmt 1 view .LVU71
 295              		.loc 1 362 10 is_stmt 0 view .LVU72
 296 001e 274A     		ldr	r2, .L27+4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 13


 297 0020 9342     		cmp	r3, r2
 298 0022 32D0     		beq	.L26
 299              	.LVL13:
 300              	.L19:
 363:Core/Src/tim.c ****   {
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 365:Core/Src/tim.c **** 
 366:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 369:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 370:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 371:Core/Src/tim.c ****     PC9     ------> TIM3_CH4
 372:Core/Src/tim.c ****     */
 373:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LINE_LED_Pin|FAN_MOTOR_Pin;
 374:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 375:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 376:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 377:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 378:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 381:Core/Src/tim.c **** 
 382:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 383:Core/Src/tim.c ****   }
 384:Core/Src/tim.c **** 
 385:Core/Src/tim.c **** }
 301              		.loc 1 385 1 view .LVU73
 302 0024 09B0     		add	sp, sp, #36
 303              	.LCFI7:
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 4
 306              		@ sp needed
 307 0026 5DF804FB 		ldr	pc, [sp], #4
 308              	.LVL14:
 309              	.L24:
 310              	.LCFI8:
 311              		.cfi_restore_state
 322:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 312              		.loc 1 322 5 is_stmt 1 view .LVU74
 313              	.LBB6:
 322:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 314              		.loc 1 322 5 view .LVU75
 315 002a 0023     		movs	r3, #0
 316 002c 0093     		str	r3, [sp]
 322:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 317              		.loc 1 322 5 view .LVU76
 318 002e 244B     		ldr	r3, .L27+8
 319 0030 1A6B     		ldr	r2, [r3, #48]
 320 0032 42F00102 		orr	r2, r2, #1
 321 0036 1A63     		str	r2, [r3, #48]
 322:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 322              		.loc 1 322 5 view .LVU77
 323 0038 1B6B     		ldr	r3, [r3, #48]
 324 003a 03F00103 		and	r3, r3, #1
 325 003e 0093     		str	r3, [sp]
 322:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 14


 326              		.loc 1 322 5 view .LVU78
 327 0040 009B     		ldr	r3, [sp]
 328              	.LBE6:
 322:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 329              		.loc 1 322 5 view .LVU79
 329:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 329 5 view .LVU80
 329:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 329 25 is_stmt 0 view .LVU81
 332 0042 4FF47063 		mov	r3, #3840
 333 0046 0393     		str	r3, [sp, #12]
 330:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 330 5 is_stmt 1 view .LVU82
 330:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 330 26 is_stmt 0 view .LVU83
 336 0048 0223     		movs	r3, #2
 337 004a 0493     		str	r3, [sp, #16]
 331:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 338              		.loc 1 331 5 is_stmt 1 view .LVU84
 332:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 339              		.loc 1 332 5 view .LVU85
 333:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 340              		.loc 1 333 5 view .LVU86
 333:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 341              		.loc 1 333 31 is_stmt 0 view .LVU87
 342 004c 0123     		movs	r3, #1
 343 004e 0793     		str	r3, [sp, #28]
 334:Core/Src/tim.c **** 
 344              		.loc 1 334 5 is_stmt 1 view .LVU88
 345 0050 03A9     		add	r1, sp, #12
 346 0052 1C48     		ldr	r0, .L27+12
 347              	.LVL15:
 334:Core/Src/tim.c **** 
 348              		.loc 1 334 5 is_stmt 0 view .LVU89
 349 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 350              	.LVL16:
 351 0058 E4E7     		b	.L19
 352              	.LVL17:
 353              	.L25:
 346:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 354              		.loc 1 346 5 is_stmt 1 view .LVU90
 355              	.LBB7:
 346:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 356              		.loc 1 346 5 view .LVU91
 357 005a 0023     		movs	r3, #0
 358 005c 0193     		str	r3, [sp, #4]
 346:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 359              		.loc 1 346 5 view .LVU92
 360 005e 184B     		ldr	r3, .L27+8
 361 0060 1A6B     		ldr	r2, [r3, #48]
 362 0062 42F00202 		orr	r2, r2, #2
 363 0066 1A63     		str	r2, [r3, #48]
 346:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 364              		.loc 1 346 5 view .LVU93
 365 0068 1B6B     		ldr	r3, [r3, #48]
 366 006a 03F00203 		and	r3, r3, #2
 367 006e 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 15


 346:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 368              		.loc 1 346 5 view .LVU94
 369 0070 019B     		ldr	r3, [sp, #4]
 370              	.LBE7:
 346:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 371              		.loc 1 346 5 view .LVU95
 351:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 372              		.loc 1 351 5 view .LVU96
 351:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 373              		.loc 1 351 25 is_stmt 0 view .LVU97
 374 0072 4FF4C063 		mov	r3, #1536
 375 0076 0393     		str	r3, [sp, #12]
 352:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 376              		.loc 1 352 5 is_stmt 1 view .LVU98
 352:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 377              		.loc 1 352 26 is_stmt 0 view .LVU99
 378 0078 0223     		movs	r3, #2
 379 007a 0493     		str	r3, [sp, #16]
 353:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 380              		.loc 1 353 5 is_stmt 1 view .LVU100
 354:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 381              		.loc 1 354 5 view .LVU101
 355:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 382              		.loc 1 355 5 view .LVU102
 355:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 383              		.loc 1 355 31 is_stmt 0 view .LVU103
 384 007c 0123     		movs	r3, #1
 385 007e 0793     		str	r3, [sp, #28]
 356:Core/Src/tim.c **** 
 386              		.loc 1 356 5 is_stmt 1 view .LVU104
 387 0080 03A9     		add	r1, sp, #12
 388 0082 1148     		ldr	r0, .L27+16
 389              	.LVL18:
 356:Core/Src/tim.c **** 
 390              		.loc 1 356 5 is_stmt 0 view .LVU105
 391 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 392              	.LVL19:
 393 0088 CCE7     		b	.L19
 394              	.LVL20:
 395              	.L26:
 368:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 396              		.loc 1 368 5 is_stmt 1 view .LVU106
 397              	.LBB8:
 368:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 398              		.loc 1 368 5 view .LVU107
 399 008a 0023     		movs	r3, #0
 400 008c 0293     		str	r3, [sp, #8]
 368:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 401              		.loc 1 368 5 view .LVU108
 402 008e 0C4B     		ldr	r3, .L27+8
 403 0090 1A6B     		ldr	r2, [r3, #48]
 404 0092 42F00402 		orr	r2, r2, #4
 405 0096 1A63     		str	r2, [r3, #48]
 368:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 406              		.loc 1 368 5 view .LVU109
 407 0098 1B6B     		ldr	r3, [r3, #48]
 408 009a 03F00403 		and	r3, r3, #4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 16


 409 009e 0293     		str	r3, [sp, #8]
 368:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 410              		.loc 1 368 5 view .LVU110
 411 00a0 029B     		ldr	r3, [sp, #8]
 412              	.LBE8:
 368:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 413              		.loc 1 368 5 view .LVU111
 373:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 414              		.loc 1 373 5 view .LVU112
 373:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 415              		.loc 1 373 25 is_stmt 0 view .LVU113
 416 00a2 4FF44073 		mov	r3, #768
 417 00a6 0393     		str	r3, [sp, #12]
 374:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 418              		.loc 1 374 5 is_stmt 1 view .LVU114
 374:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 419              		.loc 1 374 26 is_stmt 0 view .LVU115
 420 00a8 0223     		movs	r3, #2
 421 00aa 0493     		str	r3, [sp, #16]
 375:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 422              		.loc 1 375 5 is_stmt 1 view .LVU116
 376:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 423              		.loc 1 376 5 view .LVU117
 377:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 424              		.loc 1 377 5 view .LVU118
 377:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 425              		.loc 1 377 31 is_stmt 0 view .LVU119
 426 00ac 0793     		str	r3, [sp, #28]
 378:Core/Src/tim.c **** 
 427              		.loc 1 378 5 is_stmt 1 view .LVU120
 428 00ae 03A9     		add	r1, sp, #12
 429 00b0 0648     		ldr	r0, .L27+20
 430              	.LVL21:
 378:Core/Src/tim.c **** 
 431              		.loc 1 378 5 is_stmt 0 view .LVU121
 432 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 433              	.LVL22:
 434              		.loc 1 385 1 view .LVU122
 435 00b6 B5E7     		b	.L19
 436              	.L28:
 437              		.align	2
 438              	.L27:
 439 00b8 00000140 		.word	1073807360
 440 00bc 00040040 		.word	1073742848
 441 00c0 00380240 		.word	1073887232
 442 00c4 00000240 		.word	1073872896
 443 00c8 00040240 		.word	1073873920
 444 00cc 00080240 		.word	1073874944
 445              		.cfi_endproc
 446              	.LFE244:
 448              		.section	.text.MX_TIM1_Init,"ax",%progbits
 449              		.align	1
 450              		.global	MX_TIM1_Init
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 455              	MX_TIM1_Init:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 17


 456              	.LFB239:
  34:Core/Src/tim.c **** 
 457              		.loc 1 34 1 is_stmt 1 view -0
 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 88
 460              		@ frame_needed = 0, uses_anonymous_args = 0
 461 0000 10B5     		push	{r4, lr}
 462              	.LCFI9:
 463              		.cfi_def_cfa_offset 8
 464              		.cfi_offset 4, -8
 465              		.cfi_offset 14, -4
 466 0002 96B0     		sub	sp, sp, #88
 467              	.LCFI10:
 468              		.cfi_def_cfa_offset 96
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 469              		.loc 1 40 3 view .LVU124
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 470              		.loc 1 40 26 is_stmt 0 view .LVU125
 471 0004 0024     		movs	r4, #0
 472 0006 1294     		str	r4, [sp, #72]
 473 0008 1394     		str	r4, [sp, #76]
 474 000a 1494     		str	r4, [sp, #80]
 475 000c 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 476              		.loc 1 41 3 is_stmt 1 view .LVU126
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 477              		.loc 1 41 27 is_stmt 0 view .LVU127
 478 000e 1094     		str	r4, [sp, #64]
 479 0010 1194     		str	r4, [sp, #68]
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 480              		.loc 1 42 3 is_stmt 1 view .LVU128
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 481              		.loc 1 42 22 is_stmt 0 view .LVU129
 482 0012 0994     		str	r4, [sp, #36]
 483 0014 0A94     		str	r4, [sp, #40]
 484 0016 0B94     		str	r4, [sp, #44]
 485 0018 0C94     		str	r4, [sp, #48]
 486 001a 0D94     		str	r4, [sp, #52]
 487 001c 0E94     		str	r4, [sp, #56]
 488 001e 0F94     		str	r4, [sp, #60]
  43:Core/Src/tim.c **** 
 489              		.loc 1 43 3 is_stmt 1 view .LVU130
  43:Core/Src/tim.c **** 
 490              		.loc 1 43 34 is_stmt 0 view .LVU131
 491 0020 2022     		movs	r2, #32
 492 0022 2146     		mov	r1, r4
 493 0024 01A8     		add	r0, sp, #4
 494 0026 FFF7FEFF 		bl	memset
 495              	.LVL23:
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 496              		.loc 1 48 3 is_stmt 1 view .LVU132
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 497              		.loc 1 48 18 is_stmt 0 view .LVU133
 498 002a 3B48     		ldr	r0, .L49
 499 002c 3B4B     		ldr	r3, .L49+4
 500 002e 0360     		str	r3, [r0]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 18


 501              		.loc 1 49 3 is_stmt 1 view .LVU134
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 502              		.loc 1 49 24 is_stmt 0 view .LVU135
 503 0030 4460     		str	r4, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.Period = 2499;
 504              		.loc 1 50 3 is_stmt 1 view .LVU136
  50:Core/Src/tim.c ****   htim1.Init.Period = 2499;
 505              		.loc 1 50 26 is_stmt 0 view .LVU137
 506 0032 8460     		str	r4, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 507              		.loc 1 51 3 is_stmt 1 view .LVU138
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 508              		.loc 1 51 21 is_stmt 0 view .LVU139
 509 0034 40F6C313 		movw	r3, #2499
 510 0038 C360     		str	r3, [r0, #12]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 511              		.loc 1 52 3 is_stmt 1 view .LVU140
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 512              		.loc 1 52 28 is_stmt 0 view .LVU141
 513 003a 0461     		str	r4, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 514              		.loc 1 53 3 is_stmt 1 view .LVU142
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 515              		.loc 1 53 32 is_stmt 0 view .LVU143
 516 003c 4461     		str	r4, [r0, #20]
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 517              		.loc 1 54 3 is_stmt 1 view .LVU144
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 518              		.loc 1 54 32 is_stmt 0 view .LVU145
 519 003e 8461     		str	r4, [r0, #24]
  55:Core/Src/tim.c ****   {
 520              		.loc 1 55 3 is_stmt 1 view .LVU146
  55:Core/Src/tim.c ****   {
 521              		.loc 1 55 7 is_stmt 0 view .LVU147
 522 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 523              	.LVL24:
  55:Core/Src/tim.c ****   {
 524              		.loc 1 55 6 view .LVU148
 525 0044 0028     		cmp	r0, #0
 526 0046 4BD1     		bne	.L40
 527              	.L30:
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 528              		.loc 1 59 3 is_stmt 1 view .LVU149
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 529              		.loc 1 59 34 is_stmt 0 view .LVU150
 530 0048 4FF48053 		mov	r3, #4096
 531 004c 1293     		str	r3, [sp, #72]
  60:Core/Src/tim.c ****   {
 532              		.loc 1 60 3 is_stmt 1 view .LVU151
  60:Core/Src/tim.c ****   {
 533              		.loc 1 60 7 is_stmt 0 view .LVU152
 534 004e 12A9     		add	r1, sp, #72
 535 0050 3148     		ldr	r0, .L49
 536 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 537              	.LVL25:
  60:Core/Src/tim.c ****   {
 538              		.loc 1 60 6 view .LVU153
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 19


 539 0056 0028     		cmp	r0, #0
 540 0058 45D1     		bne	.L41
 541              	.L31:
  64:Core/Src/tim.c ****   {
 542              		.loc 1 64 3 is_stmt 1 view .LVU154
  64:Core/Src/tim.c ****   {
 543              		.loc 1 64 7 is_stmt 0 view .LVU155
 544 005a 2F48     		ldr	r0, .L49
 545 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 546              	.LVL26:
  64:Core/Src/tim.c ****   {
 547              		.loc 1 64 6 view .LVU156
 548 0060 0028     		cmp	r0, #0
 549 0062 43D1     		bne	.L42
 550              	.L32:
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 551              		.loc 1 68 3 is_stmt 1 view .LVU157
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 552              		.loc 1 68 37 is_stmt 0 view .LVU158
 553 0064 0023     		movs	r3, #0
 554 0066 1093     		str	r3, [sp, #64]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 555              		.loc 1 69 3 is_stmt 1 view .LVU159
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 556              		.loc 1 69 33 is_stmt 0 view .LVU160
 557 0068 1193     		str	r3, [sp, #68]
  70:Core/Src/tim.c ****   {
 558              		.loc 1 70 3 is_stmt 1 view .LVU161
  70:Core/Src/tim.c ****   {
 559              		.loc 1 70 7 is_stmt 0 view .LVU162
 560 006a 10A9     		add	r1, sp, #64
 561 006c 2A48     		ldr	r0, .L49
 562 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 563              	.LVL27:
  70:Core/Src/tim.c ****   {
 564              		.loc 1 70 6 view .LVU163
 565 0072 0028     		cmp	r0, #0
 566 0074 3DD1     		bne	.L43
 567              	.L33:
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 568              		.loc 1 74 3 is_stmt 1 view .LVU164
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 569              		.loc 1 74 20 is_stmt 0 view .LVU165
 570 0076 6023     		movs	r3, #96
 571 0078 0993     		str	r3, [sp, #36]
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 572              		.loc 1 75 3 is_stmt 1 view .LVU166
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 573              		.loc 1 75 19 is_stmt 0 view .LVU167
 574 007a 0022     		movs	r2, #0
 575 007c 0A92     		str	r2, [sp, #40]
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 576              		.loc 1 76 3 is_stmt 1 view .LVU168
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 577              		.loc 1 76 24 is_stmt 0 view .LVU169
 578 007e 0B92     		str	r2, [sp, #44]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 20


 579              		.loc 1 77 3 is_stmt 1 view .LVU170
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 580              		.loc 1 77 25 is_stmt 0 view .LVU171
 581 0080 0C92     		str	r2, [sp, #48]
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 582              		.loc 1 78 3 is_stmt 1 view .LVU172
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 583              		.loc 1 78 24 is_stmt 0 view .LVU173
 584 0082 0D92     		str	r2, [sp, #52]
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 585              		.loc 1 79 3 is_stmt 1 view .LVU174
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 586              		.loc 1 79 25 is_stmt 0 view .LVU175
 587 0084 0E92     		str	r2, [sp, #56]
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 588              		.loc 1 80 3 is_stmt 1 view .LVU176
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 589              		.loc 1 80 26 is_stmt 0 view .LVU177
 590 0086 0F92     		str	r2, [sp, #60]
  81:Core/Src/tim.c ****   {
 591              		.loc 1 81 3 is_stmt 1 view .LVU178
  81:Core/Src/tim.c ****   {
 592              		.loc 1 81 7 is_stmt 0 view .LVU179
 593 0088 09A9     		add	r1, sp, #36
 594 008a 2348     		ldr	r0, .L49
 595 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 596              	.LVL28:
  81:Core/Src/tim.c ****   {
 597              		.loc 1 81 6 view .LVU180
 598 0090 0028     		cmp	r0, #0
 599 0092 31D1     		bne	.L44
 600              	.L34:
  85:Core/Src/tim.c ****   {
 601              		.loc 1 85 3 is_stmt 1 view .LVU181
  85:Core/Src/tim.c ****   {
 602              		.loc 1 85 7 is_stmt 0 view .LVU182
 603 0094 0422     		movs	r2, #4
 604 0096 09A9     		add	r1, sp, #36
 605 0098 1F48     		ldr	r0, .L49
 606 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 607              	.LVL29:
  85:Core/Src/tim.c ****   {
 608              		.loc 1 85 6 view .LVU183
 609 009e 70BB     		cbnz	r0, .L45
 610              	.L35:
  89:Core/Src/tim.c ****   {
 611              		.loc 1 89 3 is_stmt 1 view .LVU184
  89:Core/Src/tim.c ****   {
 612              		.loc 1 89 7 is_stmt 0 view .LVU185
 613 00a0 0822     		movs	r2, #8
 614 00a2 09A9     		add	r1, sp, #36
 615 00a4 1C48     		ldr	r0, .L49
 616 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 617              	.LVL30:
  89:Core/Src/tim.c ****   {
 618              		.loc 1 89 6 view .LVU186
 619 00aa 58BB     		cbnz	r0, .L46
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 21


 620              	.L36:
  93:Core/Src/tim.c ****   {
 621              		.loc 1 93 3 is_stmt 1 view .LVU187
  93:Core/Src/tim.c ****   {
 622              		.loc 1 93 7 is_stmt 0 view .LVU188
 623 00ac 0C22     		movs	r2, #12
 624 00ae 09A9     		add	r1, sp, #36
 625 00b0 1948     		ldr	r0, .L49
 626 00b2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 627              	.LVL31:
  93:Core/Src/tim.c ****   {
 628              		.loc 1 93 6 view .LVU189
 629 00b6 40BB     		cbnz	r0, .L47
 630              	.L37:
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 631              		.loc 1 97 3 is_stmt 1 view .LVU190
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 632              		.loc 1 97 40 is_stmt 0 view .LVU191
 633 00b8 0023     		movs	r3, #0
 634 00ba 0193     		str	r3, [sp, #4]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 635              		.loc 1 98 3 is_stmt 1 view .LVU192
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 636              		.loc 1 98 41 is_stmt 0 view .LVU193
 637 00bc 0293     		str	r3, [sp, #8]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 638              		.loc 1 99 3 is_stmt 1 view .LVU194
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 639              		.loc 1 99 34 is_stmt 0 view .LVU195
 640 00be 0393     		str	r3, [sp, #12]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 641              		.loc 1 100 3 is_stmt 1 view .LVU196
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 642              		.loc 1 100 33 is_stmt 0 view .LVU197
 643 00c0 0493     		str	r3, [sp, #16]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 644              		.loc 1 101 3 is_stmt 1 view .LVU198
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 645              		.loc 1 101 35 is_stmt 0 view .LVU199
 646 00c2 0593     		str	r3, [sp, #20]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 647              		.loc 1 102 3 is_stmt 1 view .LVU200
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 648              		.loc 1 102 38 is_stmt 0 view .LVU201
 649 00c4 4FF40052 		mov	r2, #8192
 650 00c8 0692     		str	r2, [sp, #24]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 651              		.loc 1 103 3 is_stmt 1 view .LVU202
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 652              		.loc 1 103 40 is_stmt 0 view .LVU203
 653 00ca 0893     		str	r3, [sp, #32]
 104:Core/Src/tim.c ****   {
 654              		.loc 1 104 3 is_stmt 1 view .LVU204
 104:Core/Src/tim.c ****   {
 655              		.loc 1 104 7 is_stmt 0 view .LVU205
 656 00cc 01A9     		add	r1, sp, #4
 657 00ce 1248     		ldr	r0, .L49
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 22


 658 00d0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 659              	.LVL32:
 104:Core/Src/tim.c ****   {
 660              		.loc 1 104 6 view .LVU206
 661 00d4 E0B9     		cbnz	r0, .L48
 662              	.L38:
 111:Core/Src/tim.c **** 
 663              		.loc 1 111 3 is_stmt 1 view .LVU207
 664 00d6 1048     		ldr	r0, .L49
 665 00d8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 666              	.LVL33:
 113:Core/Src/tim.c **** /* TIM2 init function */
 667              		.loc 1 113 1 is_stmt 0 view .LVU208
 668 00dc 16B0     		add	sp, sp, #88
 669              	.LCFI11:
 670              		.cfi_remember_state
 671              		.cfi_def_cfa_offset 8
 672              		@ sp needed
 673 00de 10BD     		pop	{r4, pc}
 674              	.L40:
 675              	.LCFI12:
 676              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 677              		.loc 1 57 5 is_stmt 1 view .LVU209
 678 00e0 FFF7FEFF 		bl	Error_Handler
 679              	.LVL34:
 680 00e4 B0E7     		b	.L30
 681              	.L41:
  62:Core/Src/tim.c ****   }
 682              		.loc 1 62 5 view .LVU210
 683 00e6 FFF7FEFF 		bl	Error_Handler
 684              	.LVL35:
 685 00ea B6E7     		b	.L31
 686              	.L42:
  66:Core/Src/tim.c ****   }
 687              		.loc 1 66 5 view .LVU211
 688 00ec FFF7FEFF 		bl	Error_Handler
 689              	.LVL36:
 690 00f0 B8E7     		b	.L32
 691              	.L43:
  72:Core/Src/tim.c ****   }
 692              		.loc 1 72 5 view .LVU212
 693 00f2 FFF7FEFF 		bl	Error_Handler
 694              	.LVL37:
 695 00f6 BEE7     		b	.L33
 696              	.L44:
  83:Core/Src/tim.c ****   }
 697              		.loc 1 83 5 view .LVU213
 698 00f8 FFF7FEFF 		bl	Error_Handler
 699              	.LVL38:
 700 00fc CAE7     		b	.L34
 701              	.L45:
  87:Core/Src/tim.c ****   }
 702              		.loc 1 87 5 view .LVU214
 703 00fe FFF7FEFF 		bl	Error_Handler
 704              	.LVL39:
 705 0102 CDE7     		b	.L35
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 23


 706              	.L46:
  91:Core/Src/tim.c ****   }
 707              		.loc 1 91 5 view .LVU215
 708 0104 FFF7FEFF 		bl	Error_Handler
 709              	.LVL40:
 710 0108 D0E7     		b	.L36
 711              	.L47:
  95:Core/Src/tim.c ****   }
 712              		.loc 1 95 5 view .LVU216
 713 010a FFF7FEFF 		bl	Error_Handler
 714              	.LVL41:
 715 010e D3E7     		b	.L37
 716              	.L48:
 106:Core/Src/tim.c ****   }
 717              		.loc 1 106 5 view .LVU217
 718 0110 FFF7FEFF 		bl	Error_Handler
 719              	.LVL42:
 720 0114 DFE7     		b	.L38
 721              	.L50:
 722 0116 00BF     		.align	2
 723              	.L49:
 724 0118 00000000 		.word	htim1
 725 011c 00000140 		.word	1073807360
 726              		.cfi_endproc
 727              	.LFE239:
 729              		.section	.text.MX_TIM2_Init,"ax",%progbits
 730              		.align	1
 731              		.global	MX_TIM2_Init
 732              		.syntax unified
 733              		.thumb
 734              		.thumb_func
 736              	MX_TIM2_Init:
 737              	.LFB240:
 116:Core/Src/tim.c **** 
 738              		.loc 1 116 1 view -0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 56
 741              		@ frame_needed = 0, uses_anonymous_args = 0
 742 0000 00B5     		push	{lr}
 743              	.LCFI13:
 744              		.cfi_def_cfa_offset 4
 745              		.cfi_offset 14, -4
 746 0002 8FB0     		sub	sp, sp, #60
 747              	.LCFI14:
 748              		.cfi_def_cfa_offset 64
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 749              		.loc 1 122 3 view .LVU219
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 750              		.loc 1 122 26 is_stmt 0 view .LVU220
 751 0004 0023     		movs	r3, #0
 752 0006 0A93     		str	r3, [sp, #40]
 753 0008 0B93     		str	r3, [sp, #44]
 754 000a 0C93     		str	r3, [sp, #48]
 755 000c 0D93     		str	r3, [sp, #52]
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 756              		.loc 1 123 3 is_stmt 1 view .LVU221
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 24


 757              		.loc 1 123 27 is_stmt 0 view .LVU222
 758 000e 0893     		str	r3, [sp, #32]
 759 0010 0993     		str	r3, [sp, #36]
 124:Core/Src/tim.c **** 
 760              		.loc 1 124 3 is_stmt 1 view .LVU223
 124:Core/Src/tim.c **** 
 761              		.loc 1 124 22 is_stmt 0 view .LVU224
 762 0012 0193     		str	r3, [sp, #4]
 763 0014 0293     		str	r3, [sp, #8]
 764 0016 0393     		str	r3, [sp, #12]
 765 0018 0493     		str	r3, [sp, #16]
 766 001a 0593     		str	r3, [sp, #20]
 767 001c 0693     		str	r3, [sp, #24]
 768 001e 0793     		str	r3, [sp, #28]
 129:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 769              		.loc 1 129 3 is_stmt 1 view .LVU225
 129:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 770              		.loc 1 129 18 is_stmt 0 view .LVU226
 771 0020 2648     		ldr	r0, .L65
 772 0022 4FF08042 		mov	r2, #1073741824
 773 0026 0260     		str	r2, [r0]
 130:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 774              		.loc 1 130 3 is_stmt 1 view .LVU227
 130:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 775              		.loc 1 130 24 is_stmt 0 view .LVU228
 776 0028 0922     		movs	r2, #9
 777 002a 4260     		str	r2, [r0, #4]
 131:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 778              		.loc 1 131 3 is_stmt 1 view .LVU229
 131:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 779              		.loc 1 131 26 is_stmt 0 view .LVU230
 780 002c 8360     		str	r3, [r0, #8]
 132:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 781              		.loc 1 132 3 is_stmt 1 view .LVU231
 132:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 782              		.loc 1 132 21 is_stmt 0 view .LVU232
 783 002e 42F20F72 		movw	r2, #9999
 784 0032 C260     		str	r2, [r0, #12]
 133:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 785              		.loc 1 133 3 is_stmt 1 view .LVU233
 133:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 786              		.loc 1 133 28 is_stmt 0 view .LVU234
 787 0034 0361     		str	r3, [r0, #16]
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 788              		.loc 1 134 3 is_stmt 1 view .LVU235
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 789              		.loc 1 134 32 is_stmt 0 view .LVU236
 790 0036 8361     		str	r3, [r0, #24]
 135:Core/Src/tim.c ****   {
 791              		.loc 1 135 3 is_stmt 1 view .LVU237
 135:Core/Src/tim.c ****   {
 792              		.loc 1 135 7 is_stmt 0 view .LVU238
 793 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 794              	.LVL43:
 135:Core/Src/tim.c ****   {
 795              		.loc 1 135 6 view .LVU239
 796 003c 60BB     		cbnz	r0, .L59
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 25


 797              	.L52:
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 798              		.loc 1 139 3 is_stmt 1 view .LVU240
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 799              		.loc 1 139 34 is_stmt 0 view .LVU241
 800 003e 4FF48053 		mov	r3, #4096
 801 0042 0A93     		str	r3, [sp, #40]
 140:Core/Src/tim.c ****   {
 802              		.loc 1 140 3 is_stmt 1 view .LVU242
 140:Core/Src/tim.c ****   {
 803              		.loc 1 140 7 is_stmt 0 view .LVU243
 804 0044 0AA9     		add	r1, sp, #40
 805 0046 1D48     		ldr	r0, .L65
 806 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 807              	.LVL44:
 140:Core/Src/tim.c ****   {
 808              		.loc 1 140 6 view .LVU244
 809 004c 38BB     		cbnz	r0, .L60
 810              	.L53:
 144:Core/Src/tim.c ****   {
 811              		.loc 1 144 3 is_stmt 1 view .LVU245
 144:Core/Src/tim.c ****   {
 812              		.loc 1 144 7 is_stmt 0 view .LVU246
 813 004e 1B48     		ldr	r0, .L65
 814 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 815              	.LVL45:
 144:Core/Src/tim.c ****   {
 816              		.loc 1 144 6 view .LVU247
 817 0054 30BB     		cbnz	r0, .L61
 818              	.L54:
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 819              		.loc 1 148 3 is_stmt 1 view .LVU248
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 820              		.loc 1 148 37 is_stmt 0 view .LVU249
 821 0056 0023     		movs	r3, #0
 822 0058 0893     		str	r3, [sp, #32]
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 823              		.loc 1 149 3 is_stmt 1 view .LVU250
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 824              		.loc 1 149 33 is_stmt 0 view .LVU251
 825 005a 0993     		str	r3, [sp, #36]
 150:Core/Src/tim.c ****   {
 826              		.loc 1 150 3 is_stmt 1 view .LVU252
 150:Core/Src/tim.c ****   {
 827              		.loc 1 150 7 is_stmt 0 view .LVU253
 828 005c 08A9     		add	r1, sp, #32
 829 005e 1748     		ldr	r0, .L65
 830 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 831              	.LVL46:
 150:Core/Src/tim.c ****   {
 832              		.loc 1 150 6 view .LVU254
 833 0064 08BB     		cbnz	r0, .L62
 834              	.L55:
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 835              		.loc 1 154 3 is_stmt 1 view .LVU255
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 836              		.loc 1 154 20 is_stmt 0 view .LVU256
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 26


 837 0066 6023     		movs	r3, #96
 838 0068 0193     		str	r3, [sp, #4]
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 839              		.loc 1 155 3 is_stmt 1 view .LVU257
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 840              		.loc 1 155 19 is_stmt 0 view .LVU258
 841 006a 0023     		movs	r3, #0
 842 006c 0293     		str	r3, [sp, #8]
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 843              		.loc 1 156 3 is_stmt 1 view .LVU259
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 844              		.loc 1 156 24 is_stmt 0 view .LVU260
 845 006e 0393     		str	r3, [sp, #12]
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 846              		.loc 1 157 3 is_stmt 1 view .LVU261
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 847              		.loc 1 157 24 is_stmt 0 view .LVU262
 848 0070 0593     		str	r3, [sp, #20]
 158:Core/Src/tim.c ****   {
 849              		.loc 1 158 3 is_stmt 1 view .LVU263
 158:Core/Src/tim.c ****   {
 850              		.loc 1 158 7 is_stmt 0 view .LVU264
 851 0072 0422     		movs	r2, #4
 852 0074 0DEB0201 		add	r1, sp, r2
 853 0078 1048     		ldr	r0, .L65
 854 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 855              	.LVL47:
 158:Core/Src/tim.c ****   {
 856              		.loc 1 158 6 view .LVU265
 857 007e B8B9     		cbnz	r0, .L63
 858              	.L56:
 162:Core/Src/tim.c ****   {
 859              		.loc 1 162 3 is_stmt 1 view .LVU266
 162:Core/Src/tim.c ****   {
 860              		.loc 1 162 7 is_stmt 0 view .LVU267
 861 0080 0822     		movs	r2, #8
 862 0082 01A9     		add	r1, sp, #4
 863 0084 0D48     		ldr	r0, .L65
 864 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 865              	.LVL48:
 162:Core/Src/tim.c ****   {
 866              		.loc 1 162 6 view .LVU268
 867 008a A0B9     		cbnz	r0, .L64
 868              	.L57:
 169:Core/Src/tim.c **** 
 869              		.loc 1 169 3 is_stmt 1 view .LVU269
 870 008c 0B48     		ldr	r0, .L65
 871 008e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 872              	.LVL49:
 171:Core/Src/tim.c **** /* TIM3 init function */
 873              		.loc 1 171 1 is_stmt 0 view .LVU270
 874 0092 0FB0     		add	sp, sp, #60
 875              	.LCFI15:
 876              		.cfi_remember_state
 877              		.cfi_def_cfa_offset 4
 878              		@ sp needed
 879 0094 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 27


 880              	.L59:
 881              	.LCFI16:
 882              		.cfi_restore_state
 137:Core/Src/tim.c ****   }
 883              		.loc 1 137 5 is_stmt 1 view .LVU271
 884 0098 FFF7FEFF 		bl	Error_Handler
 885              	.LVL50:
 886 009c CFE7     		b	.L52
 887              	.L60:
 142:Core/Src/tim.c ****   }
 888              		.loc 1 142 5 view .LVU272
 889 009e FFF7FEFF 		bl	Error_Handler
 890              	.LVL51:
 891 00a2 D4E7     		b	.L53
 892              	.L61:
 146:Core/Src/tim.c ****   }
 893              		.loc 1 146 5 view .LVU273
 894 00a4 FFF7FEFF 		bl	Error_Handler
 895              	.LVL52:
 896 00a8 D5E7     		b	.L54
 897              	.L62:
 152:Core/Src/tim.c ****   }
 898              		.loc 1 152 5 view .LVU274
 899 00aa FFF7FEFF 		bl	Error_Handler
 900              	.LVL53:
 901 00ae DAE7     		b	.L55
 902              	.L63:
 160:Core/Src/tim.c ****   }
 903              		.loc 1 160 5 view .LVU275
 904 00b0 FFF7FEFF 		bl	Error_Handler
 905              	.LVL54:
 906 00b4 E4E7     		b	.L56
 907              	.L64:
 164:Core/Src/tim.c ****   }
 908              		.loc 1 164 5 view .LVU276
 909 00b6 FFF7FEFF 		bl	Error_Handler
 910              	.LVL55:
 911 00ba E7E7     		b	.L57
 912              	.L66:
 913              		.align	2
 914              	.L65:
 915 00bc 00000000 		.word	htim2
 916              		.cfi_endproc
 917              	.LFE240:
 919              		.section	.text.MX_TIM3_Init,"ax",%progbits
 920              		.align	1
 921              		.global	MX_TIM3_Init
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 926              	MX_TIM3_Init:
 927              	.LFB241:
 174:Core/Src/tim.c **** 
 928              		.loc 1 174 1 view -0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 56
 931              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 28


 932 0000 00B5     		push	{lr}
 933              	.LCFI17:
 934              		.cfi_def_cfa_offset 4
 935              		.cfi_offset 14, -4
 936 0002 8FB0     		sub	sp, sp, #60
 937              	.LCFI18:
 938              		.cfi_def_cfa_offset 64
 180:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 939              		.loc 1 180 3 view .LVU278
 180:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 940              		.loc 1 180 26 is_stmt 0 view .LVU279
 941 0004 0023     		movs	r3, #0
 942 0006 0A93     		str	r3, [sp, #40]
 943 0008 0B93     		str	r3, [sp, #44]
 944 000a 0C93     		str	r3, [sp, #48]
 945 000c 0D93     		str	r3, [sp, #52]
 181:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 946              		.loc 1 181 3 is_stmt 1 view .LVU280
 181:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 947              		.loc 1 181 27 is_stmt 0 view .LVU281
 948 000e 0893     		str	r3, [sp, #32]
 949 0010 0993     		str	r3, [sp, #36]
 182:Core/Src/tim.c **** 
 950              		.loc 1 182 3 is_stmt 1 view .LVU282
 182:Core/Src/tim.c **** 
 951              		.loc 1 182 22 is_stmt 0 view .LVU283
 952 0012 0193     		str	r3, [sp, #4]
 953 0014 0293     		str	r3, [sp, #8]
 954 0016 0393     		str	r3, [sp, #12]
 955 0018 0493     		str	r3, [sp, #16]
 956 001a 0593     		str	r3, [sp, #20]
 957 001c 0693     		str	r3, [sp, #24]
 958 001e 0793     		str	r3, [sp, #28]
 187:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 959              		.loc 1 187 3 is_stmt 1 view .LVU284
 187:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 960              		.loc 1 187 18 is_stmt 0 view .LVU285
 961 0020 2548     		ldr	r0, .L81
 962 0022 264A     		ldr	r2, .L81+4
 963 0024 0260     		str	r2, [r0]
 188:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 964              		.loc 1 188 3 is_stmt 1 view .LVU286
 188:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 965              		.loc 1 188 24 is_stmt 0 view .LVU287
 966 0026 4360     		str	r3, [r0, #4]
 189:Core/Src/tim.c ****   htim3.Init.Period = 999;
 967              		.loc 1 189 3 is_stmt 1 view .LVU288
 189:Core/Src/tim.c ****   htim3.Init.Period = 999;
 968              		.loc 1 189 26 is_stmt 0 view .LVU289
 969 0028 8360     		str	r3, [r0, #8]
 190:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 970              		.loc 1 190 3 is_stmt 1 view .LVU290
 190:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 971              		.loc 1 190 21 is_stmt 0 view .LVU291
 972 002a 40F2E732 		movw	r2, #999
 973 002e C260     		str	r2, [r0, #12]
 191:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 29


 974              		.loc 1 191 3 is_stmt 1 view .LVU292
 191:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 975              		.loc 1 191 28 is_stmt 0 view .LVU293
 976 0030 0361     		str	r3, [r0, #16]
 192:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 977              		.loc 1 192 3 is_stmt 1 view .LVU294
 192:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 978              		.loc 1 192 32 is_stmt 0 view .LVU295
 979 0032 8361     		str	r3, [r0, #24]
 193:Core/Src/tim.c ****   {
 980              		.loc 1 193 3 is_stmt 1 view .LVU296
 193:Core/Src/tim.c ****   {
 981              		.loc 1 193 7 is_stmt 0 view .LVU297
 982 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 983              	.LVL56:
 193:Core/Src/tim.c ****   {
 984              		.loc 1 193 6 view .LVU298
 985 0038 58BB     		cbnz	r0, .L75
 986              	.L68:
 197:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 987              		.loc 1 197 3 is_stmt 1 view .LVU299
 197:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 988              		.loc 1 197 34 is_stmt 0 view .LVU300
 989 003a 4FF48053 		mov	r3, #4096
 990 003e 0A93     		str	r3, [sp, #40]
 198:Core/Src/tim.c ****   {
 991              		.loc 1 198 3 is_stmt 1 view .LVU301
 198:Core/Src/tim.c ****   {
 992              		.loc 1 198 7 is_stmt 0 view .LVU302
 993 0040 0AA9     		add	r1, sp, #40
 994 0042 1D48     		ldr	r0, .L81
 995 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 996              	.LVL57:
 198:Core/Src/tim.c ****   {
 997              		.loc 1 198 6 view .LVU303
 998 0048 30BB     		cbnz	r0, .L76
 999              	.L69:
 202:Core/Src/tim.c ****   {
 1000              		.loc 1 202 3 is_stmt 1 view .LVU304
 202:Core/Src/tim.c ****   {
 1001              		.loc 1 202 7 is_stmt 0 view .LVU305
 1002 004a 1B48     		ldr	r0, .L81
 1003 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1004              	.LVL58:
 202:Core/Src/tim.c ****   {
 1005              		.loc 1 202 6 view .LVU306
 1006 0050 28BB     		cbnz	r0, .L77
 1007              	.L70:
 206:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1008              		.loc 1 206 3 is_stmt 1 view .LVU307
 206:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1009              		.loc 1 206 37 is_stmt 0 view .LVU308
 1010 0052 0023     		movs	r3, #0
 1011 0054 0893     		str	r3, [sp, #32]
 207:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1012              		.loc 1 207 3 is_stmt 1 view .LVU309
 207:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 30


 1013              		.loc 1 207 33 is_stmt 0 view .LVU310
 1014 0056 0993     		str	r3, [sp, #36]
 208:Core/Src/tim.c ****   {
 1015              		.loc 1 208 3 is_stmt 1 view .LVU311
 208:Core/Src/tim.c ****   {
 1016              		.loc 1 208 7 is_stmt 0 view .LVU312
 1017 0058 08A9     		add	r1, sp, #32
 1018 005a 1748     		ldr	r0, .L81
 1019 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1020              	.LVL59:
 208:Core/Src/tim.c ****   {
 1021              		.loc 1 208 6 view .LVU313
 1022 0060 00BB     		cbnz	r0, .L78
 1023              	.L71:
 212:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1024              		.loc 1 212 3 is_stmt 1 view .LVU314
 212:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1025              		.loc 1 212 20 is_stmt 0 view .LVU315
 1026 0062 6023     		movs	r3, #96
 1027 0064 0193     		str	r3, [sp, #4]
 213:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1028              		.loc 1 213 3 is_stmt 1 view .LVU316
 213:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1029              		.loc 1 213 19 is_stmt 0 view .LVU317
 1030 0066 0023     		movs	r3, #0
 1031 0068 0293     		str	r3, [sp, #8]
 214:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1032              		.loc 1 214 3 is_stmt 1 view .LVU318
 214:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1033              		.loc 1 214 24 is_stmt 0 view .LVU319
 1034 006a 0393     		str	r3, [sp, #12]
 215:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1035              		.loc 1 215 3 is_stmt 1 view .LVU320
 215:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1036              		.loc 1 215 24 is_stmt 0 view .LVU321
 1037 006c 0593     		str	r3, [sp, #20]
 216:Core/Src/tim.c ****   {
 1038              		.loc 1 216 3 is_stmt 1 view .LVU322
 216:Core/Src/tim.c ****   {
 1039              		.loc 1 216 7 is_stmt 0 view .LVU323
 1040 006e 0822     		movs	r2, #8
 1041 0070 01A9     		add	r1, sp, #4
 1042 0072 1148     		ldr	r0, .L81
 1043 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1044              	.LVL60:
 216:Core/Src/tim.c ****   {
 1045              		.loc 1 216 6 view .LVU324
 1046 0078 B8B9     		cbnz	r0, .L79
 1047              	.L72:
 220:Core/Src/tim.c ****   {
 1048              		.loc 1 220 3 is_stmt 1 view .LVU325
 220:Core/Src/tim.c ****   {
 1049              		.loc 1 220 7 is_stmt 0 view .LVU326
 1050 007a 0C22     		movs	r2, #12
 1051 007c 01A9     		add	r1, sp, #4
 1052 007e 0E48     		ldr	r0, .L81
 1053 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 31


 1054              	.LVL61:
 220:Core/Src/tim.c ****   {
 1055              		.loc 1 220 6 view .LVU327
 1056 0084 A0B9     		cbnz	r0, .L80
 1057              	.L73:
 227:Core/Src/tim.c **** 
 1058              		.loc 1 227 3 is_stmt 1 view .LVU328
 1059 0086 0C48     		ldr	r0, .L81
 1060 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1061              	.LVL62:
 229:Core/Src/tim.c **** /* TIM10 init function */
 1062              		.loc 1 229 1 is_stmt 0 view .LVU329
 1063 008c 0FB0     		add	sp, sp, #60
 1064              	.LCFI19:
 1065              		.cfi_remember_state
 1066              		.cfi_def_cfa_offset 4
 1067              		@ sp needed
 1068 008e 5DF804FB 		ldr	pc, [sp], #4
 1069              	.L75:
 1070              	.LCFI20:
 1071              		.cfi_restore_state
 195:Core/Src/tim.c ****   }
 1072              		.loc 1 195 5 is_stmt 1 view .LVU330
 1073 0092 FFF7FEFF 		bl	Error_Handler
 1074              	.LVL63:
 1075 0096 D0E7     		b	.L68
 1076              	.L76:
 200:Core/Src/tim.c ****   }
 1077              		.loc 1 200 5 view .LVU331
 1078 0098 FFF7FEFF 		bl	Error_Handler
 1079              	.LVL64:
 1080 009c D5E7     		b	.L69
 1081              	.L77:
 204:Core/Src/tim.c ****   }
 1082              		.loc 1 204 5 view .LVU332
 1083 009e FFF7FEFF 		bl	Error_Handler
 1084              	.LVL65:
 1085 00a2 D6E7     		b	.L70
 1086              	.L78:
 210:Core/Src/tim.c ****   }
 1087              		.loc 1 210 5 view .LVU333
 1088 00a4 FFF7FEFF 		bl	Error_Handler
 1089              	.LVL66:
 1090 00a8 DBE7     		b	.L71
 1091              	.L79:
 218:Core/Src/tim.c ****   }
 1092              		.loc 1 218 5 view .LVU334
 1093 00aa FFF7FEFF 		bl	Error_Handler
 1094              	.LVL67:
 1095 00ae E4E7     		b	.L72
 1096              	.L80:
 222:Core/Src/tim.c ****   }
 1097              		.loc 1 222 5 view .LVU335
 1098 00b0 FFF7FEFF 		bl	Error_Handler
 1099              	.LVL68:
 1100 00b4 E7E7     		b	.L73
 1101              	.L82:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 32


 1102 00b6 00BF     		.align	2
 1103              	.L81:
 1104 00b8 00000000 		.word	htim3
 1105 00bc 00040040 		.word	1073742848
 1106              		.cfi_endproc
 1107              	.LFE241:
 1109              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1110              		.align	1
 1111              		.global	HAL_TIM_Base_MspDeInit
 1112              		.syntax unified
 1113              		.thumb
 1114              		.thumb_func
 1116              	HAL_TIM_Base_MspDeInit:
 1117              	.LVL69:
 1118              	.LFB245:
 386:Core/Src/tim.c **** 
 387:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 388:Core/Src/tim.c **** {
 1119              		.loc 1 388 1 view -0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123              		@ link register save eliminated.
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1124              		.loc 1 390 3 view .LVU337
 1125              		.loc 1 390 20 is_stmt 0 view .LVU338
 1126 0000 0368     		ldr	r3, [r0]
 1127              		.loc 1 390 5 view .LVU339
 1128 0002 144A     		ldr	r2, .L92
 1129 0004 9342     		cmp	r3, r2
 1130 0006 09D0     		beq	.L88
 391:Core/Src/tim.c ****   {
 392:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 393:Core/Src/tim.c **** 
 394:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 395:Core/Src/tim.c ****     /* Peripheral clock disable */
 396:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 397:Core/Src/tim.c **** 
 398:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 399:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_UP_TIM10_IRQn disable */
 400:Core/Src/tim.c ****     /**
 401:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 402:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 403:Core/Src/tim.c ****     */
 404:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 405:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_UP_TIM10_IRQn disable */
 406:Core/Src/tim.c **** 
 407:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 410:Core/Src/tim.c ****   }
 411:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1131              		.loc 1 411 8 is_stmt 1 view .LVU340
 1132              		.loc 1 411 10 is_stmt 0 view .LVU341
 1133 0008 B3F1804F 		cmp	r3, #1073741824
 1134 000c 0DD0     		beq	.L89
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 33


 412:Core/Src/tim.c ****   {
 413:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 414:Core/Src/tim.c **** 
 415:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 416:Core/Src/tim.c ****     /* Peripheral clock disable */
 417:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 418:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 419:Core/Src/tim.c **** 
 420:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 421:Core/Src/tim.c ****   }
 422:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 1135              		.loc 1 422 8 is_stmt 1 view .LVU342
 1136              		.loc 1 422 10 is_stmt 0 view .LVU343
 1137 000e 124A     		ldr	r2, .L92+4
 1138 0010 9342     		cmp	r3, r2
 1139 0012 10D0     		beq	.L90
 423:Core/Src/tim.c ****   {
 424:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 425:Core/Src/tim.c **** 
 426:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 427:Core/Src/tim.c ****     /* Peripheral clock disable */
 428:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 429:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 430:Core/Src/tim.c **** 
 431:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 432:Core/Src/tim.c ****   }
 433:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 1140              		.loc 1 433 8 is_stmt 1 view .LVU344
 1141              		.loc 1 433 10 is_stmt 0 view .LVU345
 1142 0014 114A     		ldr	r2, .L92+8
 1143 0016 9342     		cmp	r3, r2
 1144 0018 14D0     		beq	.L91
 1145              	.L83:
 434:Core/Src/tim.c ****   {
 435:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 436:Core/Src/tim.c **** 
 437:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 438:Core/Src/tim.c ****     /* Peripheral clock disable */
 439:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 440:Core/Src/tim.c **** 
 441:Core/Src/tim.c ****     /* TIM10 interrupt Deinit */
 442:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10:TIM1_UP_TIM10_IRQn disable */
 443:Core/Src/tim.c ****     /**
 444:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 445:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 446:Core/Src/tim.c ****     */
 447:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 448:Core/Src/tim.c ****   /* USER CODE END TIM10:TIM1_UP_TIM10_IRQn disable */
 449:Core/Src/tim.c **** 
 450:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 451:Core/Src/tim.c **** 
 452:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 453:Core/Src/tim.c ****   }
 454:Core/Src/tim.c **** }
 1146              		.loc 1 454 1 view .LVU346
 1147 001a 7047     		bx	lr
 1148              	.L88:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 34


 396:Core/Src/tim.c **** 
 1149              		.loc 1 396 5 is_stmt 1 view .LVU347
 1150 001c 02F59C32 		add	r2, r2, #79872
 1151 0020 536C     		ldr	r3, [r2, #68]
 1152 0022 23F00103 		bic	r3, r3, #1
 1153 0026 5364     		str	r3, [r2, #68]
 1154 0028 7047     		bx	lr
 1155              	.L89:
 417:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1156              		.loc 1 417 5 view .LVU348
 1157 002a 0D4A     		ldr	r2, .L92+12
 1158 002c 136C     		ldr	r3, [r2, #64]
 1159 002e 23F00103 		bic	r3, r3, #1
 1160 0032 1364     		str	r3, [r2, #64]
 1161 0034 7047     		bx	lr
 1162              	.L90:
 428:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1163              		.loc 1 428 5 view .LVU349
 1164 0036 02F50D32 		add	r2, r2, #144384
 1165 003a 136C     		ldr	r3, [r2, #64]
 1166 003c 23F00203 		bic	r3, r3, #2
 1167 0040 1364     		str	r3, [r2, #64]
 1168 0042 7047     		bx	lr
 1169              	.L91:
 439:Core/Src/tim.c **** 
 1170              		.loc 1 439 5 view .LVU350
 1171 0044 02F57442 		add	r2, r2, #62464
 1172 0048 536C     		ldr	r3, [r2, #68]
 1173 004a 23F40033 		bic	r3, r3, #131072
 1174 004e 5364     		str	r3, [r2, #68]
 1175              		.loc 1 454 1 is_stmt 0 view .LVU351
 1176 0050 E3E7     		b	.L83
 1177              	.L93:
 1178 0052 00BF     		.align	2
 1179              	.L92:
 1180 0054 00000140 		.word	1073807360
 1181 0058 00040040 		.word	1073742848
 1182 005c 00440140 		.word	1073824768
 1183 0060 00380240 		.word	1073887232
 1184              		.cfi_endproc
 1185              	.LFE245:
 1187              		.global	htim10
 1188              		.section	.bss.htim10,"aw",%nobits
 1189              		.align	2
 1192              	htim10:
 1193 0000 00000000 		.space	72
 1193      00000000 
 1193      00000000 
 1193      00000000 
 1193      00000000 
 1194              		.global	htim3
 1195              		.section	.bss.htim3,"aw",%nobits
 1196              		.align	2
 1199              	htim3:
 1200 0000 00000000 		.space	72
 1200      00000000 
 1200      00000000 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 35


 1200      00000000 
 1200      00000000 
 1201              		.global	htim2
 1202              		.section	.bss.htim2,"aw",%nobits
 1203              		.align	2
 1206              	htim2:
 1207 0000 00000000 		.space	72
 1207      00000000 
 1207      00000000 
 1207      00000000 
 1207      00000000 
 1208              		.global	htim1
 1209              		.section	.bss.htim1,"aw",%nobits
 1210              		.align	2
 1213              	htim1:
 1214 0000 00000000 		.space	72
 1214      00000000 
 1214      00000000 
 1214      00000000 
 1214      00000000 
 1215              		.text
 1216              	.Letext0:
 1217              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1218              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 1219              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1220              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1221              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1222              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1223              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1224              		.file 9 "Core/Inc/tim.h"
 1225              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1226              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1227              		.file 12 "Core/Inc/main.h"
 1228              		.file 13 "<built-in>"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s 			page 36


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:21     .text.MX_TIM10_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:27     .text.MX_TIM10_Init:00000000 MX_TIM10_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:79     .text.MX_TIM10_Init:00000028 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1192   .bss.htim10:00000000 htim10
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:85     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:91     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:246    .text.HAL_TIM_Base_MspInit:000000a8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:254    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:260    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:439    .text.HAL_TIM_MspPostInit:000000b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:449    .text.MX_TIM1_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:455    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:724    .text.MX_TIM1_Init:00000118 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1213   .bss.htim1:00000000 htim1
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:730    .text.MX_TIM2_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:736    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:915    .text.MX_TIM2_Init:000000bc $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1206   .bss.htim2:00000000 htim2
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:920    .text.MX_TIM3_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:926    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1104   .text.MX_TIM3_Init:000000b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1199   .bss.htim3:00000000 htim3
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1110   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1116   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1180   .text.HAL_TIM_Base_MspDeInit:00000054 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1189   .bss.htim10:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1196   .bss.htim3:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1203   .bss.htim2:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccxy643M.s:1210   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
