Analysis & Synthesis report for DE1_SOC
Fri Jan 04 19:30:09 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SOC|SPI_SLAVE:S|state2
 11. State Machine - |DE1_SOC|SPI_SLAVE:S|state1
 12. State Machine - |DE1_SOC|SPI_MASTER:M|state2
 13. State Machine - |DE1_SOC|SPI_MASTER:M|state1
 14. State Machine - |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 15. State Machine - |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 16. State Machine - |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 17. State Machine - |DE1_SOC|soc_system:u0|HPS_Terminal:hps_terminal|state2
 18. State Machine - |DE1_SOC|soc_system:u0|HPS_Terminal:hps_terminal|state1
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Added for RAM Pass-Through Logic
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 27. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 28. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 29. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 30. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 32. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 33. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 34. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 35. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 36. Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 37. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 38. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001
 39. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 40. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 41. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002
 42. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component
 47. Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated
 48. Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p
 49. Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p
 50. Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram
 51. Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp
 52. Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp|dffpipe_id9:dffpipe5
 53. Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp
 54. Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp|dffpipe_jd9:dffpipe8
 55. Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component
 56. Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated
 57. Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p
 58. Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p
 59. Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram
 60. Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp
 61. Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp|dffpipe_id9:dffpipe5
 62. Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp
 63. Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp|dffpipe_jd9:dffpipe8
 64. Source assignments for soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0|altsyncram_1ro1:auto_generated
 65. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps
 66. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 67. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 68. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 69. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 70. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 71. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 72. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 77. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 78. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 79. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 98. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 99. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
100. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
101. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
102. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
103. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
104. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
105. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
106. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
107. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
108. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
109. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
110. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
111. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
112. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
113. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
114. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
115. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator
116. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
117. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent
118. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
119. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
120. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
123. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent
124. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
127. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent
128. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
131. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router|soc_system_mm_interconnect_0_addr_router_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router_001|soc_system_mm_interconnect_0_addr_router_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router_001|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router_002|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
137. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001
138. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
139. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
140. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
141. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
142. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
143. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
144. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
145. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
146. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
147. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
148. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
149. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
150. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
151. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
152. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
153. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
154. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
155. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001
156. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
157. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
158. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
159. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
160. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
161. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
162. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
163. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
164. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
165. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
166. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
167. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller
200. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
201. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
202. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001
203. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
204. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
205. Parameter Settings for User Entity Instance: SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component
206. Parameter Settings for User Entity Instance: SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component
207. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
208. Parameter Settings for Inferred Entity Instance: soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0
209. dcfifo Parameter Settings by Entity Instance
210. altsyncram Parameter Settings by Entity Instance
211. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"
212. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
213. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"
214. Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper:irq_mapper_001"
215. Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper:irq_mapper"
216. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
217. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
218. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
219. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
220. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
221. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
222. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
223. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
224. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
225. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
226. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
227. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode"
228. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router|soc_system_mm_interconnect_0_addr_router_default_decode:the_default_decode"
229. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
230. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
231. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent"
232. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
233. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
234. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent"
235. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
236. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
237. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
238. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
239. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent"
240. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
241. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator"
242. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
243. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
244. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs"
245. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs"
246. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs"
247. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
248. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
249. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
250. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
251. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
252. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
253. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
254. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
255. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
256. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
257. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
258. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
259. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
260. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
261. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
262. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
263. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
264. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
265. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
266. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
267. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
268. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
269. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
270. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
271. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
272. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
273. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
274. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
275. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
276. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
277. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
278. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
279. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
280. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
281. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
282. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst"
283. Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps"
284. Port Connectivity Checks: "soc_system:u0"
285. SignalTap II Logic Analyzer Settings
286. Elapsed Time Per Partition
287. Connections to In-System Debugging Instance "auto_signaltap_0"
288. Analysis & Synthesis Messages
289. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan 04 19:30:09 2019      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; DE1_SOC                                    ;
; Top-level Entity Name           ; DE1_SOC                                    ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 4427                                       ;
; Total pins                      ; 249                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 1,710,080                                  ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 1                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC            ; DE1_SOC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                 ; Library    ;
+--------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+
; soc_system/synthesis/soc_system.v                                                    ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/soc_system.v                                                    ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_reset_controller.v                            ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                          ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_reset_synchronizer.v                          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                             ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                             ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                       ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                       ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                          ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv         ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_demux.sv       ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_demux.sv       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_mux.sv         ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_mux.sv         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_demux.sv       ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_demux.sv       ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                   ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                   ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; soc_system ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                              ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                              ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv            ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv            ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv          ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv          ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                         ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                         ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                       ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                    ; soc_system ;
; soc_system/synthesis/submodules/soc_system_pio_led.v                                 ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_pio_led.v                                 ; soc_system ;
; soc_system/synthesis/submodules/HPS_Terminal.v                                       ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/HPS_Terminal.v                                       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_sysID.v                                   ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_sysID.v                                   ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps.v                                     ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_hps.v                                     ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_hps_io.v                              ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_hps_hps_io.v                              ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram.v                                          ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram.v                                          ; soc_system ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                      ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_p0.sv                                      ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; yes             ; User Verilog HDL File        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                     ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_pll.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv                      ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv                      ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv                    ; soc_system ;
; ../../../VerilogHDL/GPIPcore/SPI_with_parity/SPI_SLAVE.v                             ; yes             ; User Verilog HDL File        ; E:/GithubRepository/VerilogHDL/GPIPcore/SPI_with_parity/SPI_SLAVE.v                                                          ;            ;
; ../../../VerilogHDL/GPIPcore/SPI_with_parity/SPI_MASTER.v                            ; yes             ; User Verilog HDL File        ; E:/GithubRepository/VerilogHDL/GPIPcore/SPI_with_parity/SPI_MASTER.v                                                         ;            ;
; IPcore/FIFO/FIFO.v                                                                   ; yes             ; User Wizard-Generated File   ; E:/GithubRepository/SOC/project/DE1_SOC/IPcore/FIFO/FIFO.v                                                                   ;            ;
; de1_soc.v                                                                            ; yes             ; Auto-Found Verilog HDL File  ; E:/GithubRepository/SOC/project/DE1_SOC/de1_soc.v                                                                            ;            ;
; altddio_out.tdf                                                                      ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/altddio_out.tdf                                                               ;            ;
; aglobal131.inc                                                                       ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/aglobal131.inc                                                                ;            ;
; stratix_ddio.inc                                                                     ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/stratix_ddio.inc                                                              ;            ;
; cyclone_ddio.inc                                                                     ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/cyclone_ddio.inc                                                              ;            ;
; lpm_mux.inc                                                                          ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;            ;
; stratix_lcell.inc                                                                    ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/stratix_lcell.inc                                                             ;            ;
; db/ddio_out_uqe.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/ddio_out_uqe.tdf                                                                  ;            ;
; dcfifo.tdf                                                                           ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/dcfifo.tdf                                                                    ;            ;
; lpm_counter.inc                                                                      ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                               ;            ;
; lpm_add_sub.inc                                                                      ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                               ;            ;
; altdpram.inc                                                                         ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                  ;            ;
; a_graycounter.inc                                                                    ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/a_graycounter.inc                                                             ;            ;
; a_fefifo.inc                                                                         ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/a_fefifo.inc                                                                  ;            ;
; a_gray2bin.inc                                                                       ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                                                                ;            ;
; dffpipe.inc                                                                          ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                   ;            ;
; alt_sync_fifo.inc                                                                    ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                             ;            ;
; lpm_compare.inc                                                                      ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                               ;            ;
; altsyncram_fifo.inc                                                                  ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                           ;            ;
; db/dcfifo_17q1.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/dcfifo_17q1.tdf                                                                   ;            ;
; db/a_graycounter_eu6.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/a_graycounter_eu6.tdf                                                             ;            ;
; db/a_graycounter_acc.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/a_graycounter_acc.tdf                                                             ;            ;
; db/altsyncram_gq91.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/altsyncram_gq91.tdf                                                               ;            ;
; db/alt_synch_pipe_oc8.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/alt_synch_pipe_oc8.tdf                                                            ;            ;
; db/dffpipe_id9.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/dffpipe_id9.tdf                                                                   ;            ;
; db/alt_synch_pipe_pc8.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/alt_synch_pipe_pc8.tdf                                                            ;            ;
; db/dffpipe_jd9.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/dffpipe_jd9.tdf                                                                   ;            ;
; db/cmpr_su5.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/cmpr_su5.tdf                                                                      ;            ;
; db/mux_5r7.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/mux_5r7.tdf                                                                       ;            ;
; sld_signaltap.vhd                                                                    ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                                                             ;            ;
; sld_signaltap_impl.vhd                                                               ; yes             ; Encrypted Megafunction       ; d:/app/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                        ;            ;
; sld_ela_control.vhd                                                                  ; yes             ; Encrypted Megafunction       ; d:/app/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                                                           ;            ;
; lpm_shiftreg.tdf                                                                     ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                              ;            ;
; lpm_constant.inc                                                                     ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                                              ;            ;
; dffeea.inc                                                                           ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/dffeea.inc                                                                    ;            ;
; sld_mbpmg.vhd                                                                        ; yes             ; Encrypted Megafunction       ; d:/app/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                 ;            ;
; sld_ela_trigger_flow_mgr.vhd                                                         ; yes             ; Encrypted Megafunction       ; d:/app/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                  ;            ;
; sld_buffer_manager.vhd                                                               ; yes             ; Encrypted Megafunction       ; d:/app/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                        ;            ;
; altsyncram.tdf                                                                       ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;            ;
; stratix_ram_block.inc                                                                ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;            ;
; lpm_decode.inc                                                                       ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;            ;
; a_rdenreg.inc                                                                        ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;            ;
; altrom.inc                                                                           ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/altrom.inc                                                                    ;            ;
; altram.inc                                                                           ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/altram.inc                                                                    ;            ;
; db/altsyncram_ra84.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/altsyncram_ra84.tdf                                                               ;            ;
; altdpram.tdf                                                                         ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/altdpram.tdf                                                                  ;            ;
; memmodes.inc                                                                         ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/others/maxplus2/memmodes.inc                                                                ;            ;
; a_hdffe.inc                                                                          ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/a_hdffe.inc                                                                   ;            ;
; alt_le_rden_reg.inc                                                                  ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                           ;            ;
; altsyncram.inc                                                                       ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/altsyncram.inc                                                                ;            ;
; lpm_mux.tdf                                                                          ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                                                   ;            ;
; muxlut.inc                                                                           ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/muxlut.inc                                                                    ;            ;
; bypassff.inc                                                                         ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/bypassff.inc                                                                  ;            ;
; altshift.inc                                                                         ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/altshift.inc                                                                  ;            ;
; db/mux_hlc.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/mux_hlc.tdf                                                                       ;            ;
; lpm_decode.tdf                                                                       ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                                                                ;            ;
; declut.inc                                                                           ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/declut.inc                                                                    ;            ;
; db/decode_vnf.tdf                                                                    ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/decode_vnf.tdf                                                                    ;            ;
; lpm_counter.tdf                                                                      ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                                               ;            ;
; cmpconst.inc                                                                         ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/cmpconst.inc                                                                  ;            ;
; alt_counter_stratix.inc                                                              ; yes             ; Megafunction                 ; d:/app/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                       ;            ;
; db/cntr_5bi.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/cntr_5bi.tdf                                                                      ;            ;
; db/cmpr_g9c.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/cmpr_g9c.tdf                                                                      ;            ;
; db/cntr_a2j.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/cntr_a2j.tdf                                                                      ;            ;
; db/cntr_49i.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/cntr_49i.tdf                                                                      ;            ;
; db/cmpr_d9c.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/cmpr_d9c.tdf                                                                      ;            ;
; db/cntr_kri.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/cntr_kri.tdf                                                                      ;            ;
; db/cmpr_99c.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/cmpr_99c.tdf                                                                      ;            ;
; sld_rom_sr.vhd                                                                       ; yes             ; Encrypted Megafunction       ; d:/app/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                ;            ;
; sld_hub.vhd                                                                          ; yes             ; Encrypted Megafunction       ; d:/app/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                   ;            ;
; sld_jtag_hub.vhd                                                                     ; yes             ; Encrypted Megafunction       ; d:/app/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                              ;            ;
; db/altsyncram_1ro1.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; E:/GithubRepository/SOC/project/DE1_SOC/db/altsyncram_1ro1.tdf                                                               ;            ;
+--------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 2374            ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 1896            ;
;     -- 7 input functions                    ; 15              ;
;     -- 6 input functions                    ; 292             ;
;     -- 5 input functions                    ; 546             ;
;     -- 4 input functions                    ; 314             ;
;     -- <=3 input functions                  ; 729             ;
;                                             ;                 ;
; Dedicated logic registers                   ; 4241            ;
;                                             ;                 ;
; I/O pins                                    ; 249             ;
; I/O registers                               ; 186             ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 1710080         ;
; Total DSP Blocks                            ; 0               ;
; Total DLLs                                  ; 1               ;
; Maximum fan-out node                        ; CLOCK_50M~input ;
; Maximum fan-out                             ; 3371            ;
; Total fan-out                               ; 31943           ;
; Average fan-out                             ; 4.14            ;
+---------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SOC                                                                                                        ; 1896 (32)         ; 4241 (40)    ; 1710080           ; 0          ; 249  ; 0            ; |DE1_SOC                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |SPI_MASTER:M|                                                                                               ; 120 (78)          ; 224 (142)    ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |FIFO:BUFFER|                                                                                             ; 42 (0)            ; 82 (0)       ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |dcfifo:dcfifo_component|                                                                              ; 42 (0)            ; 82 (0)       ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                           ; work         ;
;             |dcfifo_17q1:auto_generated|                                                                        ; 42 (6)            ; 82 (28)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;                |a_graycounter_acc:wrptr_g1p|                                                                    ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p                                                                                                                                                                                                                                    ; work         ;
;                |a_graycounter_eu6:rdptr_g1p|                                                                    ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                                                                                                                                                                                    ; work         ;
;                |alt_synch_pipe_oc8:rs_dgwp|                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp                                                                                                                                                                                                                                     ; work         ;
;                   |dffpipe_id9:dffpipe5|                                                                        ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp|dffpipe_id9:dffpipe5                                                                                                                                                                                                                ; work         ;
;                |alt_synch_pipe_pc8:ws_dgrp|                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp                                                                                                                                                                                                                                     ; work         ;
;                   |dffpipe_jd9:dffpipe8|                                                                        ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp|dffpipe_jd9:dffpipe8                                                                                                                                                                                                                ; work         ;
;                |altsyncram_gq91:fifo_ram|                                                                       ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram                                                                                                                                                                                                                                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                  ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                  ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                 ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                 ; work         ;
;    |SPI_SLAVE:S|                                                                                                ; 141 (99)          ; 156 (74)     ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |FIFO:BUFFER|                                                                                             ; 42 (0)            ; 82 (0)       ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |dcfifo:dcfifo_component|                                                                              ; 42 (0)            ; 82 (0)       ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                            ; work         ;
;             |dcfifo_17q1:auto_generated|                                                                        ; 42 (6)            ; 82 (28)      ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated                                                                                                                                                                                                                                                                 ; work         ;
;                |a_graycounter_acc:wrptr_g1p|                                                                    ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p                                                                                                                                                                                                                                     ; work         ;
;                |a_graycounter_eu6:rdptr_g1p|                                                                    ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                                                                                                                                                                                     ; work         ;
;                |alt_synch_pipe_oc8:rs_dgwp|                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp                                                                                                                                                                                                                                      ; work         ;
;                   |dffpipe_id9:dffpipe5|                                                                        ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp|dffpipe_id9:dffpipe5                                                                                                                                                                                                                 ; work         ;
;                |alt_synch_pipe_pc8:ws_dgrp|                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp                                                                                                                                                                                                                                      ; work         ;
;                   |dffpipe_jd9:dffpipe8|                                                                        ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp|dffpipe_jd9:dffpipe8                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_gq91:fifo_ram|                                                                       ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram                                                                                                                                                                                                                                        ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                   ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|                                                                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                   ; work         ;
;                |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                  ; work         ;
;                |mux_5r7:wrfull_eq_comp_msb_mux|                                                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                           ; 93 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 92 (60)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                             ; 487 (1)           ; 2826 (406)   ; 1662976           ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                   ; 486 (0)           ; 2420 (0)     ; 1662976           ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                               ; 486 (67)          ; 2420 (898)   ; 1662976           ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                    ; 2 (0)             ; 82 (82)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                            ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_vnf:auto_generated|                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                   ; 0 (0)             ; 0 (0)        ; 1662976           ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_ra84:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 1662976           ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra84:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                    ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                      ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                           ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                        ; 89 (89)           ; 74 (74)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                       ; 247 (1)           ; 1031 (1)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                        ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|         ; 203 (0)           ; 1015 (0)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                  ; 0 (0)             ; 609 (609)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                              ; 203 (0)           ; 406 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                  ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                   ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                    ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                  ; 43 (43)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                     ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                  ; 47 (12)           ; 284 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                      ; 10 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_5bi:auto_generated|                                                                     ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5bi:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                               ; 13 (0)            ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_a2j:auto_generated|                                                                     ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                     ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_49i:auto_generated|                                                                     ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                        ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                     ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                               ; 0 (0)             ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                ; 1 (1)             ; 203 (203)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                             ; 1 (1)             ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                             ; 13 (13)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
;    |soc_system:u0|                                                                                              ; 1023 (0)          ; 905 (0)      ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;       |HPS_Terminal:hps_terminal|                                                                               ; 87 (87)           ; 172 (172)    ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|HPS_Terminal:hps_terminal                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altsyncram:REGS_D_rtl_0|                                                                              ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_1ro1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0|altsyncram_1ro1:auto_generated                                                                                                                                                                                                                                             ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                              ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                  ; 1 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; soc_system   ;
;       |soc_system_hps:hps|                                                                                      ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |soc_system_hps_fpga_interfaces:fpga_interfaces|                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_hps_hps_io:hps_io|                                                                         ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |soc_system_hps_hps_io_border:border|                                                               ; 1 (1)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                       ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                             ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                     ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                     ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                     ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                     ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                     ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                     ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                     ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                     ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                     ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                          ; 901 (0)           ; 659 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 38 (38)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                          ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 27 (27)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                            ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                ; 38 (38)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                         ; soc_system   ;
;          |altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 27 (27)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|       ; 6 (6)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 24 (24)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|                                                 ; 118 (65)          ; 24 (6)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                             ; 53 (53)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_burst_adapter:burst_adapter_001|                                                        ; 108 (0)           ; 111 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                          ; 108 (107)         ; 111 (111)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                        ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                  ; soc_system   ;
;          |altera_merlin_burst_adapter:burst_adapter_002|                                                        ; 72 (0)            ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                          ; 72 (71)           ; 89 (89)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                        ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                  ; soc_system   ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                            ; 47 (0)            ; 47 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                          ; 47 (46)           ; 47 (47)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                            ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                      ; soc_system   ;
;          |altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent|        ; 27 (11)           ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                     ; 16 (16)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|                       ; 24 (9)            ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                     ; 15 (15)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|              ; 21 (4)            ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                     ; 17 (17)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_translator:hps_terminal_avalon_slave_translator|                                  ; 5 (5)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                                 ; 5 (5)             ; 36 (36)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                        ; 3 (3)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter_001|                                                            ; 10 (10)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:limiter|                                                                ; 9 (9)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_addr_router:addr_router_001|                                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router_001                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_addr_router:addr_router|                                                 ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001|                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                           ; 76 (71)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                    ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                       ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|                                           ; 65 (60)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                    ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                       ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                               ; 20 (20)           ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002|                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|                                           ; 84 (84)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                               ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_pio_led:pio_led|                                                                              ; 33 (33)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|soc_system:u0|soc_system_pio_led:pio_led                                                                                                                                                                                                                                                                                                   ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 128          ; 64           ; 128          ; 64           ; 8192    ; None ;
; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 128          ; 64           ; 128          ; 64           ; 8192    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ra84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 203          ; 8192         ; 203          ; 1662976 ; None ;
; soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0|altsyncram_1ro1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                            ; IP Include File                                                                                         ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Altera ; FIFO                               ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|SPI_MASTER:M|FIFO:BUFFER                                                                                                                                          ; E:/GithubRepository/SOC/project/DE1_SOC/IPcore/FIFO/FIFO.v                                              ;
; Altera ; FIFO                               ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|SPI_SLAVE:S|FIFO:BUFFER                                                                                                                                           ; E:/GithubRepository/SOC/project/DE1_SOC/IPcore/FIFO/FIFO.v                                              ;
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0                                                                                                                                                     ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_hps                         ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_hps:hps                                                                                                                                  ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_hps_io                      ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io                                                                                                     ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; N/A                                ; N/A     ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border                                                                 ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv ;
; Altera ; altera_mem_if_dll                  ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll         ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv   ;
; Altera ; altera_mem_if_oct                  ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct         ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv   ;
; Altera ; altera_mem_if_ddr3_hard_phy_core   ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                        ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_p0.sv                 ;
; Altera ; altera_mem_if_hps_pll              ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                      ; E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/hps_sdram_pll.sv                ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_irq_mapper:irq_mapper                                                                                                                    ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_irq_mapper:irq_mapper_001                                                                                                                ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                      ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router                                                 ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router_001                                             ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                            ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001                                                        ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002                                                        ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                           ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001                                       ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                               ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                           ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002                                           ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_axi_master_ni        ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent                                                 ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator                                  ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent        ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo   ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router                                                     ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router_001                                                 ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router_002                                                 ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                            ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                 ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent                       ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                  ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                           ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                       ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002                                       ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                               ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001                                           ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                        ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent              ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo       ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_pio_led:pio_led                                                                                                                          ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|altera_reset_controller:rst_controller                                                                                                              ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                          ; soc_system/synthesis/../../soc_system.qsys                                                              ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |DE1_SOC|soc_system:u0|soc_system_sysID:sysid                                                                                                                              ; soc_system/synthesis/../../soc_system.qsys                                                              ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|SPI_SLAVE:S|state2                                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state2.0011 ; state2.0010 ; state2.0001 ; state2.0000 ; state2.0100 ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; state2.0000 ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state2.0001 ; 0           ; 0           ; 1           ; 1           ; 0           ;
; state2.0010 ; 0           ; 1           ; 0           ; 1           ; 0           ;
; state2.0011 ; 1           ; 0           ; 0           ; 1           ; 0           ;
; state2.0100 ; 0           ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|SPI_SLAVE:S|state1                                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state1.0011 ; state1.0010 ; state1.0001 ; state1.0000 ; state1.0100 ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; state1.0000 ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state1.0001 ; 0           ; 0           ; 1           ; 1           ; 0           ;
; state1.0010 ; 0           ; 1           ; 0           ; 1           ; 0           ;
; state1.0011 ; 1           ; 0           ; 0           ; 1           ; 0           ;
; state1.0100 ; 0           ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|SPI_MASTER:M|state2                                                                                ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state2.0111 ; state2.0110 ; state2.0101 ; state2.0100 ; state2.0011 ; state2.0010 ; state2.0001 ; state2.0000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state2.0000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state2.0001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state2.0010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state2.0011 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state2.0100 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state2.0101 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state2.0110 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state2.0111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|SPI_MASTER:M|state1                                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state1.0011 ; state1.0010 ; state1.0001 ; state1.0000 ; state1.0100 ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; state1.0000 ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state1.0001 ; 0           ; 0           ; 1           ; 1           ; 0           ;
; state1.0010 ; 0           ; 1           ; 0           ; 1           ; 0           ;
; state1.0011 ; 1           ; 0           ; 0           ; 1           ; 0           ;
; state1.0100 ; 0           ; 0           ; 0           ; 1           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                          ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                          ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                          ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|soc_system:u0|HPS_Terminal:hps_terminal|state2                 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state2.00000011 ; state2.00000010 ; state2.00000001 ; state2.00000000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; state2.00000000 ; 0               ; 0               ; 0               ; 0               ;
; state2.00000001 ; 0               ; 0               ; 1               ; 1               ;
; state2.00000010 ; 0               ; 1               ; 0               ; 1               ;
; state2.00000011 ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|soc_system:u0|HPS_Terminal:hps_terminal|state1                 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state1.00000011 ; state1.00000010 ; state1.00000001 ; state1.00000000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; state1.00000000 ; 0               ; 0               ; 0               ; 0               ;
; state1.00000001 ; 0               ; 0               ; 1               ; 1               ;
; state1.00000010 ; 0               ; 1               ; 0               ; 1               ;
; state1.00000011 ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[67,95,96]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[67,95,96]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[67,95,96]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,7,9..11,14,16,17,20,22..25,29,31]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..6]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..6]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..6]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[68]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; SPI_SLAVE:S|DATA_receive[16..31]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[10..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; SPI_MASTER:M|FIFO_DATA[10..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator|waitrequest_reset_override                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator|waitrequest_reset_override                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[8]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[12]                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[12]                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[66]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[66]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[66]                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0..3]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[0]                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[1]                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1..3,5,6,13,15,18,19,21,26..28]                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[2]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[11]                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[10]                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10]   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[9]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[8]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[7]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[6]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[5]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[4]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96]                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[9]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; SPI_MASTER:M|FIFO_DATA[9]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; SPI_SLAVE:S|state2~9                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                ;
; SPI_SLAVE:S|state2~10                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; SPI_SLAVE:S|state2~12                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; SPI_SLAVE:S|state1~9                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                ;
; SPI_SLAVE:S|state1~10                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; SPI_SLAVE:S|state1~12                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; SPI_MASTER:M|state2~12                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                ;
; SPI_MASTER:M|state2~13                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                ;
; SPI_MASTER:M|state2~14                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                ;
; SPI_MASTER:M|state2~15                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                ;
; SPI_MASTER:M|state1~9                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                ;
; SPI_MASTER:M|state1~10                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                ;
; SPI_MASTER:M|state1~12                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state2~8                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state2~9                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state2~10                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state2~11                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state2~12                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state2~13                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state2~14                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state2~15                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state1~8                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state1~9                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state1~10                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state1~11                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state1~12                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state1~13                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state1~14                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|HPS_Terminal:hps_terminal|state1~15                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12..29]                            ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3..29]                                 ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3..6]                               ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4..29]                             ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4..6]                           ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18..29]                                               ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12..29]                                ; Lost fanout                                                                                                                                                                                                                ;
; count[30,31]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                         ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6..29]                                     ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                         ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                         ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                         ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                         ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                         ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                         ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                     ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6..29]                                 ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                     ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                     ; Lost fanout                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][123]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][123]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                     ;
; Total Number of Removed Registers = 499                                                                                                                                                                                                     ;                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29] ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                               ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                               ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                               ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                               ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                               ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                               ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                            ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                            ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                            ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29]     ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3],                                   ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4],                                       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29] ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                              ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                  ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12]                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[0],                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0],                                                                                                        ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[68],                                           ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1],                                ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                 ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg     ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                      ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72],                                                                      ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],       ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72],                                                                ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                               ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                               ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72],                                                                               ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                ;
;                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[67]              ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][123],                                                                     ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][123]                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31]                                                               ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1],                                                                                                                        ;
;                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|burst_bytecount[1]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[95]          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[96]              ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[96]          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                      ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[6]      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                             ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[6]      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                             ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[6]          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[31]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[31]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[30]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[30]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[29]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[29]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[28]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[28]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[27]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[27]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[26]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[26]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[25]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[25]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[24]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[24]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[23]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[23]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[22]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[22]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[21]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[21]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[20]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[20]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[19]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[19]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[18]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[18]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[17]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[17]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[16]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[16]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[15]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[15]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[14]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[14]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[13]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[13]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[12]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[12]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[96]          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[10]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[10]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                              ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                 ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                               ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[9]                                                                                                                                                    ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[9]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[11]                                                                                                                                                   ; Stuck at GND              ; SPI_MASTER:M|FIFO_DATA[11]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                     ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                    ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                         ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[95]          ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[1]                                                                                ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                       ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                     ;
;                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4241  ;
; Number of registers using Synchronous Clear  ; 163   ;
; Number of registers using Synchronous Load   ; 379   ;
; Number of registers using Asynchronous Clear ; 1976  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1704  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SPI_MASTER:M|SS                                                                                                                                                                ; 2       ;
; SPI_MASTER:M|BUSY                                                                                                                                                              ; 5       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; 670     ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_over                                                                                                                                ; 3       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                   ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|sop_enable                                                   ; 55      ;
; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                               ; 3       ;
; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                               ; 3       ;
; SPI_SLAVE:S|FIFO_ACLR                                                                                                                                                          ; 131     ;
; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a0                                                              ; 9       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                    ; 35      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]       ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]       ; 2       ;
; SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                              ; 4       ;
; SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                              ; 4       ;
; SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a0                                                             ; 8       ;
; SPI_MASTER:M|FIFO_ACLR                                                                                                                                                         ; 147     ;
; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p|counter8a0                                                              ; 8       ;
; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p|parity6                                                                 ; 5       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                     ; 1       ;
; SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p|counter5a0                                                             ; 9       ;
; SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p|parity9                                                                ; 5       ;
; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p|parity9                                                                 ; 5       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; 1       ;
; SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p|parity6                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; Total number of inverted registers = 45                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                             ;
+-----------------------------------------------------------------+------------------------------------------------------+
; Register Name                                                   ; RAM Name                                             ;
+-----------------------------------------------------------------+------------------------------------------------------+
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[0]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[1]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[2]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[3]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[4]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[5]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[6]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[7]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[8]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[9]  ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[10] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[11] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[12] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[13] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[14] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[15] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[16] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[17] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[18] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[19] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[20] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[21] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[22] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[23] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[24] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[25] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[26] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[27] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[28] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[29] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[30] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[31] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[32] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[33] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[34] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[35] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[36] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[37] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[38] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[39] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[40] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[41] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[42] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[43] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[44] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[45] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[46] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[47] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[48] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[49] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[50] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[51] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0_bypass[52] ; soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0 ;
+-----------------------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator|wait_latency_counter[0]                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SOC|SPI_SLAVE:S|i[4]                                                                                                                                                                                                                          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[26]                                                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[34]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[34]                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[6]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[4]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[33]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[5]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|SPI_MASTER:M|state2                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE1_SOC|SPI_MASTER:M|delay                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|Selector6                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|Selector13                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE1_SOC|soc_system:u0|HPS_Terminal:hps_terminal|Selector3                                                                                                                                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE1_SOC|SPI_MASTER:M|Selector16                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                     ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                 ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                          ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE1_SOC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                           ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                            ;
; IP_TOOL_VERSION                       ; 13.1                  ; -    ; -                                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                            ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                              ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                               ;
; IP_TOOL_VERSION                       ; 13.1                             ; -    ; -                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                               ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                              ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 13.1              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 13.1              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------+
; Assignment                      ; Value ; From ; To                     ;
+---------------------------------+-------+------+------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                      ;
+---------------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                 ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                             ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                             ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                           ;
+---------------------------------+-------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp|dffpipe_id9:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp|dffpipe_jd9:dffpipe8 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------+
; Assignment                      ; Value ; From ; To                    ;
+---------------------------------+-------+------+-----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                     ;
+---------------------------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                            ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                            ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                          ;
+---------------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp|dffpipe_id9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp|dffpipe_jd9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0|altsyncram_1ro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                       ;
; S2F_Width      ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                             ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                                           ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                           ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                           ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                          ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                    ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                          ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                          ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                          ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                  ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                  ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                  ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                        ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                            ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                  ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                             ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                             ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                             ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                             ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                             ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                             ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                             ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                             ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                             ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                             ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                     ;
; PKT_THREAD_ID_H           ; 110   ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                             ;
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 117   ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 114   ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 113   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 111   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                           ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                           ;
; IN_DATA_W         ; 41    ; Signed Integer                                                                                                                                                                           ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 113   ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 111   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                ;
; FIFO_DATA_W               ; 124   ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 124   ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 113   ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 111   ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                      ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                      ;
; FIFO_DATA_W               ; 124   ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                 ;
; DATA_WIDTH          ; 124   ; Signed Integer                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 113   ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 111   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 124   ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 124   ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router|soc_system_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router_001|soc_system_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router_001|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router_002|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                              ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                  ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                  ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                  ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                           ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                           ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                      ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                      ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                               ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                             ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                               ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                      ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                      ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                               ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                             ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                               ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                  ;
+-------------------------+-------------+-------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH               ; 64          ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                               ;
; USE_EAB                 ; ON          ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                               ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                        ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                               ;
; CBXI_PARAMETER          ; dcfifo_17q1 ; Untyped                                               ;
+-------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                 ;
+-------------------------+-------------+------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                       ;
; LPM_WIDTH               ; 64          ; Signed Integer                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                              ;
; USE_EAB                 ; ON          ; Untyped                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                              ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                       ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                              ;
; CBXI_PARAMETER          ; dcfifo_17q1 ; Untyped                                              ;
+-------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 203                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 203                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 56015                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 10607                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 636                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                              ;
; WIDTHAD_B                          ; 10                   ; Untyped                                              ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_1ro1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                  ;
+----------------------------+--------------------------------------------------+
; Name                       ; Value                                            ;
+----------------------------+--------------------------------------------------+
; Number of entity instances ; 2                                                ;
; Entity Instance            ; SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                       ;
;     -- LPM_WIDTH           ; 64                                               ;
;     -- LPM_NUMWORDS        ; 128                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                              ;
;     -- USE_EAB             ; ON                                               ;
; Entity Instance            ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                       ;
;     -- LPM_WIDTH           ; 64                                               ;
;     -- LPM_NUMWORDS        ; 128                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                              ;
;     -- USE_EAB             ; ON                                               ;
+----------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 32                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                        ;
+-------------------------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper:irq_mapper_001" ;
+-------+-------+----------+-----------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                             ;
+-------+-------+----------+-----------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                              ;
; reset ; Input ; Info     ; Explicitly unconnected                              ;
+-------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper:irq_mapper" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                          ;
; reset ; Input ; Info     ; Explicitly unconnected                          ;
+-------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                           ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                           ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router|soc_system_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_terminal_avalon_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent"                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wuser    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wuser[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                           ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst"                           ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps:hps" ;
+----------------+--------+----------+-------------------------+
; Port           ; Type   ; Severity ; Details                 ;
+----------------+--------+----------+-------------------------+
; h2f_lw_AWID    ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWADDR  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWLEN   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWSIZE  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWBURST ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWLOCK  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWCACHE ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWPROT  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWVALID ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_AWREADY ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_WID     ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WDATA   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WSTRB   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WLAST   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WVALID  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_WREADY  ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_BID     ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_BRESP   ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_BVALID  ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_BREADY  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARID    ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARADDR  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARLEN   ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARSIZE  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARBURST ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARLOCK  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARCACHE ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARPROT  ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARVALID ; Output ; Info     ; Explicitly unconnected  ;
; h2f_lw_ARREADY ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RID     ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RDATA   ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RRESP   ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RLAST   ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RVALID  ; Input  ; Info     ; Explicitly unconnected  ;
; h2f_lw_RREADY  ; Output ; Info     ; Explicitly unconnected  ;
+----------------+--------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0"                                                                                                    ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                               ; Type   ; Severity ; Details                                                                             ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; hps_h2f_reset_reset_n              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pio_led_external_connection_export ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 203                 ; 203              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------+
; Elapsed Time Per Partition                         ;
+-------------------------------------+--------------+
; Partition Name                      ; Elapsed Time ;
+-------------------------------------+--------------+
; Top                                 ; 00:00:04     ;
; soc_system_hps_hps_io_border:border ; 00:00:01     ;
; sld_hub:auto_hub                    ; 00:00:00     ;
+-------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                                                                                            ; Details                                                                                                                                                        ;
+------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50M                                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50M                                                                                                                                                                                                    ; N/A                                                                                                                                                            ;
; RESET_N                                                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RESET_N                                                    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; SPI_MASTER:M|BUSY                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_MASTER:M|BUSY~_wirecell                                                                                                                                                                                  ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|BUSY                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_MASTER:M|BUSY~_wirecell                                                                                                                                                                                  ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[0]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[0]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[0]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[10]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[11]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[12]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[13]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[13]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[14]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[14]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[15]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[15]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[16]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[16]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[17]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[17]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[18]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[18]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[19]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[19]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[1]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[1]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[1]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[20]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[20]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[21]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[21]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[22]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[22]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[23]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[23]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[24]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[24]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[25]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[25]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[26]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[26]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[27]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[27]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[28]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[28]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[29]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[29]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[2]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[2]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[2]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[30]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[30]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[31]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[31]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[32]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[32]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[32]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[32]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[33]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[33]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[33]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[33]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[34]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[34]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[34]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[34]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[35]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[35]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[35]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[35]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[36]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[36]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[36]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[36]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[37]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[37]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[37]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[37]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[38]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[38]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[38]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[38]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[39]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[39]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[39]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[39]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[3]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[3]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[3]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[40]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[40]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[40]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[40]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[41]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[41]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[41]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[41]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[42]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[42]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[42]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[42]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[43]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[43]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[43]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[43]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[44]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[44]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[44]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[44]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[45]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[45]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[45]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[45]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[46]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[46]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[46]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[46]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[47]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[47]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[47]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[47]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[48]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[48]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[48]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[48]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[49]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[49]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[49]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[49]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[4]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[4]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[4]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[50]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[50]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[50]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[50]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[51]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[51]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[51]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[51]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[52]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[52]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[52]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[52]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[53]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[53]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[53]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[53]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[54]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[54]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[54]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[54]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[55]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[55]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[55]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[55]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[56]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[56]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[56]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[56]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[57]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[57]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[57]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[57]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[58]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[58]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[58]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[58]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[59]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[59]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[59]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[59]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[5]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[5]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[5]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[60]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[60]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[60]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[60]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[61]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[61]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[61]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[61]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[62]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[62]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[62]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[62]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[63]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[63]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[63]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[63]                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[6]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[6]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[6]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[7]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[7]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[7]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[8]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[8]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_instruction[8]                                                                                                                                                    ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|DATA[9]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                                                                                          ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|WR                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_MASTER:M|WR                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|RD                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|rd                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|RD                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|rd                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|SACK                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|SACK                                                                                                                                                                                             ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|SACK                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|SACK                                                                                                                                                                                             ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|SCLK                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; COM_AD_DE1_5                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|SCLK                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; COM_AD_DE1_5                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|SD                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; COM_AD_DE1_6                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|SD                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; COM_AD_DE1_6                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|SS                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; COM_AD_DE1_4                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; SPI_SLAVE:S|SS                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; COM_AD_DE1_4                                                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|main_reset_n       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|main_reset_n                                                                                                                                                         ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|main_reset_n       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|main_reset_n                                                                                                                                                         ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|rd                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|rd                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[0]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[0]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[10]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[10]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[11]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[11]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[12]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[12]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[13]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[13]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[14]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[14]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[15]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[15]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[1]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[1]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[2]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[2]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[32] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[32]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[32] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[32]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[33] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[33]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[33] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[33]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[34] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[34]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[34] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[34]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[35] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[35]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[35] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[35]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[36] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[36]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[36] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[36]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[37] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[37]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[37] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[37]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[38] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[38]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[38] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[38]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[39] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[39]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[39] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[39]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[3]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[3]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[40] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[40]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[40] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[40]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[41] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[41]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[41] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[41]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[42] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[42]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[42] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[42]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[43] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[43]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[43] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[43]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[44] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[44]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[44] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[44]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[45] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[45]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[45] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[45]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[46] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[46]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[46] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[46]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[47] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[47]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[47] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[47]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[48] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[48]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[48] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[48]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[49] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[49]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[49] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[49]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[4]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[4]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[50] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[50]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[50] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[50]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[51] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[51]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[51] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[51]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[52] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[52]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[52] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[52]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[53] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[53]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[53] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[53]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[54] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[54]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[54] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[54]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[55] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[55]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[55] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[55]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[56] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[56]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[56] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[56]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[57] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[57]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[57] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[57]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[58] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[58]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[58] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[58]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[59] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[59]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[59] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[59]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[5]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[5]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[60] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[60]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[60] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[60]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[61] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[61]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[61] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[61]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[62] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[62]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[62] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[62]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[63] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[63]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[63] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[63]                                                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[6]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[6]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[7]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[7]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[8]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[8]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[9]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_instruction[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[9]                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_valid           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|VALID                                                                                                                                                                                            ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|rd_valid           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SPI_SLAVE:S|VALID                                                                                                                                                                                            ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10] ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10] ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11] ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_address[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11] ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_read             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator|av_read~0                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_read             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator|av_read~0                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[0]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[0]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[10]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[10]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[11]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[11]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[12]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[12]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[13]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[13]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[14]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[14]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[15]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[15]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[16]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[16]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[17]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[17]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[18]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[18]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[18]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[19]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[19]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[19]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[1]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[1]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[20]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[20]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[20]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[21]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[21]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[21]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[22]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[22]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[22]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[23]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[23]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[23]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[24]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[24]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[24]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[25]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[25]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[25]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[26]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[26]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[26]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[27]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[27]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[27]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[28]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[28]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[28]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[29]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[29]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[29]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[2]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[2]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[30]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[30]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[30]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[31]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[31]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[31]                                                                                                                                                       ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[3]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[3]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[4]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[4]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[5]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[5]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[6]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[6]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[7]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[7]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[8]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[8]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[9]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|s_readdata[9]                                                                                                                                                        ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_reset            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell                                                            ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_reset            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell                                                            ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_write            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator|av_write~0                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_write            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator|av_write~0                                                                  ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[0]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[0]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[10]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[10]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[12]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[12]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[15]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[15]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[16]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[16]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[17]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[17]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[18]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[18]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[19]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[19]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[1]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[1]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[20]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[20]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[21]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[21]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[22]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[22]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[23]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[23]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[24]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[24]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[25]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[25]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[27]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[27]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[28]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[28]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[2]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[2]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[30]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[30]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[31]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[31]          ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[3]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[3]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[4]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[4]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[5]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[5]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[6]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[6]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[7]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[7]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[9]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|s_writedata[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[9]           ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|sampled            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|sampled                                                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|sampled            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|sampled                                                                                                                                                              ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr                                                                                                                                                                   ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_over            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_over~_wirecell                                                                                                                                                    ; N/A                                                                                                                                                            ;
; soc_system:u0|HPS_Terminal:hps_terminal|wr_over            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; soc_system:u0|HPS_Terminal:hps_terminal|wr_over~_wirecell                                                                                                                                                    ; N/A                                                                                                                                                            ;
+------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jan 04 19:29:47 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_led.v
    Info (12023): Found entity 1: soc_system_pio_led
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_terminal.v
    Info (12023): Found entity 1: HPS_Terminal
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid.v
    Info (12023): Found entity 1: soc_system_sysID
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps.v
    Info (12023): Found entity 1: soc_system_hps
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_fpga_interfaces
Info (12021): Found 1 design units, including 1 entities, in source file /githubrepository/veriloghdl/gpipcore/hps/hps_terminal.v
    Info (12023): Found entity 1: HPS_Terminal
Info (12021): Found 1 design units, including 1 entities, in source file /githubrepository/veriloghdl/gpipcore/spi_with_parity/spi_slave.v
    Info (12023): Found entity 1: SPI_SLAVE
Info (12021): Found 1 design units, including 1 entities, in source file /githubrepository/veriloghdl/gpipcore/spi_with_parity/spi_master.v
    Info (12023): Found entity 1: SPI_MASTER
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll/pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/fifo/fifo.v
    Info (12023): Found entity 1: FIFO
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for "dqs_busout"
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Warning (12125): Using design file de1_soc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SOC
Info (12127): Elaborating entity "DE1_SOC" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de1_soc.v(125): object "RESET_N" assigned a value but never read
Warning (10034): Output port "DRAM_ADDR" at de1_soc.v(15) has no driver
Warning (10034): Output port "DRAM_BA" at de1_soc.v(16) has no driver
Warning (10034): Output port "HEX0" at de1_soc.v(28) has no driver
Warning (10034): Output port "HEX1" at de1_soc.v(29) has no driver
Warning (10034): Output port "HEX2" at de1_soc.v(30) has no driver
Warning (10034): Output port "HEX3" at de1_soc.v(31) has no driver
Warning (10034): Output port "HEX4" at de1_soc.v(32) has no driver
Warning (10034): Output port "HEX5" at de1_soc.v(33) has no driver
Warning (10034): Output port "DRAM_CAS_N" at de1_soc.v(17) has no driver
Warning (10034): Output port "DRAM_CKE" at de1_soc.v(18) has no driver
Warning (10034): Output port "DRAM_CLK" at de1_soc.v(19) has no driver
Warning (10034): Output port "DRAM_CS_N" at de1_soc.v(20) has no driver
Warning (10034): Output port "DRAM_LDQM" at de1_soc.v(22) has no driver
Warning (10034): Output port "DRAM_RAS_N" at de1_soc.v(23) has no driver
Warning (10034): Output port "DRAM_UDQM" at de1_soc.v(24) has no driver
Warning (10034): Output port "DRAM_WE_N" at de1_soc.v(25) has no driver
Warning (10034): Output port "COM_AD_DE1_9" at de1_soc.v(110) has no driver
Warning (10034): Output port "COM_AD_DE1_10" at de1_soc.v(111) has no driver
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0"
Info (12128): Elaborating entity "soc_system_hps" for hierarchy "soc_system:u0|soc_system_hps:hps"
Info (12128): Elaborating entity "soc_system_hps_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "soc_system_hps_hps_io" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io"
Info (12128): Elaborating entity "soc_system_hps_hps_io_border" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File E:/GithubRepository/SOC/project/DE1_SOC/hps_AC_ROM.hex -- setting all initial values to 0
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File E:/GithubRepository/SOC/project/DE1_SOC/hps_inst_ROM.hex -- setting all initial values to 0
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "soc_system_sysID" for hierarchy "soc_system:u0|soc_system_sysID:sysid"
Info (12128): Elaborating entity "HPS_Terminal" for hierarchy "soc_system:u0|HPS_Terminal:hps_terminal"
Warning (10858): Verilog HDL warning at HPS_Terminal.v(34): object probe_status used but never assigned
Warning (10036): Verilog HDL or VHDL warning at HPS_Terminal.v(37): object "got" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at HPS_Terminal.v(59): truncated value with size 32 to match size of target (1)
Warning (10030): Net "probe_status" at HPS_Terminal.v(34) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "soc_system_pio_led" for hierarchy "soc_system:u0|soc_system_pio_led:pio_led"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_terminal_avalon_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_addr_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_addr_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router|soc_system_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_id_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_id_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_id_router:id_router|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_xbar_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_xbar_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_xbar_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_xbar_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:u0|soc_system_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "SPI_MASTER" for hierarchy "SPI_MASTER:M"
Warning (10230): Verilog HDL assignment warning at SPI_MASTER.v(185): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at SPI_MASTER.v(197): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "FIFO" for hierarchy "SPI_MASTER:M|FIFO:BUFFER"
Info (12128): Elaborating entity "dcfifo" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_17q1.tdf
    Info (12023): Found entity 1: dcfifo_17q1
Info (12128): Elaborating entity "dcfifo_17q1" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf
    Info (12023): Found entity 1: a_graycounter_eu6
Info (12128): Elaborating entity "a_graycounter_eu6" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_eu6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_acc.tdf
    Info (12023): Found entity 1: a_graycounter_acc
Info (12128): Elaborating entity "a_graycounter_acc" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|a_graycounter_acc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gq91.tdf
    Info (12023): Found entity 1: altsyncram_gq91
Info (12128): Elaborating entity "altsyncram_gq91" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_oc8
Info (12128): Elaborating entity "alt_synch_pipe_oc8" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_oc8:rs_dgwp|dffpipe_id9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_pc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_pc8
Info (12128): Elaborating entity "alt_synch_pipe_pc8" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|alt_synch_pipe_pc8:ws_dgrp|dffpipe_jd9:dffpipe8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7
Info (12128): Elaborating entity "mux_5r7" for hierarchy "SPI_MASTER:M|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "SPI_SLAVE" for hierarchy "SPI_SLAVE:S"
Warning (10230): Verilog HDL assignment warning at SPI_SLAVE.v(143): truncated value with size 32 to match size of target (7)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ra84.tdf
    Info (12023): Found entity 1: altsyncram_ra84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5bi.tdf
    Info (12023): Found entity 1: cntr_5bi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[16]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[17]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[18]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[19]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[20]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[21]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[24]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[27]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[28]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[29]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[30]"
        Warning (14320): Synthesized away node "SPI_SLAVE:S|FIFO:BUFFER|dcfifo:dcfifo_component|dcfifo_17q1:auto_generated|altsyncram_gq91:fifo_ram|q_b[31]"
Warning (276020): Inferred RAM node "soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|HPS_Terminal:hps_terminal|REGS_D_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0"
Info (12133): Instantiated megafunction "soc_system:u0|HPS_Terminal:hps_terminal|altsyncram:REGS_D_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ro1.tdf
    Info (12023): Found entity 1: altsyncram_1ro1
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "HPS_CONV_USB_N" has no driver
    Warning (13040): Bidir "HPS_ENET_INT_N" has no driver
    Warning (13040): Bidir "HPS_GPIO[0]" has no driver
    Warning (13040): Bidir "HPS_GPIO[1]" has no driver
    Warning (13040): Bidir "HPS_GSENSOR_INT" has no driver
    Warning (13040): Bidir "HPS_I2C_CONTROL" has no driver
    Warning (13040): Bidir "HPS_KEY" has no driver
    Warning (13040): Bidir "HPS_LED" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth"
    Warning (13010): Node "HPS_ENET_MDIO~synth"
    Warning (13010): Node "HPS_FLASH_DATA[0]~synth"
    Warning (13010): Node "HPS_FLASH_DATA[1]~synth"
    Warning (13010): Node "HPS_FLASH_DATA[2]~synth"
    Warning (13010): Node "HPS_FLASH_DATA[3]~synth"
    Warning (13010): Node "HPS_I2C1_SCLK~synth"
    Warning (13010): Node "HPS_I2C1_SDAT~synth"
    Warning (13010): Node "HPS_I2C2_SCLK~synth"
    Warning (13010): Node "HPS_I2C2_SDAT~synth"
    Warning (13010): Node "HPS_SD_CMD~synth"
    Warning (13010): Node "HPS_SD_DATA[0]~synth"
    Warning (13010): Node "HPS_SD_DATA[1]~synth"
    Warning (13010): Node "HPS_SD_DATA[2]~synth"
    Warning (13010): Node "HPS_SD_DATA[3]~synth"
    Warning (13010): Node "HPS_SPIM_SS~synth"
    Warning (13010): Node "HPS_USB_DATA[0]~synth"
    Warning (13010): Node "HPS_USB_DATA[1]~synth"
    Warning (13010): Node "HPS_USB_DATA[2]~synth"
    Warning (13010): Node "HPS_USB_DATA[3]~synth"
    Warning (13010): Node "HPS_USB_DATA[4]~synth"
    Warning (13010): Node "HPS_USB_DATA[5]~synth"
    Warning (13010): Node "HPS_USB_DATA[6]~synth"
    Warning (13010): Node "HPS_USB_DATA[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "COM_AD_DE1_9" is stuck at GND
    Warning (13410): Pin "COM_AD_DE1_10" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 216 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_hps_io_border:border"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored assignments for entity "PLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -qip IPcore/PLL/PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip IPcore/PLL/PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity PLL -qip IPcore/PLL/PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity PLL -sip IPcore/PLL/PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -qip IPcore/PLL/PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip IPcore/PLL/PLL.sip -library lib_PLL was ignored
Warning (20013): Ignored assignments for entity "PLL_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_0002 -qip IPcore/PLL/PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity PLL_0002 -qip IPcore/PLL/PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_0002 -qip IPcore/PLL/PLL.qip -library PLL was ignored
Info (144001): Generated suppressed messages file E:/GithubRepository/SOC/project/DE1_SOC/DE1_SOC.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 405 of its 407 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50M"
    Warning (15610): No output dependent on input pin "CLOCK3_50M"
    Warning (15610): No output dependent on input pin "CLOCK4_50M"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 6488 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 129 output pins
    Info (21060): Implemented 87 bidirectional pins
    Info (21061): Implemented 5237 logic cells
    Info (21064): Implemented 347 RAM segments
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 258 warnings
    Info: Peak virtual memory: 796 megabytes
    Info: Processing ended: Fri Jan 04 19:30:09 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/GithubRepository/SOC/project/DE1_SOC/DE1_SOC.map.smsg.


