["Jade",{"/user/FA1":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/gates/xor2",[-8,-48,0]],["/gates/or2",[-8,24,0]],["/gates/and2",[-120,-48,0]],["/gates/and2",[-120,32,0]],["/gates/xor2",[-224,40,0]],["port",[-264,40,0],{"signal":"A"}],["port",[-264,56,0],{"signal":"B"}],["port",[-264,-8,0],{"signal":"CIN"}],["wire",[-8,40,0,-64,0]],["wire",[-120,-32,0,-120,0]],["wire",[-240,-32,0,0,88]],["wire",[-224,56,0,-16,0]],["wire",[-264,56,0,24,0]],["wire",[-120,-48,0,-128,0]],["wire",[-248,-48,0,0,88]],["wire",[-224,40,0,-24,0]],["wire",[-264,40,0,16,0]],["wire",[-72,-40,0,24,0]],["wire",[-48,-40,0,0,64]],["wire",[-48,24,0,40,0]],["wire",[-120,32,0,-32,0]],["wire",[-32,-8,0,0,-40]],["wire",[-32,-48,0,24,0]],["wire",[-152,32,0,0,-40]],["wire",[-264,-8,0,112,0]],["wire",[-32,-8,0,-120,0]],["wire",[-8,-32,0,-8,0]],["wire",[-16,-32,0,0,40]],["wire",[-16,8,0,-152,0]],["wire",[-168,8,0,0,40]],["wire",[-120,48,0,-48,0]],["wire",[-176,48,0,8,0]],["wire",[40,-40,0,8,0],{"signal":"S"}],["wire",[40,32,0,8,0],{"signal":"COUT"}]],"icon":[["line",[8,32,0,32,0]],["line",[40,-24,0,-32,0]],["terminal",[0,-8,0],{"name":"A"}],["terminal",[0,8,0],{"name":"B"}],["terminal",[0,24,0],{"name":"CIN"}],["terminal",[48,0,4],{"name":"S"}],["terminal",[48,24,4],{"name":"COUT"}],["text",[18,-19,0],{"text":"FA"}],["line",[8,-24,0,0,56]],["line",[40,-24,0,0,56]],["text",[10,-8,0],{"text":"A","font":"4pt sans-serif"}],["text",[10,8,0],{"text":"B","font":"4pt sans-serif"}],["text",[10,24,0],{"text":"cin","font":"4pt sans-serif"}],["text",[35,0,0],{"text":"S","font":"4pt sans-serif"}],["text",[28,24,0],{"text":"cout","font":"4pt sans-serif"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B CIN\n.group outputs S COUT\n\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n000 LL\n001 HL\n010 HL\n100 HL\n011 LH\n101 LH\n110 LH\n111 HH\n\n.plot A\n.plot B\n.plot CIN\n.plot S\n.plot COUT"]]},"/user/Rep1FA2":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/user/FA1",[8,8,0]],["wire",[56,8,0,8,0],{"signal":"S[1:0]"}],["wire",[8,0,0,-8,0],{"signal":"A[1:0]"}],["wire",[8,16,0,-8,0],{"signal":"B[1:0]"}],["wire",[8,32,0,-8,0],{"signal":"CO, CIN"}],["wire",[56,32,0,8,0],{"signal":"COUT, CO"}]],"icon":[["terminal",[0,0,0],{"name":"A[31:0]"}],["terminal",[0,16,0],{"name":"B[31:0]"}],["terminal",[0,32,0],{"name":"CIN"}],["line",[8,-24,0,0,64]],["text",[13,-12,0],{"text":"FA32","font":"12pt sans-serif"}],["line",[8,-24,0,48,0]],["line",[56,-24,0,0,64]],["line",[56,40,0,-48,0]],["terminal",[64,0,4],{"name":"S[31:0]"}],["terminal",[64,32,4],{"name":"COUT"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A[1:0] B[1:0] CIN\n.group outputs S[1:0] COUT\n\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n00000 LLL\n00001 LHL\n00010 LHL\n00100 HLL\n01000 LHL\n10000 HLL\n00011 HLL\n00101 HHL\n00110 HHL\n01001 HLL\n01010 HLL\n01100 HHL\n10001 HHL\n10010 HHL\n10100 LLH\n11000 HHL\n00111 LLH\n01011 HHL\n01101 LLH\n01110 LLH\n10011 LLH\n10101 LHH\n10110 LHH\n11001 LLH\n11010 LLH\n11100 LHH\n01111 LHH\n10111 HLH\n11011 LHH\n11101 HLH\n11110 HLH\n11111 HHH\n\n.plot X(A[1:0])\n.plot X(B[1:0])\n.plot X(S[1:0])\n.plot CIN\n.plot COUT\n"]]}}]