{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541977045221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541977045222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 17:57:24 2018 " "Processing started: Sun Nov 11 17:57:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541977045222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541977045222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR_v1 -c IR_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IR_v1 -c IR_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541977045222 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541977046183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_v1-IR_v1_arc " "Found design unit 1: IR_v1-IR_v1_arc" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541977047183 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_v1 " "Found entity 1: IR_v1" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541977047183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541977047183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR_v1 " "Elaborating entity \"IR_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541977047303 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "constante IR_v1.vhd(27) " "VHDL Signal Declaration warning at IR_v1.vhd(27): used implicit default value for signal \"constante\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541977047344 "|IR_v1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "constante_dir IR_v1.vhd(27) " "VHDL Signal Declaration warning at IR_v1.vhd(27): used implicit default value for signal \"constante_dir\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1541977047344 "|IR_v1"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "oeir " "Inserted always-enabled tri-state buffer between \"oeir\" and its non-tri-state driver." {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1541977048318 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1541977048318 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "irwrite " "Bidir \"irwrite\" has no driver" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1541977048319 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1541977048319 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "oeir " "Fan-out of permanently enabled tri-state buffer feeding bidir \"oeir\" is moved to its source" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1541977048337 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1541977048337 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "oeir~synth " "Node \"oeir~synth\"" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541977048408 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1541977048408 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "constante\[0\] GND " "Pin \"constante\[0\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante\[1\] GND " "Pin \"constante\[1\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante\[2\] GND " "Pin \"constante\[2\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante\[3\] GND " "Pin \"constante\[3\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante\[4\] GND " "Pin \"constante\[4\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante\[5\] GND " "Pin \"constante\[5\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante\[6\] GND " "Pin \"constante\[6\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante\[7\] GND " "Pin \"constante\[7\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante_dir\[0\] GND " "Pin \"constante_dir\[0\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante_dir[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante_dir\[1\] GND " "Pin \"constante_dir\[1\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante_dir[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante_dir\[2\] GND " "Pin \"constante_dir\[2\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante_dir[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante_dir\[3\] GND " "Pin \"constante_dir\[3\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante_dir[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante_dir\[4\] GND " "Pin \"constante_dir\[4\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante_dir[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante_dir\[5\] GND " "Pin \"constante_dir\[5\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante_dir[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante_dir\[6\] GND " "Pin \"constante_dir\[6\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante_dir[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "constante_dir\[7\] GND " "Pin \"constante_dir\[7\]\" is stuck at GND" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541977048410 "|IR_v1|constante_dir[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541977048410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541977048757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541977048757 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[16\] " "No output dependent on input pin \"instruccion\[16\]\"" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541977048862 "|IR_v1|instruccion[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[17\] " "No output dependent on input pin \"instruccion\[17\]\"" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541977048862 "|IR_v1|instruccion[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[18\] " "No output dependent on input pin \"instruccion\[18\]\"" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541977048862 "|IR_v1|instruccion[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[19\] " "No output dependent on input pin \"instruccion\[19\]\"" {  } { { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541977048862 "|IR_v1|instruccion[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1541977048862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541977048864 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541977048864 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1541977048864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541977048864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541977048864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541977048910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 11 17:57:28 2018 " "Processing ended: Sun Nov 11 17:57:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541977048910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541977048910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541977048910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541977048910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541977051607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541977051608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 17:57:30 2018 " "Processing started: Sun Nov 11 17:57:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541977051608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541977051608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IR_v1 -c IR_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IR_v1 -c IR_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541977051609 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541977051954 ""}
{ "Info" "0" "" "Project  = IR_v1" {  } {  } 0 0 "Project  = IR_v1" 0 0 "Fitter" 0 0 1541977051956 ""}
{ "Info" "0" "" "Revision = IR_v1" {  } {  } 0 0 "Revision = IR_v1" 0 0 "Fitter" 0 0 1541977051956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1541977052141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IR_v1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"IR_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541977052157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541977052230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541977052230 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541977052385 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541977052410 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541977053110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541977053110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541977053110 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541977053110 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541977053114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541977053114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541977053114 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541977053114 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "63 63 " "No exact pin location assignment(s) for 63 pins of 63 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oeir " "Pin oeir not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oeir } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oeir } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irwrite " "Pin irwrite not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irwrite } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irwrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[16\] " "Pin instruccion\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[16] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[17\] " "Pin instruccion\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[17] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[18\] " "Pin instruccion\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[18] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[19\] " "Pin instruccion\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[19] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[0\] " "Pin opcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[0] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[1\] " "Pin opcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[1] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[2\] " "Pin opcode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[2] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[3\] " "Pin opcode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { opcode[3] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrd\[0\] " "Pin outrd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrd[0] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrd\[1\] " "Pin outrd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrd[1] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrd\[2\] " "Pin outrd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrd[2] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrd\[3\] " "Pin outrd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrd[3] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrs\[0\] " "Pin outrs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrs[0] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrs\[1\] " "Pin outrs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrs[1] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrs\[2\] " "Pin outrs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrs[2] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrs\[3\] " "Pin outrs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrs[3] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrt\[0\] " "Pin outrt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrt[0] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrt\[1\] " "Pin outrt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrt[1] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrt\[2\] " "Pin outrt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrt[2] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outrt\[3\] " "Pin outrt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outrt[3] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outrt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outjump\[0\] " "Pin outjump\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outjump[0] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outjump[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outjump\[1\] " "Pin outjump\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outjump[1] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outjump[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outjump\[2\] " "Pin outjump\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outjump[2] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outjump[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outjump\[3\] " "Pin outjump\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outjump[3] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outjump[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outjump\[4\] " "Pin outjump\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outjump[4] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outjump[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outjump\[5\] " "Pin outjump\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outjump[5] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outjump[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outjump\[6\] " "Pin outjump\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outjump[6] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outjump[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outjump\[7\] " "Pin outjump\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outjump[7] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outjump[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante\[0\] " "Pin constante\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante[0] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante\[1\] " "Pin constante\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante[1] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante\[2\] " "Pin constante\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante[2] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante\[3\] " "Pin constante\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante[3] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante\[4\] " "Pin constante\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante[4] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante\[5\] " "Pin constante\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante[5] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante\[6\] " "Pin constante\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante[6] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante\[7\] " "Pin constante\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante[7] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante_dir\[0\] " "Pin constante_dir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante_dir[0] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante_dir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante_dir\[1\] " "Pin constante_dir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante_dir[1] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante_dir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante_dir\[2\] " "Pin constante_dir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante_dir[2] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante_dir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante_dir\[3\] " "Pin constante_dir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante_dir[3] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante_dir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante_dir\[4\] " "Pin constante_dir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante_dir[4] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante_dir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante_dir\[5\] " "Pin constante_dir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante_dir[5] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante_dir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante_dir\[6\] " "Pin constante_dir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante_dir[6] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante_dir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "constante_dir\[7\] " "Pin constante_dir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { constante_dir[7] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { constante_dir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[12\] " "Pin instruccion\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[12] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[13\] " "Pin instruccion\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[13] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[14\] " "Pin instruccion\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[14] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[15\] " "Pin instruccion\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[15] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[0\] " "Pin instruccion\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[0] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[1\] " "Pin instruccion\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[1] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[2\] " "Pin instruccion\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[2] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[3\] " "Pin instruccion\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[3] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[8\] " "Pin instruccion\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[8] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[9\] " "Pin instruccion\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[9] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[10\] " "Pin instruccion\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[10] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[11\] " "Pin instruccion\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[11] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[4\] " "Pin instruccion\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[4] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[5\] " "Pin instruccion\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[5] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[6\] " "Pin instruccion\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[6] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruccion\[7\] " "Pin instruccion\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instruccion[7] } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruccion[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541977053230 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1541977053230 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IR_v1.sdc " "Synopsys Design Constraints File file not found: 'IR_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541977053414 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1541977053416 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1541977053452 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541977053467 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541977053467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541977053572 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541977053573 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541977053574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541977053575 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541977053576 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541977053577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541977053578 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541977053579 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541977053594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1541977053596 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541977053596 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "62 unused 3.3V 20 40 2 " "Number of I/O pins in group: 62 (unused VREF, 3.3V VCCIO, 20 input, 40 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1541977053600 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1541977053600 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541977053600 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541977053603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541977053603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541977053603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541977053603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541977053603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541977053603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541977053603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541977053603 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1541977053603 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541977053603 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541977053655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541977055768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541977055864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541977055879 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541977056544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541977056544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541977056634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X11_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13" {  } { { "loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} 0 0 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1541977057786 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541977057786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541977058262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1541977058266 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541977058266 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1541977058279 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541977058284 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oeir 0 " "Pin \"oeir\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irwrite 0 " "Pin \"irwrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[0\] 0 " "Pin \"opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[1\] 0 " "Pin \"opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[2\] 0 " "Pin \"opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[3\] 0 " "Pin \"opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrd\[0\] 0 " "Pin \"outrd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrd\[1\] 0 " "Pin \"outrd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrd\[2\] 0 " "Pin \"outrd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrd\[3\] 0 " "Pin \"outrd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrs\[0\] 0 " "Pin \"outrs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrs\[1\] 0 " "Pin \"outrs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrs\[2\] 0 " "Pin \"outrs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrs\[3\] 0 " "Pin \"outrs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrt\[0\] 0 " "Pin \"outrt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrt\[1\] 0 " "Pin \"outrt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrt\[2\] 0 " "Pin \"outrt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outrt\[3\] 0 " "Pin \"outrt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outjump\[0\] 0 " "Pin \"outjump\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outjump\[1\] 0 " "Pin \"outjump\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outjump\[2\] 0 " "Pin \"outjump\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outjump\[3\] 0 " "Pin \"outjump\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outjump\[4\] 0 " "Pin \"outjump\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outjump\[5\] 0 " "Pin \"outjump\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outjump\[6\] 0 " "Pin \"outjump\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outjump\[7\] 0 " "Pin \"outjump\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante\[0\] 0 " "Pin \"constante\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante\[1\] 0 " "Pin \"constante\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante\[2\] 0 " "Pin \"constante\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante\[3\] 0 " "Pin \"constante\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante\[4\] 0 " "Pin \"constante\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante\[5\] 0 " "Pin \"constante\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante\[6\] 0 " "Pin \"constante\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante\[7\] 0 " "Pin \"constante\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante_dir\[0\] 0 " "Pin \"constante_dir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante_dir\[1\] 0 " "Pin \"constante_dir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante_dir\[2\] 0 " "Pin \"constante_dir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante_dir\[3\] 0 " "Pin \"constante_dir\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante_dir\[4\] 0 " "Pin \"constante_dir\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante_dir\[5\] 0 " "Pin \"constante_dir\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante_dir\[6\] 0 " "Pin \"constante_dir\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "constante_dir\[7\] 0 " "Pin \"constante_dir\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541977058290 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1541977058290 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541977058451 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541977058466 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541977058590 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541977058935 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "oeir a permanently enabled " "Pin oeir has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { oeir } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oeir } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1541977059036 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "irwrite a permanently disabled " "Pin irwrite has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { irwrite } } } { "IR_v1.vhd" "" { Text "C:/VHDL_Project/IR_v1/IR_v1.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { irwrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VHDL_Project/IR_v1/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1541977059036 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1541977059036 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1541977059036 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/VHDL_Project/IR_v1/output_files/IR_v1.fit.smsg " "Generated suppressed messages file C:/VHDL_Project/IR_v1/output_files/IR_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541977059199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541977059493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 11 17:57:39 2018 " "Processing ended: Sun Nov 11 17:57:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541977059493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541977059493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541977059493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541977059493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541977061298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541977061299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 17:57:41 2018 " "Processing started: Sun Nov 11 17:57:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541977061299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541977061299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IR_v1 -c IR_v1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IR_v1 -c IR_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541977061299 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541977063006 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541977063082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541977063955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 11 17:57:43 2018 " "Processing ended: Sun Nov 11 17:57:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541977063955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541977063955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541977063955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541977063955 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541977064872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541977066397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541977066399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 17:57:45 2018 " "Processing started: Sun Nov 11 17:57:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541977066399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541977066399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IR_v1 -c IR_v1 " "Command: quartus_sta IR_v1 -c IR_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541977066400 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1541977066717 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541977067021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1541977067106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1541977067107 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IR_v1.sdc " "Synopsys Design Constraints File file not found: 'IR_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1541977067354 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1541977067356 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067357 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067357 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1541977067361 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1541977067383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1541977067393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.415 " "Worst-case setup slack is -1.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415       -26.580 clk  " "   -1.415       -26.580 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541977067400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.717 " "Worst-case hold slack is 1.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.717         0.000 clk  " "    1.717         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541977067407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1541977067415 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1541977067421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -30.959 clk  " "   -1.631       -30.959 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541977067427 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1541977067482 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1541977067484 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1541977067504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.003 " "Worst-case setup slack is -0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003        -0.036 clk  " "   -0.003        -0.036 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541977067512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.759 " "Worst-case hold slack is 0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759         0.000 clk  " "    0.759         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541977067522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1541977067529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1541977067540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -25.380 clk  " "   -1.380       -25.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541977067547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541977067547 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1541977067601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1541977067646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1541977067647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541977067863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 11 17:57:47 2018 " "Processing ended: Sun Nov 11 17:57:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541977067863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541977067863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541977067863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541977067863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541977070458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541977070459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 17:57:50 2018 " "Processing started: Sun Nov 11 17:57:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541977070459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541977070459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IR_v1 -c IR_v1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IR_v1 -c IR_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541977070459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IR_v1.vo C:/VHDL_Project/IR_v1/simulation/modelsim/ simulation " "Generated file IR_v1.vo in folder \"C:/VHDL_Project/IR_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1541977071388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4531 " "Peak virtual memory: 4531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541977071466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 11 17:57:51 2018 " "Processing ended: Sun Nov 11 17:57:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541977071466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541977071466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541977071466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541977071466 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541977072167 ""}
