// Seed: 3595870851
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  logic id_4;
  type_0 id_5 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_0),
      .id_3(id_3),
      .id_4(),
      .id_5(id_1),
      .id_6(1),
      .id_7(id_4)
  );
  logic id_6;
  always @(posedge 1) begin
    SystemTFIdentifier;
  end
endmodule
