/*****************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated by xfc_map_parser
 * from the NPL output file(s) header.yml
 * for device bcm56780_a0 and variant ina_2_4_13.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 * All Rights Reserved.$
 *
 * Tool Path: $SDK/INTERNAL/fltg/xfc_map_parser
 */

#include <sal/sal_types.h>
#include <shr/shr_error.h>
#include <bsl/bsl.h>
#include <bcmpkt/flexhdr/bcmpkt_cpu_composites_0_t.h>
#include <bcmpkt/flexhdr/bcmpkt_cpu_composites_0_t_internal.h>

#define MASK(_bn) (((uint32_t)0x1<<(_bn))-1)
#define WORD_FIELD_GET(_d,_s,_l) (((_d) >> (_s)) & MASK(_l))
#define WORD_FIELD_SET(_d,_s,_l,_v) (_d)=(((_d) & ~(MASK(_l) << (_s))) | (((_v) & MASK(_l)) << (_s)))
#define WORD_FIELD_MASK(_d,_s,_l) (_d)=((_d) | (MASK(_l) << (_s)))

static uint32_t bcmpkt_cpu_composites_0_t_dma_cont6_get(uint32_t *data) {
    uint32_t val;

    val = SHR_E_PARAM;
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Get field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT6 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    return val;
}

static void bcmpkt_cpu_composites_0_t_dma_cont6_set(uint32_t *data, uint32_t val) {
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Set field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT6 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    LOG_ERROR(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Invalid param\n")));
}

static uint32_t bcmpkt_cpu_composites_0_t_dma_cont4_get(uint32_t *data) {
    uint32_t val;

    val = SHR_E_PARAM;
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Get field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT4 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    return val;
}

static void bcmpkt_cpu_composites_0_t_dma_cont4_set(uint32_t *data, uint32_t val) {
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Set field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT4 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    LOG_ERROR(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Invalid param\n")));
}

static uint32_t bcmpkt_cpu_composites_0_t_dma_cont5_get(uint32_t *data) {
    uint32_t val;

    val = SHR_E_PARAM;
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Get field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT5 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    return val;
}

static void bcmpkt_cpu_composites_0_t_dma_cont5_set(uint32_t *data, uint32_t val) {
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Set field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT5 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    LOG_ERROR(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Invalid param\n")));
}

static uint32_t bcmpkt_cpu_composites_0_t_dma_cont2_get(uint32_t *data) {
    uint32_t val;

    val = SHR_E_PARAM;
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Get field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT2 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    return val;
}

static void bcmpkt_cpu_composites_0_t_dma_cont2_set(uint32_t *data, uint32_t val) {
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Set field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT2 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    LOG_ERROR(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Invalid param\n")));
}

static uint32_t bcmpkt_cpu_composites_0_t_dma_cont3_get(uint32_t *data) {
    uint32_t val;

    val = SHR_E_PARAM;
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Get field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT3 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    return val;
}

static void bcmpkt_cpu_composites_0_t_dma_cont3_set(uint32_t *data, uint32_t val) {
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Set field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT3 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    LOG_ERROR(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Invalid param\n")));
}

static uint32_t bcmpkt_cpu_composites_0_t_dma_cont0_get(uint32_t *data) {
    uint32_t val;

    val = SHR_E_PARAM;
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Get field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT0 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    return val;
}

static void bcmpkt_cpu_composites_0_t_dma_cont0_set(uint32_t *data, uint32_t val) {
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Set field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT0 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    LOG_ERROR(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Invalid param\n")));
}

static uint32_t bcmpkt_cpu_composites_0_t_dma_cont1_get(uint32_t *data) {
    uint32_t val;

    val = SHR_E_PARAM;
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Get field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT1 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    return val;
}

static void bcmpkt_cpu_composites_0_t_dma_cont1_set(uint32_t *data, uint32_t val) {
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Set field BCMPKT_CPU_COMPOSITES_0_T_DMA_CONT1 with value %u on device BCM56780_A0_INA_2_4_13\n"), val));

    LOG_ERROR(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Invalid param\n")));
}

static uint32_t bcmpkt_cpu_composites_0_t_i_support_get(uint32_t *data, uint32_t **addr) {
    LOG_DEBUG(BSL_LS_BCMPKT_FLEX_HDR,
        (BSL_META("Get field BCMPKT_CPU_COMPOSITES_0_T_I_SUPPORT on device BCM56780_A0_INA_2_4_13\n")));
    return true;
}

const bcmpkt_cpu_composites_0_t_fget_t bcm56780_a0_ina_2_4_13_cpu_composites_0_t_fget = {
    {
        bcmpkt_cpu_composites_0_t_dma_cont6_get,
        bcmpkt_cpu_composites_0_t_dma_cont4_get,
        bcmpkt_cpu_composites_0_t_dma_cont5_get,
        bcmpkt_cpu_composites_0_t_dma_cont2_get,
        bcmpkt_cpu_composites_0_t_dma_cont3_get,
        bcmpkt_cpu_composites_0_t_dma_cont0_get,
        bcmpkt_cpu_composites_0_t_dma_cont1_get,
    }
};

const bcmpkt_cpu_composites_0_t_fset_t bcm56780_a0_ina_2_4_13_cpu_composites_0_t_fset = {
    {
        bcmpkt_cpu_composites_0_t_dma_cont6_set,
        bcmpkt_cpu_composites_0_t_dma_cont4_set,
        bcmpkt_cpu_composites_0_t_dma_cont5_set,
        bcmpkt_cpu_composites_0_t_dma_cont2_set,
        bcmpkt_cpu_composites_0_t_dma_cont3_set,
        bcmpkt_cpu_composites_0_t_dma_cont0_set,
        bcmpkt_cpu_composites_0_t_dma_cont1_set,
    }
};


const bcmpkt_cpu_composites_0_t_figet_t bcm56780_a0_ina_2_4_13_cpu_composites_0_t_figet = {
    {
        bcmpkt_cpu_composites_0_t_i_support_get
    }
};

static shr_enum_map_t bcm56780_a0_ina_2_4_13_cpu_composites_0_t_view_types[] = {
    {NULL, -1},
};

/* -2: unsupported, -1: global, others: view's value */
static int bcm56780_a0_ina_2_4_13_cpu_composites_0_t_view_infos[BCMPKT_CPU_COMPOSITES_0_T_FID_COUNT] = {
    -1,
    -1,
    -1,
    -1,
    -1,
    -1,
    -1,
};

void bcm56780_a0_ina_2_4_13_cpu_composites_0_t_view_info_get(bcmpkt_pmd_view_info_t *info)
{
    info->view_infos = bcm56780_a0_ina_2_4_13_cpu_composites_0_t_view_infos;
    info->view_types = bcm56780_a0_ina_2_4_13_cpu_composites_0_t_view_types;
    info->view_type_get = NULL;
}
