-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_ninephase_VSD_transformation\hdl_proj\hdlsrc\uz_ninephase_VSD_transformation\uz_ninephase_VSD_transformation_dut.vhd
-- Created: 2022-10-17 11:05:18
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_ninephase_VSD_transformation_dut
-- Source Path: uz_ninephase_VSD_transformation/uz_ninephase_VSD_transformation_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_ninephase_VSD_transformation_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        x_in_dq_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_in_dq_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_in_dq_2                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_in_dq_3                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_in_dq_4                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_in_dq_5                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_in_dq_6                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_in_dq_7                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_in_dq_8                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        theta_el                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
        trigger_new_values                :   IN    std_logic;  -- ufix1
        x_abc1_ll_pl_0                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc1_ll_pl_1                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc1_ll_pl_2                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc2_ll_pl_0                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc2_ll_pl_1                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc2_ll_pl_2                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc3_ll_pl_0                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc3_ll_pl_1                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc3_ll_pl_2                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        ce_out                            :   OUT   std_logic;  -- ufix1
        theta_el_axi                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
        x_abc_out_axi_0                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_1                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_2                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_3                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_4                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_5                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_6                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_7                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_8                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_1_0                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_1_1                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_1_2                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_2_0                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_2_1                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_2_2                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_3_0                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_3_1                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_3_2                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_out_dq_0                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_out_dq_1                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_out_dq_2                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_out_dq_3                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_out_dq_4                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_out_dq_5                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_out_dq_6                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_out_dq_7                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_out_dq_8                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        refresh_values                    :   OUT   std_logic  -- ufix1
        );
END uz_ninephase_VSD_transformation_dut;


ARCHITECTURE rtl OF uz_ninephase_VSD_transformation_dut IS

  -- Component Declarations
  COMPONENT uz_ninephase_VSD_transformation_src_abc_to_dq
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          x_in_dq_0                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_1                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_2                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_3                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_4                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_5                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_6                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_7                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_8                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          theta_el                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          trigger_new_values              :   IN    std_logic;  -- ufix1
          x_abc1_ll_pl_0                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc1_ll_pl_1                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc1_ll_pl_2                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc2_ll_pl_0                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc2_ll_pl_1                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc2_ll_pl_2                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc3_ll_pl_0                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc3_ll_pl_1                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc3_ll_pl_2                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          ce_out                          :   OUT   std_logic;  -- ufix1
          theta_el_axi                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          x_abc_out_axi_0                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_1                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_2                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_3                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_4                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_5                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_6                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_7                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_8                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_1_0                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_1_1                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_1_2                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_2_0                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_2_1                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_2_2                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_3_0                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_3_1                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_3_2                       :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_out_dq_0                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_1                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_2                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_3                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_4                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_5                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_6                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_7                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_8                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          refresh_values                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_ninephase_VSD_transformation_src_abc_to_dq
    USE ENTITY work.uz_ninephase_VSD_transformation_src_abc_to_dq(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL theta_el_axi_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL x_abc_out_axi_0_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_1_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_2_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_3_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_4_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_5_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_6_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_7_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_8_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_1_0_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_1_1_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_1_2_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_2_0_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_2_1_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_2_2_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_3_0_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_3_1_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_3_2_sig                    : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_0_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_1_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_2_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_3_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_4_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_5_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_6_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_7_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_8_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL refresh_values_sig               : std_logic;  -- ufix1

BEGIN
  u_uz_ninephase_VSD_transformation_src_abc_to_dq : uz_ninephase_VSD_transformation_src_abc_to_dq
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              x_in_dq_0 => x_in_dq_0,  -- sfix27_En18
              x_in_dq_1 => x_in_dq_1,  -- sfix27_En18
              x_in_dq_2 => x_in_dq_2,  -- sfix27_En18
              x_in_dq_3 => x_in_dq_3,  -- sfix27_En18
              x_in_dq_4 => x_in_dq_4,  -- sfix27_En18
              x_in_dq_5 => x_in_dq_5,  -- sfix27_En18
              x_in_dq_6 => x_in_dq_6,  -- sfix27_En18
              x_in_dq_7 => x_in_dq_7,  -- sfix27_En18
              x_in_dq_8 => x_in_dq_8,  -- sfix27_En18
              theta_el => theta_el,  -- sfix18_En14
              trigger_new_values => trigger_new_values,  -- ufix1
              x_abc1_ll_pl_0 => x_abc1_ll_pl_0,  -- sfix27_En16
              x_abc1_ll_pl_1 => x_abc1_ll_pl_1,  -- sfix27_En16
              x_abc1_ll_pl_2 => x_abc1_ll_pl_2,  -- sfix27_En16
              x_abc2_ll_pl_0 => x_abc2_ll_pl_0,  -- sfix27_En16
              x_abc2_ll_pl_1 => x_abc2_ll_pl_1,  -- sfix27_En16
              x_abc2_ll_pl_2 => x_abc2_ll_pl_2,  -- sfix27_En16
              x_abc3_ll_pl_0 => x_abc3_ll_pl_0,  -- sfix27_En16
              x_abc3_ll_pl_1 => x_abc3_ll_pl_1,  -- sfix27_En16
              x_abc3_ll_pl_2 => x_abc3_ll_pl_2,  -- sfix27_En16
              ce_out => ce_out_sig,  -- ufix1
              theta_el_axi => theta_el_axi_sig,  -- sfix18_En14
              x_abc_out_axi_0 => x_abc_out_axi_0_sig,  -- sfix27_En18
              x_abc_out_axi_1 => x_abc_out_axi_1_sig,  -- sfix27_En18
              x_abc_out_axi_2 => x_abc_out_axi_2_sig,  -- sfix27_En18
              x_abc_out_axi_3 => x_abc_out_axi_3_sig,  -- sfix27_En18
              x_abc_out_axi_4 => x_abc_out_axi_4_sig,  -- sfix27_En18
              x_abc_out_axi_5 => x_abc_out_axi_5_sig,  -- sfix27_En18
              x_abc_out_axi_6 => x_abc_out_axi_6_sig,  -- sfix27_En18
              x_abc_out_axi_7 => x_abc_out_axi_7_sig,  -- sfix27_En18
              x_abc_out_axi_8 => x_abc_out_axi_8_sig,  -- sfix27_En18
              x_abc_1_0 => x_abc_1_0_sig,  -- sfix27_En18
              x_abc_1_1 => x_abc_1_1_sig,  -- sfix27_En18
              x_abc_1_2 => x_abc_1_2_sig,  -- sfix27_En18
              x_abc_2_0 => x_abc_2_0_sig,  -- sfix27_En18
              x_abc_2_1 => x_abc_2_1_sig,  -- sfix27_En18
              x_abc_2_2 => x_abc_2_2_sig,  -- sfix27_En18
              x_abc_3_0 => x_abc_3_0_sig,  -- sfix27_En18
              x_abc_3_1 => x_abc_3_1_sig,  -- sfix27_En18
              x_abc_3_2 => x_abc_3_2_sig,  -- sfix27_En18
              x_out_dq_0 => x_out_dq_0_sig,  -- sfix27_En16
              x_out_dq_1 => x_out_dq_1_sig,  -- sfix27_En16
              x_out_dq_2 => x_out_dq_2_sig,  -- sfix27_En16
              x_out_dq_3 => x_out_dq_3_sig,  -- sfix27_En16
              x_out_dq_4 => x_out_dq_4_sig,  -- sfix27_En16
              x_out_dq_5 => x_out_dq_5_sig,  -- sfix27_En16
              x_out_dq_6 => x_out_dq_6_sig,  -- sfix27_En16
              x_out_dq_7 => x_out_dq_7_sig,  -- sfix27_En16
              x_out_dq_8 => x_out_dq_8_sig,  -- sfix27_En16
              refresh_values => refresh_values_sig  -- ufix1
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  refresh_values <= refresh_values_sig;

  theta_el_axi <= theta_el_axi_sig;

  x_abc_out_axi_0 <= x_abc_out_axi_0_sig;

  x_abc_out_axi_1 <= x_abc_out_axi_1_sig;

  x_abc_out_axi_2 <= x_abc_out_axi_2_sig;

  x_abc_out_axi_3 <= x_abc_out_axi_3_sig;

  x_abc_out_axi_4 <= x_abc_out_axi_4_sig;

  x_abc_out_axi_5 <= x_abc_out_axi_5_sig;

  x_abc_out_axi_6 <= x_abc_out_axi_6_sig;

  x_abc_out_axi_7 <= x_abc_out_axi_7_sig;

  x_abc_out_axi_8 <= x_abc_out_axi_8_sig;

  x_abc_1_0 <= x_abc_1_0_sig;

  x_abc_1_1 <= x_abc_1_1_sig;

  x_abc_1_2 <= x_abc_1_2_sig;

  x_abc_2_0 <= x_abc_2_0_sig;

  x_abc_2_1 <= x_abc_2_1_sig;

  x_abc_2_2 <= x_abc_2_2_sig;

  x_abc_3_0 <= x_abc_3_0_sig;

  x_abc_3_1 <= x_abc_3_1_sig;

  x_abc_3_2 <= x_abc_3_2_sig;

  x_out_dq_0 <= x_out_dq_0_sig;

  x_out_dq_1 <= x_out_dq_1_sig;

  x_out_dq_2 <= x_out_dq_2_sig;

  x_out_dq_3 <= x_out_dq_3_sig;

  x_out_dq_4 <= x_out_dq_4_sig;

  x_out_dq_5 <= x_out_dq_5_sig;

  x_out_dq_6 <= x_out_dq_6_sig;

  x_out_dq_7 <= x_out_dq_7_sig;

  x_out_dq_8 <= x_out_dq_8_sig;

END rtl;

