{
  "Top": "gauss",
  "RtlTop": "gauss",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "928652",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gauss",
    "Version": "1.0",
    "DisplayName": "Gauss",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/src\/gauss.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/gauss_blur.vhd",
      "impl\/vhdl\/gauss_blur_buff_val_0.vhd",
      "impl\/vhdl\/gauss_bun_1_s_axi.vhd",
      "impl\/vhdl\/gauss_mac_muladd_8ns_10ns_18ns_18_1_1.vhd",
      "impl\/vhdl\/gauss_mac_muladd_8ns_10ns_18ns_19_1_1.vhd",
      "impl\/vhdl\/gauss_mac_muladd_8ns_10ns_19ns_19_1_1.vhd",
      "impl\/vhdl\/gauss_mul_mul_8ns_11ns_19_1_1.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/start_for_gauss_blur_U0.vhd",
      "impl\/vhdl\/start_for_Mat2AXIvideo_U0.vhd",
      "impl\/vhdl\/gauss.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/gauss_blur.v",
      "impl\/verilog\/gauss_blur_buff_val_0.v",
      "impl\/verilog\/gauss_bun_1_s_axi.v",
      "impl\/verilog\/gauss_mac_muladd_8ns_10ns_18ns_18_1_1.v",
      "impl\/verilog\/gauss_mac_muladd_8ns_10ns_18ns_19_1_1.v",
      "impl\/verilog\/gauss_mac_muladd_8ns_10ns_19ns_19_1_1.v",
      "impl\/verilog\/gauss_mul_mul_8ns_11ns_19_1_1.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/start_for_gauss_blur_U0.v",
      "impl\/verilog\/start_for_Mat2AXIvideo_U0.v",
      "impl\/verilog\/gauss.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/gauss_v1_0\/data\/gauss.mdd",
      "impl\/misc\/drivers\/gauss_v1_0\/data\/gauss.tcl",
      "impl\/misc\/drivers\/gauss_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/gauss_v1_0\/src\/xgauss.c",
      "impl\/misc\/drivers\/gauss_v1_0\/src\/xgauss.h",
      "impl\/misc\/drivers\/gauss_v1_0\/src\/xgauss_hw.h",
      "impl\/misc\/drivers\/gauss_v1_0\/src\/xgauss_linux.c",
      "impl\/misc\/drivers\/gauss_v1_0\/src\/xgauss_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/lsriw\/HLS\/LisKonrad\/GAUSS\/Gauss_Solution_1\/.autopilot\/db\/gauss.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_bun_1 input_stream output_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "output_stream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "output_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "s_axi_bun_1": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_bun_1",
      "param_prefix": "C_S_AXI_BUN_1",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_bun_1_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bun_1_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bun_1_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_bun_1_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bun_1_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bun_1_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_bun_1_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_bun_1_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bun_1_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bun_1_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_bun_1_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bun_1_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bun_1_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_bun_1_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_bun_1_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bun_1_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bun_1_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "input_stream_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_bun_1",
      "dir": "in",
      "offset": "0"
    },
    "input_stream_V_data_V": {
      "interfaceRef": "input_stream",
      "dir": "in"
    },
    "input_stream_V_keep_V": {
      "interfaceRef": "input_stream",
      "dir": "in"
    },
    "input_stream_V_strb_V": {
      "interfaceRef": "input_stream",
      "dir": "in"
    },
    "input_stream_V_user_V": {
      "interfaceRef": "input_stream",
      "dir": "in"
    },
    "input_stream_V_last_V": {
      "interfaceRef": "input_stream",
      "dir": "in"
    },
    "input_stream_V_id_V": {
      "interfaceRef": "input_stream",
      "dir": "in"
    },
    "input_stream_V_dest_V": {
      "interfaceRef": "input_stream",
      "dir": "in"
    },
    "output_stream_V_data_V": {
      "interfaceRef": "output_stream",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_stream_V_keep_V": {
      "interfaceRef": "output_stream",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_stream_V_strb_V": {
      "interfaceRef": "output_stream",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_stream_V_user_V": {
      "interfaceRef": "output_stream",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_stream_V_last_V": {
      "interfaceRef": "output_stream",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_stream_V_id_V": {
      "interfaceRef": "output_stream",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_stream_V_dest_V": {
      "interfaceRef": "output_stream",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "gauss",
      "Instances": [
        {
          "ModuleName": "gauss_blur",
          "InstanceName": "gauss_blur_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        }
      ]
    },
    "Metrics": {
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "925203",
          "LatencyAvg": "925203",
          "LatencyWorst": "925203",
          "PipelineII": "925203",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "720",
            "Latency": "925200",
            "PipelineII": "",
            "PipelineDepth": "1285",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "1280",
                "Latency": "1280",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "126",
          "LUT": "438",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "gauss_blur": {
        "Latency": {
          "LatencyBest": "928649",
          "LatencyAvg": "928649",
          "LatencyWorst": "928649",
          "PipelineII": "928649",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.628"
        },
        "Loops": [{
            "Name": "LOOP_ROWS",
            "TripCount": "721",
            "Latency": "928648",
            "PipelineII": "",
            "PipelineDepth": "1288",
            "Loops": [{
                "Name": "LOOP_COLS",
                "TripCount": "1281",
                "Latency": "1285",
                "PipelineII": "1",
                "PipelineDepth": "6"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "6",
          "FF": "616",
          "LUT": "670"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "924481",
          "LatencyAvg": "924481",
          "LatencyWorst": "924481",
          "PipelineII": "924481",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "720",
            "Latency": "924480",
            "PipelineII": "",
            "PipelineDepth": "1284",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1280",
                "Latency": "1281",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "87",
          "LUT": "342",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "gauss": {
        "Latency": {
          "LatencyBest": "928652",
          "LatencyAvg": "928652",
          "LatencyWorst": "928652",
          "PipelineII": "928650",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.628"
        },
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "6",
          "FF": "875",
          "LUT": "1532"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "gauss",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-01-15 10:53:25 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
