#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May 31 04:27:23 2024
# Process ID: 380670
# Current directory: /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.runs/synth_1
# Command line: vivado -log VC707woDDRHarness.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VC707woDDRHarness.tcl
# Log file: /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.runs/synth_1/VC707woDDRHarness.vds
# Journal file: /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.runs/synth_1/vivado.jou
# Running On: binhkieudo-ASUS, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
source VC707woDDRHarness.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.656 ; gain = 0.023 ; free physical = 7447 ; free virtual = 46959
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/utils_1/imports/synth_1/VC707woDDRHarness.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/utils_1/imports/synth_1/VC707woDDRHarness.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top VC707woDDRHarness -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 380753
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2161.898 ; gain = 371.770 ; free physical = 6491 ; free virtual = 46004
Synthesis current peak Physical Memory [PSS] (MB): peak = 1532.718; parent = 1342.652; children = 190.065
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3156.867; parent = 2180.715; children = 976.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VC707woDDRHarness' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/VC707woDDRHarness.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ResetWrangler' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ResetWrangler.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w13_i0' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetRegVec_w13_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w13_i0' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetRegVec_w13_i0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetReg.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetReg.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ResetCatchAndSync_d3_VC707woDDRHarness_UNIQUIFIED' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ResetCatchAndSync_d3_VC707woDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_VC707woDDRHarness_UNIQUIFIED' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_VC707woDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VC707woDDRHarness_UNIQUIFIED' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VC707woDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VC707woDDRHarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_VC707woDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_VC707woDDRHarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_VC707woDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ResetCatchAndSync_d3_VC707woDDRHarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ResetCatchAndSync_d3_VC707woDDRHarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ResetWrangler' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ResetWrangler.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ClockGroup.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ClockGroup.sv:71]
INFO: [Synth 8-6157] synthesizing module 'harnessSysPLL' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.runs/synth_1/.Xil/Vivado-380670-binhkieudo-ASUS/realtime/harnessSysPLL_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'harnessSysPLL' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.runs/synth_1/.Xil/Vivado-380670-binhkieudo-ASUS/realtime/harnessSysPLL_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'AnalogToUInt_1' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AnalogToUInt_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AnalogToUInt_1' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AnalogToUInt_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'UIntToAnalog_1' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/UIntToAnalog_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UIntToAnalog_1' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/UIntToAnalog_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'PowerOnResetFPGAOnly' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/PowerOnResetFPGAOnly.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PowerOnResetFPGAOnly' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/PowerOnResetFPGAOnly.v:1]
INFO: [Synth 8-6157] synthesizing module 'ChipTop' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ChipTop.sv:71]
INFO: [Synth 8-6157] synthesizing module 'DigitalTop' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/DigitalTop.sv:71]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/IntXbar.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/IntXbar.sv:71]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/SystemBus.sv:71]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/FixedClockBroadcast.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/FixedClockBroadcast.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLXbar.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLXbar.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/SystemBus.sv:71]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/PeripheryBus.sv:71]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_1' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/FixedClockBroadcast_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_1' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/FixedClockBroadcast_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_2' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLXbar_2.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_2' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLXbar_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_12' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_12.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_12' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_12.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_4' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_4.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_4' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_4.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLAtomicAutomata.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLAtomicAutomata.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_4' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_4' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_5' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_5' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/PeripheryBus.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_13' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_13.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_13' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_13.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_5' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_5.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_5' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_5.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLSerdesser' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLSerdesser.sv:71]
INFO: [Synth 8-6157] synthesizing module 'HellaPeekingArbiter' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/HellaPeekingArbiter.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'HellaPeekingArbiter' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/HellaPeekingArbiter.sv:71]
INFO: [Synth 8-6157] synthesizing module 'GenericSerializer' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/GenericSerializer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'GenericSerializer' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/GenericSerializer.sv:71]
INFO: [Synth 8-6157] synthesizing module 'GenericDeserializer' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/GenericDeserializer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'GenericDeserializer' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/GenericDeserializer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLSerdesser' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLSerdesser.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_7' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_7.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_7' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_7.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ResetCatchAndSync_d3' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ResetCatchAndSync_d3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ResetCatchAndSync_d3' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ResetCatchAndSync_d3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueue' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncQueue.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncQueueSource.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncValidSync.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_2' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_2' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_2.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncValidSync.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncQueueSource.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncQueueSink.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w32' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ClockCrossingReg_w32.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w32' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ClockCrossingReg_w32.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncQueueSink.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueue' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AsyncQueue.sv:71]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/PeripheryBus_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_3' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/FixedClockBroadcast_3.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_3' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/FixedClockBroadcast_3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer_2.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLXbar_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLXbar_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_8' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_8.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_14' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_14.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_14' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_14.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_8' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_8.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_9' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_9.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Queue_9' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_9.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLAtomicAutomata_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLAtomicAutomata_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ErrorDeviceWrapper.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLError.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_10' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_10.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_6' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_6.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_6' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_6.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_10' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_10.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLError.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_11' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_11.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_7' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_7.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_7' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_7.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_11' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_11.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ErrorDeviceWrapper.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_9' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_9.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_3.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_3.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_3.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_9' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_9.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_10' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_10.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_10' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_10.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_12' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_12.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_5' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_5.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_5' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_5' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_5' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_5.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_12' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_12.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_13' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_13.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_6' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_6.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_6' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_6.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_6' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_6.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_6' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_6.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_13' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_13.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_14' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_14.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer_3.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer_3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_7' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_7.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Repeater_7' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_7.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_7' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Repeater_7.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_7' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFragmenter_7.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer_7.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_13' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_13.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_8' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_8.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_8' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_8.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_13' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_13.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLBuffer_7.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_14' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_14.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_1' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/PeripheryBus_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'MemoryBus' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/MemoryBus.sv:71]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_4' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/FixedClockBroadcast_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_4' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/FixedClockBroadcast_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLFIFOFixer_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ProbePicker' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ProbePicker.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ProbePicker' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ProbePicker.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_16' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLInterconnectCoupler_16.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AXI4UserYanker.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_15' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_15.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_0' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_0.sv:72]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_0' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_0.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_15' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_15.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AXI4UserYanker.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/AXI4IdIndexer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_2' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_2.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_47' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_47.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_10' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/ram_combMem_10.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_48' (0#1) [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Queue_48.sv:71]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:1157]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000001 
	Parameter FORMAT bound to: uart_tx_printf=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-689] width (4) of port connection 's_axi_awsize' does not match port width (3) of module 'axi_bram_ctrl_0' [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/VC707woDDRHarness.sv:370]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/framework.fpga.vc707.VC707woDDRHarness.SmallRocketAXITestVC707Config.top.mems.v:199]
WARNING: [Synth 8-6014] Unused sequential element s2_vaddr_r_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/DCache.sv:780]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/framework.fpga.vc707.VC707woDDRHarness.SmallRocketAXITestVC707Config.top.mems.v:296]
WARNING: [Synth 8-6014] Unused sequential element ram_RW_0_r_en_pipe_0_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/framework.fpga.vc707.VC707woDDRHarness.SmallRocketAXITestVC707Config.top.mems.v:393]
WARNING: [Synth 8-6014] Unused sequential element reg_mstatus_gva_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/CSRFile.sv:356]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:565]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:631]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:632]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_wfd_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:633]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:643]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:644]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:646]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:647]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_wfd_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:648]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:673]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:674]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:676]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:677]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_wfd_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:678]
WARNING: [Synth 8-6014] Unused sequential element rocc_blocked_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:738]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:740]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_1_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:743]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:745]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_1_reg was removed.  [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:748]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-3848] Net _ram_io_ser_in_valid in module/entity VC707woDDRHarness does not have driver. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/VC707woDDRHarness.sv:106]
WARNING: [Synth 8-3848] Net _ram_io_ser_in_bits in module/entity VC707woDDRHarness does not have driver. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/VC707woDDRHarness.sv:107]
WARNING: [Synth 8-3848] Net _ram_io_ser_out_ready in module/entity VC707woDDRHarness does not have driver. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/VC707woDDRHarness.sv:108]
WARNING: [Synth 8-7129] Port reset in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module CaptureChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[20] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[19] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[18] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[17] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[16] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[15] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[14] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[13] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[12] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[11] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[10] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[9] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[8] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[7] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[6] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[5] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[4] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[3] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[2] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[1] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[0] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[20] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[19] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[18] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[17] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[16] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[15] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[14] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[13] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[12] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[0] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[3] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[2] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[31] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[30] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[29] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[28] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[27] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[26] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[25] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[24] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[23] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[22] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[21] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[20] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[19] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[18] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[17] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[16] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[15] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[14] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[13] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[12] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[11] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[10] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[9] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[8] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[7] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[6] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[5] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[4] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[3] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[2] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_combMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_combMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[30] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[29] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[28] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[27] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[26] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[25] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[24] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[23] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[22] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[21] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[20] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[19] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[18] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[17] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[16] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[15] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[14] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[13] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[12] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[1] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_address[0] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_data[30] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_data[29] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_data[28] in module TLSPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_control_xing_in_a_bits_data[27] in module TLSPI is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2477.539 ; gain = 687.410 ; free physical = 6362 ; free virtual = 45881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1657.124; parent = 1467.254; children = 190.065
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3453.695; parent = 2477.543; children = 976.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.352 ; gain = 705.223 ; free physical = 6351 ; free virtual = 45870
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.136; parent = 1468.297; children = 190.065
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3471.508; parent = 2495.355; children = 976.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2495.352 ; gain = 705.223 ; free physical = 6351 ; free virtual = 45870
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.136; parent = 1468.297; children = 190.065
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3471.508; parent = 2495.355; children = 976.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2530.438 ; gain = 0.000 ; free physical = 6253 ; free virtual = 45772
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.gen/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0/axi_bram_ctrl_0_in_context.xdc] for cell 'bram'
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.gen/sources_1/ip/harnessSysPLL/harnessSysPLL/harnessSysPLL_in_context.xdc] for cell 'harnessSysPLL'
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.gen/sources_1/ip/harnessSysPLL/harnessSysPLL/harnessSysPLL_in_context.xdc] for cell 'harnessSysPLL'
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-180] No cells matched 'dut_/spi_0_1/mac/phy/txd_reg*'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'dut_/spi_0_1/mac/phy/sck_reg'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:23]
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:25]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:26]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:45]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports uart_ctsn]]'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports uart_rtsn]]'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:51]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports uart_rxd]]'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdio_spi_dat_0]]'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:66]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdio_spi_dat_1]]'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdio_spi_dat_2]]'. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:69]
CRITICAL WARNING: [Constraints 18-638] Undefined BOARD_PART property for current project while applying board-derived constraints. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc:78]
Resolution: Please set the correct BOARD_PART property for the current project and reapply the constraints.
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/VC707woDDRHarness_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VC707woDDRHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VC707woDDRHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.875 ; gain = 0.000 ; free physical = 5809 ; free virtual = 45328
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2953.875 ; gain = 0.000 ; free physical = 5809 ; free virtual = 45328
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2953.875 ; gain = 1163.746 ; free physical = 6364 ; free virtual = 45883
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.977; parent = 2000.557; children = 190.065
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3898.281; parent = 2922.129; children = 976.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2953.875 ; gain = 1163.746 ; free physical = 6363 ; free virtual = 45882
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.977; parent = 2000.557; children = 190.065
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3909.938; parent = 2925.781; children = 984.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg. (constraint file  /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc, line 54).
Applied set_property IOB = TRUE for chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg. (constraint file  /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc, line 57).
Applied set_property IOB = TRUE for chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg. (constraint file  /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc, line 60).
Applied set_property IOB = TRUE for chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg. (constraint file  /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/constrs_1/new/constr.xdc, line 72).
Applied set_property KEEP_HIERARCHY = SOFT for bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for harnessSysPLL. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2953.875 ; gain = 1163.746 ; free physical = 6361 ; free virtual = 45880
Synthesis current peak Physical Memory [PSS] (MB): peak = 2189.977; parent = 2000.557; children = 190.182
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3931.750; parent = 2925.781; children = 1005.969
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLAtomicAutomata.sv:242]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_5_reg' and it is trimmed from '32' to '4' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/GenericDeserializer.sv:112]
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/TLAtomicAutomata_1.sv:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore2_addr_reg' and it is trimmed from '32' to '14' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/DCache.sv:610]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:691]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:663]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/Rocket.sv:663]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2953.875 ; gain = 1163.746 ; free physical = 4613 ; free virtual = 44138
Synthesis current peak Physical Memory [PSS] (MB): peak = 3560.029; parent = 2000.557; children = 2195.627
Synthesis current peak Virtual Memory [VSS] (MB): peak = 9537.574; parent = 2925.781; children = 6615.711
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_entries_barrier' (OptimizationBarrier) to 'chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier'
INFO: [Synth 8-223] decloning instance 'chiptop0/system/tile_prci_domain/intsource_1' (IntSyncCrossingSource_1) to 'chiptop0/system/tile_prci_domain/intsource_3'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   41 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 8     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 38    
	   3 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 75    
	   3 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 7     
	   3 Input    2 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 2     
	   5 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 42    
	   4 Input    1 Bit       Adders := 128   
+---XORs : 
	   2 Input     32 Bit         XORs := 29    
	   2 Input     19 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 3     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 9     
	   2 Input      3 Bit         XORs := 4     
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	              164 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               58 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 88    
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 10    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 110   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 75    
	                3 Bit    Registers := 130   
	                2 Bit    Registers := 52    
	                1 Bit    Registers := 1569  
+---Multipliers : 
	              41x41  Multipliers := 1     
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 4     
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	               1K Bit	(64 X 21 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  164 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   58 Bit        Muxes := 12    
	   2 Input   32 Bit        Muxes := 163   
	   4 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 10    
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 27    
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 206   
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 11    
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 44    
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 131   
	  10 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 119   
	  11 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 4     
	  32 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 75    
	   3 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 546   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore1_addr_reg' and it is trimmed from '32' to '14' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/DCache.sv:610]
DSP Report: Generating DSP _GEN0, operation Mode is: A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: Generating DSP _GEN0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: register _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
DSP Report: operator _GEN0 is absorbed into DSP _GEN0.
WARNING: [Synth 8-3936] Found unconnected internal register 'error/a/ram_ext/Memory_reg' and it is trimmed from '66' to '15' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'inDes/data_1_reg' and it is trimmed from '32' to '11' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/GenericDeserializer.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'inDes/data_3_reg' and it is trimmed from '32' to '11' bits. [/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.srcs/sources_1/imports/gen-collateral/GenericDeserializer.sv:108]
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:04:09 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1565 ; free virtual = 41123
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+--------------+---------------+----------------+
|Module Name       | RTL Object   | Depth x Width | Implemented As | 
+------------------+--------------+---------------+----------------+
|TLROM             | _GEN         | 1024x32       | LUT            | 
|ClockSinkDomain_1 | bootrom/_GEN | 1024x32       | LUT            | 
+------------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                     | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/dcache /data | data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg            | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/dcache /data | data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg            | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/dcache /data | data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg            | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/dcache /data | data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg            | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/frontend     | icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg         | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/frontend     | icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                             | RTL Object                                                                                     | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/core                 | rf_ext/Memory_reg                                                                              | Implied   | 32 x 32              | RAM32M x 12  | 
|VC707woDDRHarness                                                       | tile_prci_domain/buffer/x1_a_q/ram_ext/Memory_reg                                              | Implied   | 2 x 86               | RAM32M x 15  | 
|VC707woDDRHarness                                                       | tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                      | Implied   | 2 x 46               | RAM32M x 8   | 
|VC707woDDRHarness                                                       | tile_prci_domain/buffer_1/x1_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 82               | RAM32M x 14  | 
|VC707woDDRHarness                                                       | tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                    | Implied   | 2 x 48               | RAM32M x 8   | 
|systemi_2/subsystem_cbus                                                | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 84               | RAM32M x 14  | 
|systemi_2/subsystem_cbus                                                | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 49               | RAM32M x 9   | 
|systemi_2/subsystem_cbus                                                | wrapped_error_device/buffer/x1_a_q/ram_ext/Memory_reg                                          | Implied   | 2 x 66               | RAM32M x 11  | 
|systemi_2/subsystem_cbus                                                | wrapped_error_device/buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                  | Implied   | 2 x 49               | RAM32M x 9   | 
|systemi_2/subsystem_cbus                                                | coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg                                          | Implied   | 2 x 71               | RAM32M x 12  | 
|systemi_2/subsystem_cbus                                                | coupler_to_prci_ctrl/buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                  | Implied   | 2 x 48               | RAM32M x 8   | 
|systemi_2/\subsystem_mbus/coupler_to_memory_controller_port_named_axi4  | axi4yank/Queue_17/ram_ext/Memory_reg                                                           | Implied   | 8 x 14               | RAM32M x 3   | 
|systemi_2/\subsystem_mbus/coupler_to_memory_controller_port_named_axi4  | axi4yank/Queue_16/ram_ext/Memory_reg                                                           | Implied   | 8 x 14               | RAM32M x 3   | 
|systemi_2/\subsystem_mbus/coupler_to_memory_controller_port_named_axi4  | axi4yank/Queue_1/ram_ext/Memory_reg                                                            | Implied   | 8 x 14               | RAM32M x 3   | 
|systemi_2/\subsystem_mbus/coupler_to_memory_controller_port_named_axi4  | axi4yank/Queue/ram_ext/Memory_reg                                                              | Implied   | 8 x 14               | RAM32M x 3   | 
|systemi_2/subsystem_l2_wrapper                                          | broadcast_1/TLBroadcastTracker/o_data/ram_ext/Memory_reg                                       | Implied   | 16 x 36              | RAM32M x 6   | 
|systemi_2/subsystem_l2_wrapper                                          | broadcast_1/TLBroadcastTracker_1/o_data/ram_ext/Memory_reg                                     | Implied   | 16 x 36              | RAM32M x 6   | 
|systemi_2/subsystem_l2_wrapper                                          | broadcast_1/TLBroadcastTracker_2/o_data/ram_ext/Memory_reg                                     | Implied   | 16 x 36              | RAM32M x 6   | 
|systemi_2/subsystem_l2_wrapper                                          | broadcast_1/TLBroadcastTracker_3/o_data/ram_ext/Memory_reg                                     | Implied   | 16 x 36              | RAM32M x 6   | 
|systemi_2/subsystem_pbus                                                | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 81               | RAM32M x 14  | 
|systemi_2/subsystem_pbus                                                | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 48               | RAM32M x 8   | 
|systemi_2/subsystem_pbus                                                | buffer_1/x1_a_q/ram_ext/Memory_reg                                                             | Implied   | 2 x 82               | RAM32M x 14  | 
|systemi_2/subsystem_pbus                                                | buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                     | Implied   | 2 x 48               | RAM32M x 8   | 
|systemi_2/uartClockDomainWrapper                                        | uart_0/txq/ram_ext/Memory_reg                                                                  | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_2/uartClockDomainWrapper                                        | uart_0/rxq/ram_ext/Memory_reg                                                                  | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_2/spiClockDomainWrapper                                         | spi_0/fifo/txq/ram_ext/Memory_reg                                                              | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_2/spiClockDomainWrapper                                         | spi_0/fifo/rxq/ram_ext/Memory_reg                                                              | Implied   | 8 x 8                | RAM32M x 2   | 
|VC707woDDRHarness                                                       | subsystem_fbus_buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                        | Implied   | 2 x 49               | RAM32M x 9   | 
|VC707woDDRHarness                                                       | subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_ext/Memory_reg | Implied   | 2 x 49               | RAM32M x 9   | 
+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv      | A2*B2            | 25     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | (PCIN>>17)+A2*B2 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | (PCIN>>17)+A2*B2 | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'fpga_power_on/power_on_reset' to pin 'fpga_power_on/power_on_reset_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:50 ; elapsed = 00:04:14 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1475 ; free virtual = 41033
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:04:21 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1463 ; free virtual = 41021
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                     | RTL Object                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/dcache /data | data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg            | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/dcache /data | data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg            | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/dcache /data | data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg            | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/dcache /data | data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg            | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/frontend     | icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg         | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/frontend     | icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------------------------+------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                             | RTL Object                                                                                     | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+
|systemi_1/\tile_prci_domain/tile_reset_domain_tile/core                 | rf_ext/Memory_reg                                                                              | Implied   | 32 x 32              | RAM32M x 12  | 
|VC707woDDRHarness                                                       | tile_prci_domain/buffer/x1_a_q/ram_ext/Memory_reg                                              | Implied   | 2 x 86               | RAM32M x 15  | 
|VC707woDDRHarness                                                       | tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                      | Implied   | 2 x 46               | RAM32M x 8   | 
|VC707woDDRHarness                                                       | tile_prci_domain/buffer_1/x1_a_q/ram_ext/Memory_reg                                            | Implied   | 2 x 82               | RAM32M x 14  | 
|VC707woDDRHarness                                                       | tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                    | Implied   | 2 x 48               | RAM32M x 8   | 
|systemi_2/subsystem_cbus                                                | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 84               | RAM32M x 14  | 
|systemi_2/subsystem_cbus                                                | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 49               | RAM32M x 9   | 
|systemi_2/subsystem_cbus                                                | wrapped_error_device/buffer/x1_a_q/ram_ext/Memory_reg                                          | Implied   | 2 x 66               | RAM32M x 11  | 
|systemi_2/subsystem_cbus                                                | wrapped_error_device/buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                  | Implied   | 2 x 49               | RAM32M x 9   | 
|systemi_2/subsystem_cbus                                                | coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/Memory_reg                                          | Implied   | 2 x 71               | RAM32M x 12  | 
|systemi_2/subsystem_cbus                                                | coupler_to_prci_ctrl/buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                  | Implied   | 2 x 48               | RAM32M x 8   | 
|systemi_2/\subsystem_mbus/coupler_to_memory_controller_port_named_axi4  | axi4yank/Queue_17/ram_ext/Memory_reg                                                           | Implied   | 8 x 14               | RAM32M x 3   | 
|systemi_2/\subsystem_mbus/coupler_to_memory_controller_port_named_axi4  | axi4yank/Queue_16/ram_ext/Memory_reg                                                           | Implied   | 8 x 14               | RAM32M x 3   | 
|systemi_2/\subsystem_mbus/coupler_to_memory_controller_port_named_axi4  | axi4yank/Queue_1/ram_ext/Memory_reg                                                            | Implied   | 8 x 14               | RAM32M x 3   | 
|systemi_2/\subsystem_mbus/coupler_to_memory_controller_port_named_axi4  | axi4yank/Queue/ram_ext/Memory_reg                                                              | Implied   | 8 x 14               | RAM32M x 3   | 
|systemi_2/subsystem_l2_wrapper                                          | broadcast_1/TLBroadcastTracker/o_data/ram_ext/Memory_reg                                       | Implied   | 16 x 36              | RAM32M x 6   | 
|systemi_2/subsystem_l2_wrapper                                          | broadcast_1/TLBroadcastTracker_1/o_data/ram_ext/Memory_reg                                     | Implied   | 16 x 36              | RAM32M x 6   | 
|systemi_2/subsystem_l2_wrapper                                          | broadcast_1/TLBroadcastTracker_2/o_data/ram_ext/Memory_reg                                     | Implied   | 16 x 36              | RAM32M x 6   | 
|systemi_2/subsystem_l2_wrapper                                          | broadcast_1/TLBroadcastTracker_3/o_data/ram_ext/Memory_reg                                     | Implied   | 16 x 36              | RAM32M x 6   | 
|systemi_2/subsystem_pbus                                                | buffer/x1_a_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 81               | RAM32M x 14  | 
|systemi_2/subsystem_pbus                                                | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                       | Implied   | 2 x 48               | RAM32M x 8   | 
|systemi_2/subsystem_pbus                                                | buffer_1/x1_a_q/ram_ext/Memory_reg                                                             | Implied   | 2 x 82               | RAM32M x 14  | 
|systemi_2/subsystem_pbus                                                | buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                     | Implied   | 2 x 48               | RAM32M x 8   | 
|systemi_2/uartClockDomainWrapper                                        | uart_0/txq/ram_ext/Memory_reg                                                                  | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_2/uartClockDomainWrapper                                        | uart_0/rxq/ram_ext/Memory_reg                                                                  | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_2/spiClockDomainWrapper                                         | spi_0/fifo/txq/ram_ext/Memory_reg                                                              | Implied   | 8 x 8                | RAM32M x 2   | 
|systemi_2/spiClockDomainWrapper                                         | spi_0/fifo/rxq/ram_ext/Memory_reg                                                              | Implied   | 8 x 8                | RAM32M x 2   | 
|VC707woDDRHarness                                                       | subsystem_fbus_buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                        | Implied   | 2 x 49               | RAM32M x 9   | 
|VC707woDDRHarness                                                       | subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_ext/Memory_reg | Implied   | 2 x 49               | RAM32M x 9   | 
+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:04 ; elapsed = 00:04:29 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1489 ; free virtual = 41047
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:08 ; elapsed = 00:04:33 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1496 ; free virtual = 41054
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:08 ; elapsed = 00:04:33 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1496 ; free virtual = 41054
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:04:36 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1491 ; free virtual = 41050
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:11 ; elapsed = 00:04:36 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1489 ; free virtual = 41047
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:11 ; elapsed = 00:04:37 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1489 ; free virtual = 41047
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:11 ; elapsed = 00:04:37 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1484 ; free virtual = 41042
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|VC707woDDRHarness | chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv      | A'*B'          | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN>>17+A'*B' | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN>>17+A'*B' | 24     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |harnessSysPLL   |         1|
|2     |axi_bram_ctrl_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |axi_bram_ctrl |     1|
|2     |harnessSysPLL |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |   391|
|5     |DSP48E1       |     4|
|6     |LUT1          |   103|
|7     |LUT2          |   962|
|8     |LUT3          |  1863|
|9     |LUT4          |  2268|
|10    |LUT5          |  2590|
|11    |LUT6          |  4785|
|12    |MUXF7         |   391|
|13    |MUXF8         |    79|
|14    |RAM32M        |   172|
|15    |RAM32X1D      |    23|
|16    |RAMB18E1      |     1|
|17    |RAMB36E1      |     5|
|19    |SRL16E        |     1|
|20    |FDCE          |   142|
|21    |FDPE          |     7|
|22    |FDRE          |  5582|
|23    |FDSE          |    79|
|24    |IBUF          |     6|
|25    |IBUFDS        |     1|
|26    |OBUFT         |     5|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:11 ; elapsed = 00:04:37 . Memory (MB): peak = 3231.188 ; gain = 1441.059 ; free physical = 1484 ; free virtual = 41042
Synthesis current peak Physical Memory [PSS] (MB): peak = 7311.852; parent = 2291.222; children = 5020.737
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12829.887; parent = 3231.191; children = 9598.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:04:30 . Memory (MB): peak = 3235.098 ; gain = 986.445 ; free physical = 6299 ; free virtual = 45857
Synthesis Optimization Complete : Time (s): cpu = 00:04:14 ; elapsed = 00:04:43 . Memory (MB): peak = 3235.098 ; gain = 1444.969 ; free physical = 6299 ; free virtual = 45857
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3235.098 ; gain = 0.000 ; free physical = 6288 ; free virtual = 45847
INFO: [Netlist 29-17] Analyzing 1067 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3263.203 ; gain = 0.000 ; free physical = 6226 ; free virtual = 45785
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 195 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 172 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 23 instances

Synth Design complete, checksum: bb14d8eb
INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 154 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:26 ; elapsed = 00:04:55 . Memory (MB): peak = 3263.203 ; gain = 1932.547 ; free physical = 6461 ; free virtual = 46020
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RISC-V/NewFramework/framework/usb/project/project.runs/synth_1/VC707woDDRHarness.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VC707woDDRHarness_utilization_synth.rpt -pb VC707woDDRHarness_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 31 04:32:29 2024...
