-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Tue Sep 25 13:40:38 2018
-- Host        : VT2OB6D7ZB52FZ0 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/WorkSpace/project/prj_ocr/prj_ocr/prj_ocr.srcs/sources_1/ip/hls_ocr_0/hls_ocr_0_sim_netlist.vhdl
-- Design      : hls_ocr_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_AXIvideo2Mat is
  port (
    video_in_TREADY : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2Mat_U0_img_rows_V_out_write : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    \axi_data_V_1_i_reg_274_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    srcImg_rows_V_c_empty_n : in STD_LOGIC;
    srcImg_rows_V_c12_full_n : in STD_LOGIC;
    srcImg_cols_V_c13_full_n : in STD_LOGIC;
    srcImg_cols_V_c_empty_n : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    srcImg_data_stream_0_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_for_hls_otsu_U0_full_n : in STD_LOGIC;
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_AXIvideo2Mat : entity is "AXIvideo2Mat";
end hls_ocr_0_AXIvideo2Mat;

architecture STRUCTURE of hls_ocr_0_AXIvideo2Mat is
  signal AXI_video_strm_V_data_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_0_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_video_strm_V_data_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_rd_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_0_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state_reg_n_4_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_data_out : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_rd_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_0_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_state_reg_n_4_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_rd_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_0_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_state_reg_n_4_[0]\ : STD_LOGIC;
  signal \^axivideo2mat_u0_img_rows_v_out_write\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[5]_i_2_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_2_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_2_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_10_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_11_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_12_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_13_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_14_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_6 : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_7 : STD_LOGIC;
  signal ap_ready_INST_0_i_2_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_2_n_5 : STD_LOGIC;
  signal ap_ready_INST_0_i_2_n_6 : STD_LOGIC;
  signal ap_ready_INST_0_i_2_n_7 : STD_LOGIC;
  signal ap_ready_INST_0_i_3_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_4_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_5_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_6_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_6_n_5 : STD_LOGIC;
  signal ap_ready_INST_0_i_6_n_6 : STD_LOGIC;
  signal ap_ready_INST_0_i_6_n_7 : STD_LOGIC;
  signal ap_ready_INST_0_i_7_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_8_n_4 : STD_LOGIC;
  signal ap_ready_INST_0_i_9_n_4 : STD_LOGIC;
  signal axi_data_V1_i_reg_219 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V1_i_reg_219[0]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_219[1]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_219[2]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_219[3]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_219[4]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_219[5]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_219[6]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_219[7]_i_1_n_4\ : STD_LOGIC;
  signal axi_data_V_1_i_reg_274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_1_i_reg_274[0]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_274[1]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_274[2]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_274[3]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_274[4]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_274[5]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_274[6]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_274[7]_i_1_n_4\ : STD_LOGIC;
  signal \^axi_data_v_1_i_reg_274_reg[0]_0\ : STD_LOGIC;
  signal axi_data_V_3_i_reg_334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_3_i_reg_334[0]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_334[1]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_334[2]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_334[3]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_334[4]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_334[5]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_334[6]_i_1_n_4\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_334[7]_i_1_n_4\ : STD_LOGIC;
  signal axi_last_V1_i_reg_209 : STD_LOGIC;
  signal \axi_last_V1_i_reg_209[0]_i_1_n_4\ : STD_LOGIC;
  signal axi_last_V_3_i_reg_322 : STD_LOGIC;
  signal \axi_last_V_3_i_reg_322[0]_i_1_n_4\ : STD_LOGIC;
  signal brmerge_i_reg_457 : STD_LOGIC;
  signal \brmerge_i_reg_457[0]_i_1_n_4\ : STD_LOGIC;
  signal \brmerge_i_reg_457[0]_i_2_n_4\ : STD_LOGIC;
  signal \brmerge_i_reg_457[0]_i_3_n_4\ : STD_LOGIC;
  signal \brmerge_i_reg_457[0]_i_4_n_4\ : STD_LOGIC;
  signal \eol_2_i_reg_311[0]_i_1_n_4\ : STD_LOGIC;
  signal \eol_2_i_reg_311[0]_i_2_n_4\ : STD_LOGIC;
  signal \eol_2_i_reg_311_reg_n_4_[0]\ : STD_LOGIC;
  signal eol_i_reg_251 : STD_LOGIC;
  signal \eol_i_reg_251_reg_n_4_[0]\ : STD_LOGIC;
  signal eol_reg_263 : STD_LOGIC;
  signal \eol_reg_263[0]_i_2_n_4\ : STD_LOGIC;
  signal \eol_reg_263_reg_n_4_[0]\ : STD_LOGIC;
  signal exitcond7_i_fu_373_p2 : STD_LOGIC;
  signal exitcond_i_fu_384_p2 : STD_LOGIC;
  signal \exitcond_i_reg_448[0]_i_1_n_4\ : STD_LOGIC;
  signal \exitcond_i_reg_448_reg_n_4_[0]\ : STD_LOGIC;
  signal i_V_fu_378_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_V_reg_443 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_reg_443_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_443_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_V_reg_443_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_V_reg_443_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_V_reg_443_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_443_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_V_reg_443_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_V_reg_443_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_V_reg_443_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_443_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_V_reg_443_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_V_reg_443_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_V_reg_443_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_443_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_V_reg_443_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_V_reg_443_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_V_reg_443_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_443_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_V_reg_443_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_V_reg_443_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_V_reg_443_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \i_V_reg_443_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \i_V_reg_443_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_443_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_V_reg_443_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_V_reg_443_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_V_reg_443_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_V_reg_443_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_V_reg_443_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_V_reg_443_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sof_1_i_fu_152 : STD_LOGIC;
  signal sof_1_i_fu_1520 : STD_LOGIC;
  signal \sof_1_i_fu_152[0]_i_1_n_4\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_4 : STD_LOGIC;
  signal t_V_6_reg_240 : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_11_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_12_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_13_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_14_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_15_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_16_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_17_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_18_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_5_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_7_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_8_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240[0]_i_9_n_4\ : STD_LOGIC;
  signal t_V_6_reg_240_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \t_V_6_reg_240_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_10_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_6_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[0]_i_6_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \t_V_6_reg_240_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal t_V_reg_229 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_data_V_reg_419 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_last_V_reg_427 : STD_LOGIC;
  signal \^video_in_tready\ : STD_LOGIC;
  signal NLW_ap_ready_INST_0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ap_ready_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ap_ready_INST_0_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ap_ready_INST_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_reg_443_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_reg_443_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t_V_6_reg_240_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_6_reg_240_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t_V_6_reg_240_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_6_reg_240_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_6_reg_240_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_rd_i_1 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_wr_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_rd_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_wr_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair11";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_219[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_219[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_219[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_219[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_219[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_219[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_219[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_334[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_334[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_334[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_334[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_last_V1_i_reg_209[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \brmerge_i_reg_457[0]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \brmerge_i_reg_457[0]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \brmerge_i_reg_457[0]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \exitcond_i_reg_448[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_419[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_419[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_419[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_419[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_419[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_419[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_419[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_419[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_427[0]_i_2\ : label is "soft_lutpair8";
begin
  AXIvideo2Mat_U0_img_rows_V_out_write <= \^axivideo2mat_u0_img_rows_v_out_write\;
  Q(0) <= \^q\(0);
  \axi_data_V_1_i_reg_274_reg[0]_0\ <= \^axi_data_v_1_i_reg_274_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
  video_in_TREADY <= \^video_in_tready\;
\AXI_video_strm_V_data_V_0_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      O => AXI_video_strm_V_data_V_0_load_A
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      O => AXI_video_strm_V_data_V_0_load_B
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_B(7),
      R => '0'
    );
AXI_video_strm_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      I1 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_4
    );
AXI_video_strm_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_4,
      Q => AXI_video_strm_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_in,
      I1 => video_in_TVALID,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_4
    );
AXI_video_strm_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_4,
      Q => AXI_video_strm_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => video_in_TVALID,
      I2 => AXI_video_strm_V_data_V_0_ack_in,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I4 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      O => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I2 => video_in_TVALID,
      I3 => AXI_video_strm_V_data_V_0_ack_in,
      O => AXI_video_strm_V_data_V_0_state(1)
    );
\AXI_video_strm_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_state(1),
      Q => AXI_video_strm_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F0C000"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      I1 => video_in_TVALID,
      I2 => ap_rst_n,
      I3 => \^video_in_tready\,
      I4 => \AXI_video_strm_V_dest_V_0_state_reg_n_4_[0]\,
      O => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => \^video_in_tready\,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      I3 => \AXI_video_strm_V_dest_V_0_state_reg_n_4_[0]\,
      O => AXI_video_strm_V_dest_V_0_state(1)
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000EEE"
    )
        port map (
      I0 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I1 => brmerge_i_reg_457,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I3 => ap_CS_fsm_state2,
      I4 => \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_4\,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => \eol_2_i_reg_311_reg_n_4_[0]\,
      I3 => ap_enable_reg_pp2_iter1_reg_n_4,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_4\
    );
\AXI_video_strm_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_dest_V_0_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_0_state(1),
      Q => \^video_in_tready\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_4_[0]\,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_4\
    );
\AXI_video_strm_V_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_4\,
      Q => AXI_video_strm_V_last_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_4_[0]\,
      I4 => AXI_video_strm_V_last_V_0_payload_B,
      O => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_4\
    );
\AXI_video_strm_V_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_4\,
      Q => AXI_video_strm_V_last_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_last_V_0_sel,
      O => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_4
    );
AXI_video_strm_V_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_4,
      Q => AXI_video_strm_V_last_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => video_in_TVALID,
      I2 => AXI_video_strm_V_last_V_0_sel_wr,
      O => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_4
    );
AXI_video_strm_V_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_4,
      Q => AXI_video_strm_V_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => video_in_TVALID,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_4_[0]\,
      I4 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      O => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_4_[0]\,
      I2 => video_in_TVALID,
      I3 => AXI_video_strm_V_last_V_0_ack_in,
      O => AXI_video_strm_V_last_V_0_state(1)
    );
\AXI_video_strm_V_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_last_V_0_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_state(1),
      Q => AXI_video_strm_V_last_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_4_[0]\,
      I4 => AXI_video_strm_V_user_V_0_payload_A,
      O => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_4\
    );
\AXI_video_strm_V_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_4\,
      Q => AXI_video_strm_V_user_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_4_[0]\,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_4\
    );
\AXI_video_strm_V_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_4\,
      Q => AXI_video_strm_V_user_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_user_V_0_sel,
      O => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_4
    );
AXI_video_strm_V_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_4,
      Q => AXI_video_strm_V_user_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => video_in_TVALID,
      I2 => AXI_video_strm_V_user_V_0_sel_wr,
      O => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_4
    );
AXI_video_strm_V_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_4,
      Q => AXI_video_strm_V_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => video_in_TVALID,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_4_[0]\,
      I4 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      O => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_4\,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_4_[0]\,
      I2 => video_in_TVALID,
      I3 => AXI_video_strm_V_user_V_0_ack_in,
      O => AXI_video_strm_V_user_V_0_state(1)
    );
\AXI_video_strm_V_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_user_V_0_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_state(1),
      Q => AXI_video_strm_V_user_V_0_ack_in,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(0),
      I1 => brmerge_i_reg_457,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => D(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(1),
      I1 => brmerge_i_reg_457,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(2),
      I1 => brmerge_i_reg_457,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(3),
      I1 => brmerge_i_reg_457,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(4),
      I1 => brmerge_i_reg_457,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(5),
      I1 => brmerge_i_reg_457,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(6),
      I1 => brmerge_i_reg_457,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008000000"
    )
        port map (
      I0 => srcImg_data_stream_0_full_n,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \exitcond_i_reg_448_reg_n_4_[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_4,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I5 => brmerge_i_reg_457,
      O => E(0)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(7),
      I1 => brmerge_i_reg_457,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => D(7)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond7_i_fu_373_p2,
      I2 => internal_empty_n_reg_1,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEEEEEEEAEEE"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_rows_v_out_write\,
      I1 => ap_CS_fsm_state2,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I3 => AXI_video_strm_V_user_V_0_payload_A,
      I4 => AXI_video_strm_V_user_V_0_sel,
      I5 => AXI_video_strm_V_user_V_0_payload_B,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => srcImg_rows_V_c_empty_n,
      I2 => srcImg_rows_V_c12_full_n,
      I3 => srcImg_cols_V_c13_full_n,
      I4 => srcImg_cols_V_c_empty_n,
      I5 => internal_full_n_reg,
      O => \^axivideo2mat_u0_img_rows_v_out_write\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_user_V_0_payload_A,
      I3 => AXI_video_strm_V_user_V_0_sel,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44FF44FF444F44"
    )
        port map (
      I0 => exitcond7_i_fu_373_p2,
      I1 => ap_CS_fsm_state4,
      I2 => ap_enable_reg_pp1_iter1_reg_n_4,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \ap_CS_fsm[5]_i_2_n_4\,
      I5 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_4,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \ap_CS_fsm[5]_i_2_n_4\,
      I3 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001F00"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I1 => brmerge_i_reg_457,
      I2 => srcImg_data_stream_0_full_n,
      I3 => ap_enable_reg_pp1_iter1_reg_n_4,
      I4 => \exitcond_i_reg_448_reg_n_4_[0]\,
      O => \ap_CS_fsm[5]_i_2_n_4\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAABAAFFAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I2 => \eol_2_i_reg_311_reg_n_4_[0]\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => ap_enable_reg_pp2_iter1_reg_n_4,
      I5 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I1 => \eol_2_i_reg_311_reg_n_4_[0]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1_reg_n_4,
      I4 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D0000000000"
    )
        port map (
      I0 => exitcond_i_fu_384_p2,
      I1 => ap_enable_reg_pp1_iter0_i_2_n_4,
      I2 => exitcond7_i_fu_373_p2,
      I3 => ap_CS_fsm_state4,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter0_i_1_n_4
    );
ap_enable_reg_pp1_iter0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040444FFFFFFFF"
    )
        port map (
      I0 => \exitcond_i_reg_448_reg_n_4_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_4,
      I2 => srcImg_data_stream_0_full_n,
      I3 => brmerge_i_reg_457,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_enable_reg_pp1_iter0_i_2_n_4
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_4,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD00000000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond7_i_fu_373_p2,
      I2 => ap_enable_reg_pp1_iter1_reg_n_4,
      I3 => \ap_CS_fsm[5]_i_2_n_4\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter1_i_1_n_4
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_4,
      Q => ap_enable_reg_pp1_iter1_reg_n_4,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \eol_2_i_reg_311_reg_n_4_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_4,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I4 => AXI_video_strm_V_last_V_0_data_out,
      I5 => ap_enable_reg_pp2_iter0_i_2_n_4,
      O => ap_enable_reg_pp2_iter0_i_1_n_4
    );
ap_enable_reg_pp2_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => ap_CS_fsm_state7,
      O => ap_enable_reg_pp2_iter0_i_2_n_4
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_4,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF001000000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_4,
      I3 => \eol_2_i_reg_311_reg_n_4_[0]\,
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp2_iter1_i_1_n_4
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_4,
      Q => ap_enable_reg_pp2_iter1_reg_n_4,
      R => '0'
    );
ap_ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exitcond7_i_fu_373_p2,
      I1 => ap_CS_fsm_state4,
      O => ap_ready
    );
ap_ready_INST_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => ap_ready_INST_0_i_2_n_4,
      CO(3) => NLW_ap_ready_INST_0_i_1_CO_UNCONNECTED(3),
      CO(2) => exitcond7_i_fu_373_p2,
      CO(1) => ap_ready_INST_0_i_1_n_6,
      CO(0) => ap_ready_INST_0_i_1_n_7,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_ready_INST_0_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => ap_ready_INST_0_i_3_n_4,
      S(1) => ap_ready_INST_0_i_4_n_4,
      S(0) => ap_ready_INST_0_i_5_n_4
    );
ap_ready_INST_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_229(13),
      I1 => t_V_reg_229(14),
      I2 => t_V_reg_229(12),
      O => ap_ready_INST_0_i_10_n_4
    );
ap_ready_INST_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_229(10),
      I1 => t_V_reg_229(11),
      I2 => t_V_reg_229(9),
      O => ap_ready_INST_0_i_11_n_4
    );
ap_ready_INST_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => t_V_reg_229(6),
      I1 => t_V_reg_229(7),
      I2 => t_V_reg_229(8),
      O => ap_ready_INST_0_i_12_n_4
    );
ap_ready_INST_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_reg_229(4),
      I1 => t_V_reg_229(5),
      I2 => t_V_reg_229(3),
      O => ap_ready_INST_0_i_13_n_4
    );
ap_ready_INST_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_229(0),
      I1 => t_V_reg_229(1),
      I2 => t_V_reg_229(2),
      O => ap_ready_INST_0_i_14_n_4
    );
ap_ready_INST_0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => ap_ready_INST_0_i_6_n_4,
      CO(3) => ap_ready_INST_0_i_2_n_4,
      CO(2) => ap_ready_INST_0_i_2_n_5,
      CO(1) => ap_ready_INST_0_i_2_n_6,
      CO(0) => ap_ready_INST_0_i_2_n_7,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_ready_INST_0_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => ap_ready_INST_0_i_7_n_4,
      S(2) => ap_ready_INST_0_i_8_n_4,
      S(1) => ap_ready_INST_0_i_9_n_4,
      S(0) => ap_ready_INST_0_i_10_n_4
    );
ap_ready_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_229(31),
      I1 => t_V_reg_229(30),
      O => ap_ready_INST_0_i_3_n_4
    );
ap_ready_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_229(28),
      I1 => t_V_reg_229(29),
      I2 => t_V_reg_229(27),
      O => ap_ready_INST_0_i_4_n_4
    );
ap_ready_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_229(25),
      I1 => t_V_reg_229(26),
      I2 => t_V_reg_229(24),
      O => ap_ready_INST_0_i_5_n_4
    );
ap_ready_INST_0_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_ready_INST_0_i_6_n_4,
      CO(2) => ap_ready_INST_0_i_6_n_5,
      CO(1) => ap_ready_INST_0_i_6_n_6,
      CO(0) => ap_ready_INST_0_i_6_n_7,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_ready_INST_0_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => ap_ready_INST_0_i_11_n_4,
      S(2) => ap_ready_INST_0_i_12_n_4,
      S(1) => ap_ready_INST_0_i_13_n_4,
      S(0) => ap_ready_INST_0_i_14_n_4
    );
ap_ready_INST_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_229(22),
      I1 => t_V_reg_229(23),
      I2 => t_V_reg_229(21),
      O => ap_ready_INST_0_i_7_n_4
    );
ap_ready_INST_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_229(19),
      I1 => t_V_reg_229(20),
      I2 => t_V_reg_229(18),
      O => ap_ready_INST_0_i_8_n_4
    );
ap_ready_INST_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_229(16),
      I1 => t_V_reg_229(17),
      I2 => t_V_reg_229(15),
      O => ap_ready_INST_0_i_9_n_4
    );
\axi_data_V1_i_reg_219[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_419(0),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_334(0),
      O => \axi_data_V1_i_reg_219[0]_i_1_n_4\
    );
\axi_data_V1_i_reg_219[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_419(1),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_334(1),
      O => \axi_data_V1_i_reg_219[1]_i_1_n_4\
    );
\axi_data_V1_i_reg_219[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_419(2),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_334(2),
      O => \axi_data_V1_i_reg_219[2]_i_1_n_4\
    );
\axi_data_V1_i_reg_219[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_419(3),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_334(3),
      O => \axi_data_V1_i_reg_219[3]_i_1_n_4\
    );
\axi_data_V1_i_reg_219[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_419(4),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_334(4),
      O => \axi_data_V1_i_reg_219[4]_i_1_n_4\
    );
\axi_data_V1_i_reg_219[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_419(5),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_334(5),
      O => \axi_data_V1_i_reg_219[5]_i_1_n_4\
    );
\axi_data_V1_i_reg_219[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_419(6),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_334(6),
      O => \axi_data_V1_i_reg_219[6]_i_1_n_4\
    );
\axi_data_V1_i_reg_219[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_419(7),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_334(7),
      O => \axi_data_V1_i_reg_219[7]_i_1_n_4\
    );
\axi_data_V1_i_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_219[0]_i_1_n_4\,
      Q => axi_data_V1_i_reg_219(0),
      R => '0'
    );
\axi_data_V1_i_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_219[1]_i_1_n_4\,
      Q => axi_data_V1_i_reg_219(1),
      R => '0'
    );
\axi_data_V1_i_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_219[2]_i_1_n_4\,
      Q => axi_data_V1_i_reg_219(2),
      R => '0'
    );
\axi_data_V1_i_reg_219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_219[3]_i_1_n_4\,
      Q => axi_data_V1_i_reg_219(3),
      R => '0'
    );
\axi_data_V1_i_reg_219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_219[4]_i_1_n_4\,
      Q => axi_data_V1_i_reg_219(4),
      R => '0'
    );
\axi_data_V1_i_reg_219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_219[5]_i_1_n_4\,
      Q => axi_data_V1_i_reg_219(5),
      R => '0'
    );
\axi_data_V1_i_reg_219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_219[6]_i_1_n_4\,
      Q => axi_data_V1_i_reg_219(6),
      R => '0'
    );
\axi_data_V1_i_reg_219_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_219[7]_i_1_n_4\,
      Q => axi_data_V1_i_reg_219(7),
      R => '0'
    );
\axi_data_V_1_i_reg_274[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_219(0),
      I1 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_274(0),
      I3 => brmerge_i_reg_457,
      I4 => AXI_video_strm_V_data_V_0_data_out(0),
      O => \axi_data_V_1_i_reg_274[0]_i_1_n_4\
    );
\axi_data_V_1_i_reg_274[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_219(1),
      I1 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_274(1),
      I3 => brmerge_i_reg_457,
      I4 => AXI_video_strm_V_data_V_0_data_out(1),
      O => \axi_data_V_1_i_reg_274[1]_i_1_n_4\
    );
\axi_data_V_1_i_reg_274[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_219(2),
      I1 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_274(2),
      I3 => brmerge_i_reg_457,
      I4 => AXI_video_strm_V_data_V_0_data_out(2),
      O => \axi_data_V_1_i_reg_274[2]_i_1_n_4\
    );
\axi_data_V_1_i_reg_274[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_219(3),
      I1 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_274(3),
      I3 => brmerge_i_reg_457,
      I4 => AXI_video_strm_V_data_V_0_data_out(3),
      O => \axi_data_V_1_i_reg_274[3]_i_1_n_4\
    );
\axi_data_V_1_i_reg_274[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_219(4),
      I1 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_274(4),
      I3 => brmerge_i_reg_457,
      I4 => AXI_video_strm_V_data_V_0_data_out(4),
      O => \axi_data_V_1_i_reg_274[4]_i_1_n_4\
    );
\axi_data_V_1_i_reg_274[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_219(5),
      I1 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_274(5),
      I3 => brmerge_i_reg_457,
      I4 => AXI_video_strm_V_data_V_0_data_out(5),
      O => \axi_data_V_1_i_reg_274[5]_i_1_n_4\
    );
\axi_data_V_1_i_reg_274[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_219(6),
      I1 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_274(6),
      I3 => brmerge_i_reg_457,
      I4 => AXI_video_strm_V_data_V_0_data_out(6),
      O => \axi_data_V_1_i_reg_274[6]_i_1_n_4\
    );
\axi_data_V_1_i_reg_274[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_219(7),
      I1 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_274(7),
      I3 => brmerge_i_reg_457,
      I4 => AXI_video_strm_V_data_V_0_data_out(7),
      O => \axi_data_V_1_i_reg_274[7]_i_1_n_4\
    );
\axi_data_V_1_i_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => \axi_data_V_1_i_reg_274[0]_i_1_n_4\,
      Q => axi_data_V_1_i_reg_274(0),
      R => '0'
    );
\axi_data_V_1_i_reg_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => \axi_data_V_1_i_reg_274[1]_i_1_n_4\,
      Q => axi_data_V_1_i_reg_274(1),
      R => '0'
    );
\axi_data_V_1_i_reg_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => \axi_data_V_1_i_reg_274[2]_i_1_n_4\,
      Q => axi_data_V_1_i_reg_274(2),
      R => '0'
    );
\axi_data_V_1_i_reg_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => \axi_data_V_1_i_reg_274[3]_i_1_n_4\,
      Q => axi_data_V_1_i_reg_274(3),
      R => '0'
    );
\axi_data_V_1_i_reg_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => \axi_data_V_1_i_reg_274[4]_i_1_n_4\,
      Q => axi_data_V_1_i_reg_274(4),
      R => '0'
    );
\axi_data_V_1_i_reg_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => \axi_data_V_1_i_reg_274[5]_i_1_n_4\,
      Q => axi_data_V_1_i_reg_274(5),
      R => '0'
    );
\axi_data_V_1_i_reg_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => \axi_data_V_1_i_reg_274[6]_i_1_n_4\,
      Q => axi_data_V_1_i_reg_274(6),
      R => '0'
    );
\axi_data_V_1_i_reg_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => \axi_data_V_1_i_reg_274[7]_i_1_n_4\,
      Q => axi_data_V_1_i_reg_274(7),
      R => '0'
    );
\axi_data_V_3_i_reg_334[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(0),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => \axi_data_V_3_i_reg_334[0]_i_1_n_4\
    );
\axi_data_V_3_i_reg_334[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(1),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => \axi_data_V_3_i_reg_334[1]_i_1_n_4\
    );
\axi_data_V_3_i_reg_334[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(2),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => \axi_data_V_3_i_reg_334[2]_i_1_n_4\
    );
\axi_data_V_3_i_reg_334[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(3),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => \axi_data_V_3_i_reg_334[3]_i_1_n_4\
    );
\axi_data_V_3_i_reg_334[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(4),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => \axi_data_V_3_i_reg_334[4]_i_1_n_4\
    );
\axi_data_V_3_i_reg_334[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(5),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => \axi_data_V_3_i_reg_334[5]_i_1_n_4\
    );
\axi_data_V_3_i_reg_334[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(6),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => \axi_data_V_3_i_reg_334[6]_i_1_n_4\
    );
\axi_data_V_3_i_reg_334[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_274(7),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => \axi_data_V_3_i_reg_334[7]_i_1_n_4\
    );
\axi_data_V_3_i_reg_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \axi_data_V_3_i_reg_334[0]_i_1_n_4\,
      Q => axi_data_V_3_i_reg_334(0),
      R => '0'
    );
\axi_data_V_3_i_reg_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \axi_data_V_3_i_reg_334[1]_i_1_n_4\,
      Q => axi_data_V_3_i_reg_334(1),
      R => '0'
    );
\axi_data_V_3_i_reg_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \axi_data_V_3_i_reg_334[2]_i_1_n_4\,
      Q => axi_data_V_3_i_reg_334(2),
      R => '0'
    );
\axi_data_V_3_i_reg_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \axi_data_V_3_i_reg_334[3]_i_1_n_4\,
      Q => axi_data_V_3_i_reg_334(3),
      R => '0'
    );
\axi_data_V_3_i_reg_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \axi_data_V_3_i_reg_334[4]_i_1_n_4\,
      Q => axi_data_V_3_i_reg_334(4),
      R => '0'
    );
\axi_data_V_3_i_reg_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \axi_data_V_3_i_reg_334[5]_i_1_n_4\,
      Q => axi_data_V_3_i_reg_334(5),
      R => '0'
    );
\axi_data_V_3_i_reg_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \axi_data_V_3_i_reg_334[6]_i_1_n_4\,
      Q => axi_data_V_3_i_reg_334(6),
      R => '0'
    );
\axi_data_V_3_i_reg_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \axi_data_V_3_i_reg_334[7]_i_1_n_4\,
      Q => axi_data_V_3_i_reg_334(7),
      R => '0'
    );
\axi_last_V1_i_reg_209[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_427,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_i_reg_322,
      O => \axi_last_V1_i_reg_209[0]_i_1_n_4\
    );
\axi_last_V1_i_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_i_reg_209[0]_i_1_n_4\,
      Q => axi_last_V1_i_reg_209,
      R => '0'
    );
\axi_last_V_3_i_reg_322[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_263_reg_n_4_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \axi_last_V_3_i_reg_322[0]_i_1_n_4\
    );
\axi_last_V_3_i_reg_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \axi_last_V_3_i_reg_322[0]_i_1_n_4\,
      Q => axi_last_V_3_i_reg_322,
      R => '0'
    );
\brmerge_i_reg_457[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFFFFFFCA0000"
    )
        port map (
      I0 => \brmerge_i_reg_457[0]_i_2_n_4\,
      I1 => \eol_i_reg_251_reg_n_4_[0]\,
      I2 => \brmerge_i_reg_457[0]_i_3_n_4\,
      I3 => sof_1_i_fu_152,
      I4 => \brmerge_i_reg_457[0]_i_4_n_4\,
      I5 => brmerge_i_reg_457,
      O => \brmerge_i_reg_457[0]_i_1_n_4\
    );
\brmerge_i_reg_457[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_263_reg_n_4_[0]\,
      I1 => brmerge_i_reg_457,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \brmerge_i_reg_457[0]_i_2_n_4\
    );
\brmerge_i_reg_457[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_4,
      I1 => \exitcond_i_reg_448_reg_n_4_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => \brmerge_i_reg_457[0]_i_3_n_4\
    );
\brmerge_i_reg_457[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond_i_fu_384_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \ap_CS_fsm[5]_i_2_n_4\,
      O => \brmerge_i_reg_457[0]_i_4_n_4\
    );
\brmerge_i_reg_457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \brmerge_i_reg_457[0]_i_1_n_4\,
      Q => brmerge_i_reg_457,
      R => '0'
    );
\eol_2_i_reg_311[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp2_iter1_reg_n_4,
      I2 => \eol_2_i_reg_311_reg_n_4_[0]\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      O => \eol_2_i_reg_311[0]_i_1_n_4\
    );
\eol_2_i_reg_311[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_i_reg_251_reg_n_4_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \eol_2_i_reg_311[0]_i_2_n_4\
    );
\eol_2_i_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_311[0]_i_1_n_4\,
      D => \eol_2_i_reg_311[0]_i_2_n_4\,
      Q => \eol_2_i_reg_311_reg_n_4_[0]\,
      R => '0'
    );
\eol_i_reg_251[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_A,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => brmerge_i_reg_457,
      I4 => \eol_reg_263_reg_n_4_[0]\,
      I5 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      O => eol_i_reg_251
    );
\eol_i_reg_251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => eol_i_reg_251,
      Q => \eol_i_reg_251_reg_n_4_[0]\,
      R => '0'
    );
\eol_reg_263[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => exitcond7_i_fu_373_p2,
      I1 => ap_CS_fsm_state4,
      I2 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      O => eol_reg_263
    );
\eol_reg_263[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_last_V1_i_reg_209,
      I1 => \^axi_data_v_1_i_reg_274_reg[0]_0\,
      I2 => \eol_reg_263_reg_n_4_[0]\,
      I3 => brmerge_i_reg_457,
      I4 => AXI_video_strm_V_last_V_0_data_out,
      O => \eol_reg_263[0]_i_2_n_4\
    );
\eol_reg_263[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFFFFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \exitcond_i_reg_448_reg_n_4_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_4,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I4 => brmerge_i_reg_457,
      I5 => srcImg_data_stream_0_full_n,
      O => \^axi_data_v_1_i_reg_274_reg[0]_0\
    );
\eol_reg_263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_263,
      D => \eol_reg_263[0]_i_2_n_4\,
      Q => \eol_reg_263_reg_n_4_[0]\,
      R => '0'
    );
\exitcond_i_reg_448[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \exitcond_i_reg_448_reg_n_4_[0]\,
      I1 => \ap_CS_fsm[5]_i_2_n_4\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond_i_fu_384_p2,
      O => \exitcond_i_reg_448[0]_i_1_n_4\
    );
\exitcond_i_reg_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_i_reg_448[0]_i_1_n_4\,
      Q => \exitcond_i_reg_448_reg_n_4_[0]\,
      R => '0'
    );
\i_V_reg_443[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_229(0),
      O => i_V_fu_378_p2(0)
    );
\i_V_reg_443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(0),
      Q => i_V_reg_443(0),
      R => '0'
    );
\i_V_reg_443_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(10),
      Q => i_V_reg_443(10),
      R => '0'
    );
\i_V_reg_443_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(11),
      Q => i_V_reg_443(11),
      R => '0'
    );
\i_V_reg_443_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(12),
      Q => i_V_reg_443(12),
      R => '0'
    );
\i_V_reg_443_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_443_reg[8]_i_1_n_4\,
      CO(3) => \i_V_reg_443_reg[12]_i_1_n_4\,
      CO(2) => \i_V_reg_443_reg[12]_i_1_n_5\,
      CO(1) => \i_V_reg_443_reg[12]_i_1_n_6\,
      CO(0) => \i_V_reg_443_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_378_p2(12 downto 9),
      S(3 downto 0) => t_V_reg_229(12 downto 9)
    );
\i_V_reg_443_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(13),
      Q => i_V_reg_443(13),
      R => '0'
    );
\i_V_reg_443_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(14),
      Q => i_V_reg_443(14),
      R => '0'
    );
\i_V_reg_443_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(15),
      Q => i_V_reg_443(15),
      R => '0'
    );
\i_V_reg_443_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(16),
      Q => i_V_reg_443(16),
      R => '0'
    );
\i_V_reg_443_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_443_reg[12]_i_1_n_4\,
      CO(3) => \i_V_reg_443_reg[16]_i_1_n_4\,
      CO(2) => \i_V_reg_443_reg[16]_i_1_n_5\,
      CO(1) => \i_V_reg_443_reg[16]_i_1_n_6\,
      CO(0) => \i_V_reg_443_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_378_p2(16 downto 13),
      S(3 downto 0) => t_V_reg_229(16 downto 13)
    );
\i_V_reg_443_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(17),
      Q => i_V_reg_443(17),
      R => '0'
    );
\i_V_reg_443_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(18),
      Q => i_V_reg_443(18),
      R => '0'
    );
\i_V_reg_443_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(19),
      Q => i_V_reg_443(19),
      R => '0'
    );
\i_V_reg_443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(1),
      Q => i_V_reg_443(1),
      R => '0'
    );
\i_V_reg_443_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(20),
      Q => i_V_reg_443(20),
      R => '0'
    );
\i_V_reg_443_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_443_reg[16]_i_1_n_4\,
      CO(3) => \i_V_reg_443_reg[20]_i_1_n_4\,
      CO(2) => \i_V_reg_443_reg[20]_i_1_n_5\,
      CO(1) => \i_V_reg_443_reg[20]_i_1_n_6\,
      CO(0) => \i_V_reg_443_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_378_p2(20 downto 17),
      S(3 downto 0) => t_V_reg_229(20 downto 17)
    );
\i_V_reg_443_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(21),
      Q => i_V_reg_443(21),
      R => '0'
    );
\i_V_reg_443_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(22),
      Q => i_V_reg_443(22),
      R => '0'
    );
\i_V_reg_443_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(23),
      Q => i_V_reg_443(23),
      R => '0'
    );
\i_V_reg_443_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(24),
      Q => i_V_reg_443(24),
      R => '0'
    );
\i_V_reg_443_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_443_reg[20]_i_1_n_4\,
      CO(3) => \i_V_reg_443_reg[24]_i_1_n_4\,
      CO(2) => \i_V_reg_443_reg[24]_i_1_n_5\,
      CO(1) => \i_V_reg_443_reg[24]_i_1_n_6\,
      CO(0) => \i_V_reg_443_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_378_p2(24 downto 21),
      S(3 downto 0) => t_V_reg_229(24 downto 21)
    );
\i_V_reg_443_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(25),
      Q => i_V_reg_443(25),
      R => '0'
    );
\i_V_reg_443_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(26),
      Q => i_V_reg_443(26),
      R => '0'
    );
\i_V_reg_443_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(27),
      Q => i_V_reg_443(27),
      R => '0'
    );
\i_V_reg_443_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(28),
      Q => i_V_reg_443(28),
      R => '0'
    );
\i_V_reg_443_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_443_reg[24]_i_1_n_4\,
      CO(3) => \i_V_reg_443_reg[28]_i_1_n_4\,
      CO(2) => \i_V_reg_443_reg[28]_i_1_n_5\,
      CO(1) => \i_V_reg_443_reg[28]_i_1_n_6\,
      CO(0) => \i_V_reg_443_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_378_p2(28 downto 25),
      S(3 downto 0) => t_V_reg_229(28 downto 25)
    );
\i_V_reg_443_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(29),
      Q => i_V_reg_443(29),
      R => '0'
    );
\i_V_reg_443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(2),
      Q => i_V_reg_443(2),
      R => '0'
    );
\i_V_reg_443_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(30),
      Q => i_V_reg_443(30),
      R => '0'
    );
\i_V_reg_443_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(31),
      Q => i_V_reg_443(31),
      R => '0'
    );
\i_V_reg_443_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_443_reg[28]_i_1_n_4\,
      CO(3 downto 2) => \NLW_i_V_reg_443_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_reg_443_reg[31]_i_1_n_6\,
      CO(0) => \i_V_reg_443_reg[31]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_reg_443_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_378_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => t_V_reg_229(31 downto 29)
    );
\i_V_reg_443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(3),
      Q => i_V_reg_443(3),
      R => '0'
    );
\i_V_reg_443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(4),
      Q => i_V_reg_443(4),
      R => '0'
    );
\i_V_reg_443_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_reg_443_reg[4]_i_1_n_4\,
      CO(2) => \i_V_reg_443_reg[4]_i_1_n_5\,
      CO(1) => \i_V_reg_443_reg[4]_i_1_n_6\,
      CO(0) => \i_V_reg_443_reg[4]_i_1_n_7\,
      CYINIT => t_V_reg_229(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_378_p2(4 downto 1),
      S(3 downto 0) => t_V_reg_229(4 downto 1)
    );
\i_V_reg_443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(5),
      Q => i_V_reg_443(5),
      R => '0'
    );
\i_V_reg_443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(6),
      Q => i_V_reg_443(6),
      R => '0'
    );
\i_V_reg_443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(7),
      Q => i_V_reg_443(7),
      R => '0'
    );
\i_V_reg_443_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(8),
      Q => i_V_reg_443(8),
      R => '0'
    );
\i_V_reg_443_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_443_reg[4]_i_1_n_4\,
      CO(3) => \i_V_reg_443_reg[8]_i_1_n_4\,
      CO(2) => \i_V_reg_443_reg[8]_i_1_n_5\,
      CO(1) => \i_V_reg_443_reg[8]_i_1_n_6\,
      CO(0) => \i_V_reg_443_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_378_p2(8 downto 5),
      S(3 downto 0) => t_V_reg_229(8 downto 5)
    );
\i_V_reg_443_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_378_p2(9),
      Q => i_V_reg_443(9),
      R => '0'
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_rows_v_out_write\,
      I1 => srcImg_rows_V_c12_full_n,
      O => internal_empty_n_reg
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_rows_v_out_write\,
      I1 => srcImg_cols_V_c13_full_n,
      O => internal_empty_n_reg_0
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFFFFFFFFFF"
    )
        port map (
      I0 => brmerge_i_reg_457,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_4,
      I3 => \exitcond_i_reg_448_reg_n_4_[0]\,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => srcImg_data_stream_0_full_n,
      O => \mOutPtr_reg[0]\
    );
\sof_1_i_fu_152[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDFFFDF0000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2_n_4\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond_i_fu_384_p2,
      I4 => ap_CS_fsm_state3,
      I5 => sof_1_i_fu_152,
      O => \sof_1_i_fu_152[0]_i_1_n_4\
    );
\sof_1_i_fu_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_1_i_fu_152[0]_i_1_n_4\,
      Q => sof_1_i_fu_152,
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707700"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond7_i_fu_373_p2,
      I2 => ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_hls_otsu_U0_full_n,
      O => start_once_reg_i_1_n_4
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_4,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\t_V_6_reg_240[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFDF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2_n_4\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond_i_fu_384_p2,
      I4 => exitcond7_i_fu_373_p2,
      I5 => ap_CS_fsm_state4,
      O => t_V_6_reg_240
    );
\t_V_6_reg_240[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_240_reg(22),
      I1 => t_V_6_reg_240_reg(23),
      I2 => t_V_6_reg_240_reg(21),
      O => \t_V_6_reg_240[0]_i_11_n_4\
    );
\t_V_6_reg_240[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_240_reg(19),
      I1 => t_V_6_reg_240_reg(20),
      I2 => t_V_6_reg_240_reg(18),
      O => \t_V_6_reg_240[0]_i_12_n_4\
    );
\t_V_6_reg_240[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_240_reg(16),
      I1 => t_V_6_reg_240_reg(17),
      I2 => t_V_6_reg_240_reg(15),
      O => \t_V_6_reg_240[0]_i_13_n_4\
    );
\t_V_6_reg_240[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_240_reg(13),
      I1 => t_V_6_reg_240_reg(14),
      I2 => t_V_6_reg_240_reg(12),
      O => \t_V_6_reg_240[0]_i_14_n_4\
    );
\t_V_6_reg_240[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_6_reg_240_reg(11),
      I1 => t_V_6_reg_240_reg(9),
      I2 => t_V_6_reg_240_reg(10),
      O => \t_V_6_reg_240[0]_i_15_n_4\
    );
\t_V_6_reg_240[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_6_reg_240_reg(8),
      I1 => t_V_6_reg_240_reg(7),
      I2 => t_V_6_reg_240_reg(6),
      O => \t_V_6_reg_240[0]_i_16_n_4\
    );
\t_V_6_reg_240[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_240_reg(4),
      I1 => t_V_6_reg_240_reg(5),
      I2 => t_V_6_reg_240_reg(3),
      O => \t_V_6_reg_240[0]_i_17_n_4\
    );
\t_V_6_reg_240[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_240_reg(0),
      I1 => t_V_6_reg_240_reg(1),
      I2 => t_V_6_reg_240_reg(2),
      O => \t_V_6_reg_240[0]_i_18_n_4\
    );
\t_V_6_reg_240[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2_n_4\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond_i_fu_384_p2,
      O => sof_1_i_fu_1520
    );
\t_V_6_reg_240[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_6_reg_240_reg(0),
      O => \t_V_6_reg_240[0]_i_5_n_4\
    );
\t_V_6_reg_240[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_6_reg_240_reg(31),
      I1 => t_V_6_reg_240_reg(30),
      O => \t_V_6_reg_240[0]_i_7_n_4\
    );
\t_V_6_reg_240[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_240_reg(28),
      I1 => t_V_6_reg_240_reg(29),
      I2 => t_V_6_reg_240_reg(27),
      O => \t_V_6_reg_240[0]_i_8_n_4\
    );
\t_V_6_reg_240[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_240_reg(25),
      I1 => t_V_6_reg_240_reg(26),
      I2 => t_V_6_reg_240_reg(24),
      O => \t_V_6_reg_240[0]_i_9_n_4\
    );
\t_V_6_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[0]_i_3_n_11\,
      Q => t_V_6_reg_240_reg(0),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_6_reg_240_reg[0]_i_10_n_4\,
      CO(2) => \t_V_6_reg_240_reg[0]_i_10_n_5\,
      CO(1) => \t_V_6_reg_240_reg[0]_i_10_n_6\,
      CO(0) => \t_V_6_reg_240_reg[0]_i_10_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t_V_6_reg_240_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_6_reg_240[0]_i_15_n_4\,
      S(2) => \t_V_6_reg_240[0]_i_16_n_4\,
      S(1) => \t_V_6_reg_240[0]_i_17_n_4\,
      S(0) => \t_V_6_reg_240[0]_i_18_n_4\
    );
\t_V_6_reg_240_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_6_reg_240_reg[0]_i_3_n_4\,
      CO(2) => \t_V_6_reg_240_reg[0]_i_3_n_5\,
      CO(1) => \t_V_6_reg_240_reg[0]_i_3_n_6\,
      CO(0) => \t_V_6_reg_240_reg[0]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \t_V_6_reg_240_reg[0]_i_3_n_8\,
      O(2) => \t_V_6_reg_240_reg[0]_i_3_n_9\,
      O(1) => \t_V_6_reg_240_reg[0]_i_3_n_10\,
      O(0) => \t_V_6_reg_240_reg[0]_i_3_n_11\,
      S(3 downto 1) => t_V_6_reg_240_reg(3 downto 1),
      S(0) => \t_V_6_reg_240[0]_i_5_n_4\
    );
\t_V_6_reg_240_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_240_reg[0]_i_6_n_4\,
      CO(3) => \NLW_t_V_6_reg_240_reg[0]_i_4_CO_UNCONNECTED\(3),
      CO(2) => exitcond_i_fu_384_p2,
      CO(1) => \t_V_6_reg_240_reg[0]_i_4_n_6\,
      CO(0) => \t_V_6_reg_240_reg[0]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t_V_6_reg_240_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \t_V_6_reg_240[0]_i_7_n_4\,
      S(1) => \t_V_6_reg_240[0]_i_8_n_4\,
      S(0) => \t_V_6_reg_240[0]_i_9_n_4\
    );
\t_V_6_reg_240_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_240_reg[0]_i_10_n_4\,
      CO(3) => \t_V_6_reg_240_reg[0]_i_6_n_4\,
      CO(2) => \t_V_6_reg_240_reg[0]_i_6_n_5\,
      CO(1) => \t_V_6_reg_240_reg[0]_i_6_n_6\,
      CO(0) => \t_V_6_reg_240_reg[0]_i_6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t_V_6_reg_240_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_6_reg_240[0]_i_11_n_4\,
      S(2) => \t_V_6_reg_240[0]_i_12_n_4\,
      S(1) => \t_V_6_reg_240[0]_i_13_n_4\,
      S(0) => \t_V_6_reg_240[0]_i_14_n_4\
    );
\t_V_6_reg_240_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[8]_i_1_n_9\,
      Q => t_V_6_reg_240_reg(10),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[8]_i_1_n_8\,
      Q => t_V_6_reg_240_reg(11),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[12]_i_1_n_11\,
      Q => t_V_6_reg_240_reg(12),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_240_reg[8]_i_1_n_4\,
      CO(3) => \t_V_6_reg_240_reg[12]_i_1_n_4\,
      CO(2) => \t_V_6_reg_240_reg[12]_i_1_n_5\,
      CO(1) => \t_V_6_reg_240_reg[12]_i_1_n_6\,
      CO(0) => \t_V_6_reg_240_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_240_reg[12]_i_1_n_8\,
      O(2) => \t_V_6_reg_240_reg[12]_i_1_n_9\,
      O(1) => \t_V_6_reg_240_reg[12]_i_1_n_10\,
      O(0) => \t_V_6_reg_240_reg[12]_i_1_n_11\,
      S(3 downto 0) => t_V_6_reg_240_reg(15 downto 12)
    );
\t_V_6_reg_240_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[12]_i_1_n_10\,
      Q => t_V_6_reg_240_reg(13),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[12]_i_1_n_9\,
      Q => t_V_6_reg_240_reg(14),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[12]_i_1_n_8\,
      Q => t_V_6_reg_240_reg(15),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[16]_i_1_n_11\,
      Q => t_V_6_reg_240_reg(16),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_240_reg[12]_i_1_n_4\,
      CO(3) => \t_V_6_reg_240_reg[16]_i_1_n_4\,
      CO(2) => \t_V_6_reg_240_reg[16]_i_1_n_5\,
      CO(1) => \t_V_6_reg_240_reg[16]_i_1_n_6\,
      CO(0) => \t_V_6_reg_240_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_240_reg[16]_i_1_n_8\,
      O(2) => \t_V_6_reg_240_reg[16]_i_1_n_9\,
      O(1) => \t_V_6_reg_240_reg[16]_i_1_n_10\,
      O(0) => \t_V_6_reg_240_reg[16]_i_1_n_11\,
      S(3 downto 0) => t_V_6_reg_240_reg(19 downto 16)
    );
\t_V_6_reg_240_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[16]_i_1_n_10\,
      Q => t_V_6_reg_240_reg(17),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[16]_i_1_n_9\,
      Q => t_V_6_reg_240_reg(18),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[16]_i_1_n_8\,
      Q => t_V_6_reg_240_reg(19),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[0]_i_3_n_10\,
      Q => t_V_6_reg_240_reg(1),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[20]_i_1_n_11\,
      Q => t_V_6_reg_240_reg(20),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_240_reg[16]_i_1_n_4\,
      CO(3) => \t_V_6_reg_240_reg[20]_i_1_n_4\,
      CO(2) => \t_V_6_reg_240_reg[20]_i_1_n_5\,
      CO(1) => \t_V_6_reg_240_reg[20]_i_1_n_6\,
      CO(0) => \t_V_6_reg_240_reg[20]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_240_reg[20]_i_1_n_8\,
      O(2) => \t_V_6_reg_240_reg[20]_i_1_n_9\,
      O(1) => \t_V_6_reg_240_reg[20]_i_1_n_10\,
      O(0) => \t_V_6_reg_240_reg[20]_i_1_n_11\,
      S(3 downto 0) => t_V_6_reg_240_reg(23 downto 20)
    );
\t_V_6_reg_240_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[20]_i_1_n_10\,
      Q => t_V_6_reg_240_reg(21),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[20]_i_1_n_9\,
      Q => t_V_6_reg_240_reg(22),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[20]_i_1_n_8\,
      Q => t_V_6_reg_240_reg(23),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[24]_i_1_n_11\,
      Q => t_V_6_reg_240_reg(24),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_240_reg[20]_i_1_n_4\,
      CO(3) => \t_V_6_reg_240_reg[24]_i_1_n_4\,
      CO(2) => \t_V_6_reg_240_reg[24]_i_1_n_5\,
      CO(1) => \t_V_6_reg_240_reg[24]_i_1_n_6\,
      CO(0) => \t_V_6_reg_240_reg[24]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_240_reg[24]_i_1_n_8\,
      O(2) => \t_V_6_reg_240_reg[24]_i_1_n_9\,
      O(1) => \t_V_6_reg_240_reg[24]_i_1_n_10\,
      O(0) => \t_V_6_reg_240_reg[24]_i_1_n_11\,
      S(3 downto 0) => t_V_6_reg_240_reg(27 downto 24)
    );
\t_V_6_reg_240_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[24]_i_1_n_10\,
      Q => t_V_6_reg_240_reg(25),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[24]_i_1_n_9\,
      Q => t_V_6_reg_240_reg(26),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[24]_i_1_n_8\,
      Q => t_V_6_reg_240_reg(27),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[28]_i_1_n_11\,
      Q => t_V_6_reg_240_reg(28),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_240_reg[24]_i_1_n_4\,
      CO(3) => \NLW_t_V_6_reg_240_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \t_V_6_reg_240_reg[28]_i_1_n_5\,
      CO(1) => \t_V_6_reg_240_reg[28]_i_1_n_6\,
      CO(0) => \t_V_6_reg_240_reg[28]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_240_reg[28]_i_1_n_8\,
      O(2) => \t_V_6_reg_240_reg[28]_i_1_n_9\,
      O(1) => \t_V_6_reg_240_reg[28]_i_1_n_10\,
      O(0) => \t_V_6_reg_240_reg[28]_i_1_n_11\,
      S(3 downto 0) => t_V_6_reg_240_reg(31 downto 28)
    );
\t_V_6_reg_240_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[28]_i_1_n_10\,
      Q => t_V_6_reg_240_reg(29),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[0]_i_3_n_9\,
      Q => t_V_6_reg_240_reg(2),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[28]_i_1_n_9\,
      Q => t_V_6_reg_240_reg(30),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[28]_i_1_n_8\,
      Q => t_V_6_reg_240_reg(31),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[0]_i_3_n_8\,
      Q => t_V_6_reg_240_reg(3),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[4]_i_1_n_11\,
      Q => t_V_6_reg_240_reg(4),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_240_reg[0]_i_3_n_4\,
      CO(3) => \t_V_6_reg_240_reg[4]_i_1_n_4\,
      CO(2) => \t_V_6_reg_240_reg[4]_i_1_n_5\,
      CO(1) => \t_V_6_reg_240_reg[4]_i_1_n_6\,
      CO(0) => \t_V_6_reg_240_reg[4]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_240_reg[4]_i_1_n_8\,
      O(2) => \t_V_6_reg_240_reg[4]_i_1_n_9\,
      O(1) => \t_V_6_reg_240_reg[4]_i_1_n_10\,
      O(0) => \t_V_6_reg_240_reg[4]_i_1_n_11\,
      S(3 downto 0) => t_V_6_reg_240_reg(7 downto 4)
    );
\t_V_6_reg_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[4]_i_1_n_10\,
      Q => t_V_6_reg_240_reg(5),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[4]_i_1_n_9\,
      Q => t_V_6_reg_240_reg(6),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[4]_i_1_n_8\,
      Q => t_V_6_reg_240_reg(7),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[8]_i_1_n_11\,
      Q => t_V_6_reg_240_reg(8),
      R => t_V_6_reg_240
    );
\t_V_6_reg_240_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_240_reg[4]_i_1_n_4\,
      CO(3) => \t_V_6_reg_240_reg[8]_i_1_n_4\,
      CO(2) => \t_V_6_reg_240_reg[8]_i_1_n_5\,
      CO(1) => \t_V_6_reg_240_reg[8]_i_1_n_6\,
      CO(0) => \t_V_6_reg_240_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_240_reg[8]_i_1_n_8\,
      O(2) => \t_V_6_reg_240_reg[8]_i_1_n_9\,
      O(1) => \t_V_6_reg_240_reg[8]_i_1_n_10\,
      O(0) => \t_V_6_reg_240_reg[8]_i_1_n_11\,
      S(3 downto 0) => t_V_6_reg_240_reg(11 downto 8)
    );
\t_V_6_reg_240_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1520,
      D => \t_V_6_reg_240_reg[8]_i_1_n_10\,
      Q => t_V_6_reg_240_reg(9),
      R => t_V_6_reg_240
    );
\t_V_reg_229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(0),
      Q => t_V_reg_229(0),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(10),
      Q => t_V_reg_229(10),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(11),
      Q => t_V_reg_229(11),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(12),
      Q => t_V_reg_229(12),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(13),
      Q => t_V_reg_229(13),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(14),
      Q => t_V_reg_229(14),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(15),
      Q => t_V_reg_229(15),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(16),
      Q => t_V_reg_229(16),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(17),
      Q => t_V_reg_229(17),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(18),
      Q => t_V_reg_229(18),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(19),
      Q => t_V_reg_229(19),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(1),
      Q => t_V_reg_229(1),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(20),
      Q => t_V_reg_229(20),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(21),
      Q => t_V_reg_229(21),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(22),
      Q => t_V_reg_229(22),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(23),
      Q => t_V_reg_229(23),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(24),
      Q => t_V_reg_229(24),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(25),
      Q => t_V_reg_229(25),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(26),
      Q => t_V_reg_229(26),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(27),
      Q => t_V_reg_229(27),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(28),
      Q => t_V_reg_229(28),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(29),
      Q => t_V_reg_229(29),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(2),
      Q => t_V_reg_229(2),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(30),
      Q => t_V_reg_229(30),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(31),
      Q => t_V_reg_229(31),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(3),
      Q => t_V_reg_229(3),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(4),
      Q => t_V_reg_229(4),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(5),
      Q => t_V_reg_229(5),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(6),
      Q => t_V_reg_229(6),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(7),
      Q => t_V_reg_229(7),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(8),
      Q => t_V_reg_229(8),
      R => ap_CS_fsm_state3
    );
\t_V_reg_229_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_443(9),
      Q => t_V_reg_229(9),
      R => ap_CS_fsm_state3
    );
\tmp_data_V_reg_419[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(0),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => AXI_video_strm_V_data_V_0_data_out(0)
    );
\tmp_data_V_reg_419[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(1),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => AXI_video_strm_V_data_V_0_data_out(1)
    );
\tmp_data_V_reg_419[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(2),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => AXI_video_strm_V_data_V_0_data_out(2)
    );
\tmp_data_V_reg_419[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(3),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => AXI_video_strm_V_data_V_0_data_out(3)
    );
\tmp_data_V_reg_419[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(4),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => AXI_video_strm_V_data_V_0_data_out(4)
    );
\tmp_data_V_reg_419[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(5),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => AXI_video_strm_V_data_V_0_data_out(5)
    );
\tmp_data_V_reg_419[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(6),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => AXI_video_strm_V_data_V_0_data_out(6)
    );
\tmp_data_V_reg_419[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(7),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => AXI_video_strm_V_data_V_0_data_out(7)
    );
\tmp_data_V_reg_419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(0),
      Q => tmp_data_V_reg_419(0),
      R => '0'
    );
\tmp_data_V_reg_419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(1),
      Q => tmp_data_V_reg_419(1),
      R => '0'
    );
\tmp_data_V_reg_419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(2),
      Q => tmp_data_V_reg_419(2),
      R => '0'
    );
\tmp_data_V_reg_419_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(3),
      Q => tmp_data_V_reg_419(3),
      R => '0'
    );
\tmp_data_V_reg_419_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(4),
      Q => tmp_data_V_reg_419(4),
      R => '0'
    );
\tmp_data_V_reg_419_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(5),
      Q => tmp_data_V_reg_419(5),
      R => '0'
    );
\tmp_data_V_reg_419_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(6),
      Q => tmp_data_V_reg_419(6),
      R => '0'
    );
\tmp_data_V_reg_419_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(7),
      Q => tmp_data_V_reg_419(7),
      R => '0'
    );
\tmp_last_V_reg_427[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_4_[0]\,
      I1 => ap_CS_fsm_state2,
      O => AXI_video_strm_V_data_V_0_sel2
    );
\tmp_last_V_reg_427[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_B,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_A,
      O => AXI_video_strm_V_last_V_0_data_out
    );
\tmp_last_V_reg_427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_last_V_0_data_out,
      Q => tmp_last_V_reg_427,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_ram is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    \k_buf_0_val_3_addr_reg_848_reg[4]\ : out STD_LOGIC;
    col_buf_0_val_0_0_reg_8700 : out STD_LOGIC;
    \col_buf_0_val_0_0_reg_870_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_0_s_fu_150_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_8_reg_877_reg[6]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    \tmp_4_reg_799_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    or_cond_i_i_reg_866_pp0_iter3_reg : in STD_LOGIC;
    erodeImg_data_stream_full_n : in STD_LOGIC;
    otusImg_data_stream_s_empty_n : in STD_LOGIC;
    \tmp_15_reg_836_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_5_reg_807 : in STD_LOGIC;
    \row_assign_7_1_t_reg_813_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_15_reg_836_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_0_s_fu_150_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_ram : entity is "Erode_k_buf_0_val_3_ram";
end hls_ocr_0_Erode_k_buf_0_val_3_ram;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_ram is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_5_n_4\ : STD_LOGIC;
  signal \^col_buf_0_val_0_0_reg_8700\ : STD_LOGIC;
  signal \^col_buf_0_val_0_0_reg_870_reg[0]\ : STD_LOGIC;
  signal \^k_buf_0_val_3_addr_reg_848_reg[4]\ : STD_LOGIC;
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^right_border_buf_0_s_fu_150_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^src_kernel_win_0_va_8_reg_877_reg[6]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_150[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_4_fu_138[6]_i_2\ : label is "soft_lutpair78";
begin
  ADDRBWRADDR(9 downto 0) <= \^addrbwraddr\(9 downto 0);
  WEA(0) <= \^wea\(0);
  col_buf_0_val_0_0_reg_8700 <= \^col_buf_0_val_0_0_reg_8700\;
  \col_buf_0_val_0_0_reg_870_reg[0]\ <= \^col_buf_0_val_0_0_reg_870_reg[0]\;
  \k_buf_0_val_3_addr_reg_848_reg[4]\ <= \^k_buf_0_val_3_addr_reg_848_reg[4]\;
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  \right_border_buf_0_s_fu_150_reg[7]\(7 downto 0) <= \^right_border_buf_0_s_fu_150_reg[7]\(7 downto 0);
  \src_kernel_win_0_va_8_reg_877_reg[6]\ <= \^src_kernel_win_0_va_8_reg_877_reg[6]\;
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0808080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg,
      I1 => or_cond_i_i_reg_866_pp0_iter3_reg,
      I2 => erodeImg_data_stream_full_n,
      I3 => \ap_CS_fsm[2]_i_5_n_4\,
      I4 => otusImg_data_stream_s_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \^col_buf_0_val_0_0_reg_870_reg[0]\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \icmp_reg_794_reg[0]\,
      I1 => tmp_s_reg_785,
      I2 => or_cond_i_i_i_reg_832,
      O => \ap_CS_fsm[2]_i_5_n_4\
    );
\k_buf_0_val_3_addr_reg_848[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \^k_buf_0_val_3_addr_reg_848_reg[4]\
    );
\or_cond_i_i_reg_866_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(0),
      I1 => \^col_buf_0_val_0_0_reg_870_reg[0]\,
      O => \^col_buf_0_val_0_0_reg_8700\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => \^addrbwraddr\(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => \^k_buf_0_val_3_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEBAAAA"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^ram_reg_0\,
      O => \^addrbwraddr\(2)
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^ram_reg_0\,
      O => \^addrbwraddr\(1)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => Q(0),
      I2 => \^ram_reg_0\,
      O => \^addrbwraddr\(0)
    );
\ram_reg_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \^ram_reg_1\
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88808888"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^ram_reg_1\,
      I5 => Q(8),
      O => \^ram_reg_2\
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => Q(9),
      I1 => \^ram_reg_1\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(8),
      O => \^ram_reg_0\
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \^col_buf_0_val_0_0_reg_8700\,
      I2 => or_cond_i_i_i_reg_832,
      I3 => tmp_s_reg_785,
      I4 => \icmp_reg_794_reg[0]\,
      I5 => \tmp_4_reg_799_reg[0]\,
      O => \^wea\(0)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^col_buf_0_val_0_0_reg_8700\,
      O => \^k_buf_0_val_3_ce0\
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => Q(9),
      I1 => \^ram_reg_1\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(8),
      O => \^addrbwraddr\(9)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555100000008"
    )
        port map (
      I0 => Q(9),
      I1 => \^ram_reg_1\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(8),
      O => \^addrbwraddr\(8)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004FFF30008"
    )
        port map (
      I0 => Q(8),
      I1 => \^ram_reg_1\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(7),
      I5 => Q(9),
      O => \^addrbwraddr\(7)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6FFA6FFA6A6A2"
    )
        port map (
      I0 => Q(6),
      I1 => \^ram_reg_1\,
      I2 => Q(5),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \^addrbwraddr\(6)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6F6F6F66662"
    )
        port map (
      I0 => Q(5),
      I1 => \^ram_reg_1\,
      I2 => Q(9),
      I3 => Q(6),
      I4 => Q(7),
      I5 => Q(8),
      O => \^addrbwraddr\(5)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \^k_buf_0_val_3_addr_reg_848_reg[4]\,
      O => \^addrbwraddr\(4)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEBAAAAAAAA"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^ram_reg_0\,
      O => \^addrbwraddr\(3)
    );
\right_border_buf_0_s_fu_150[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \right_border_buf_0_s_fu_150_reg[7]_0\(0),
      I2 => ADDRARDADDR(1),
      I3 => k_buf_0_val_5_q0(0),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(0)
    );
\right_border_buf_0_s_fu_150[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_5_q0(1),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(1),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(1)
    );
\right_border_buf_0_s_fu_150[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_5_q0(2),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(2),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(2)
    );
\right_border_buf_0_s_fu_150[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_5_q0(3),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(3),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(3)
    );
\right_border_buf_0_s_fu_150[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_5_q0(4),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(4),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(4)
    );
\right_border_buf_0_s_fu_150[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \right_border_buf_0_s_fu_150_reg[7]_0\(5),
      I2 => ADDRARDADDR(1),
      I3 => k_buf_0_val_5_q0(5),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(5)
    );
\right_border_buf_0_s_fu_150[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(6),
      I3 => ADDRARDADDR(0),
      I4 => k_buf_0_val_5_q0(6),
      O => \^right_border_buf_0_s_fu_150_reg[7]\(6)
    );
\right_border_buf_0_s_fu_150[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_5_q0(7),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(7),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(7)
    );
\src_kernel_win_0_va_4_fu_138[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => k_buf_0_val_5_q0(6),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(6),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^src_kernel_win_0_va_8_reg_877_reg[6]\
    );
\src_kernel_win_0_va_8_reg_877[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFA000A0C0"
    )
        port map (
      I0 => \^right_border_buf_0_s_fu_150_reg[7]\(0),
      I1 => \tmp_15_reg_836_reg[0]\(0),
      I2 => tmp_5_reg_807,
      I3 => \row_assign_7_1_t_reg_813_reg[1]\(1),
      I4 => \row_assign_7_1_t_reg_813_reg[1]\(0),
      I5 => \tmp_15_reg_836_reg[0]_0\(0),
      O => D(0)
    );
\src_kernel_win_0_va_8_reg_877[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFA000A0C0"
    )
        port map (
      I0 => \^right_border_buf_0_s_fu_150_reg[7]\(5),
      I1 => \tmp_15_reg_836_reg[0]\(1),
      I2 => tmp_5_reg_807,
      I3 => \row_assign_7_1_t_reg_813_reg[1]\(1),
      I4 => \row_assign_7_1_t_reg_813_reg[1]\(0),
      I5 => \tmp_15_reg_836_reg[0]_0\(1),
      O => D(1)
    );
\src_kernel_win_0_va_8_reg_877[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF5FCF500050C0"
    )
        port map (
      I0 => \^src_kernel_win_0_va_8_reg_877_reg[6]\,
      I1 => \tmp_15_reg_836_reg[0]\(2),
      I2 => tmp_5_reg_807,
      I3 => \row_assign_7_1_t_reg_813_reg[1]\(1),
      I4 => \row_assign_7_1_t_reg_813_reg[1]\(0),
      I5 => \tmp_15_reg_836_reg[0]_0\(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_ram_15 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_1_fu_154_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_8_reg_877_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    otusImg_data_stream_s_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_15_reg_836_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_5_reg_807 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \right_border_buf_0_1_fu_154_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC;
    \row_assign_7_1_t_reg_813_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_ram_15 : entity is "Erode_k_buf_0_val_3_ram";
end hls_ocr_0_Erode_k_buf_0_val_3_ram_15;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_ram_15 is
  signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_border_buf_0_1_fu_154_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  \right_border_buf_0_1_fu_154_reg[7]\(7 downto 0) <= \^right_border_buf_0_1_fu_154_reg[7]\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_4_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(7),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => ram_reg_0(7)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(6),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => ram_reg_0(6)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(5),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => ram_reg_0(5)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(4),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => ram_reg_0(4)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(3),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => ram_reg_0(3)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(2),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => ram_reg_0(2)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(1),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => ram_reg_0(1)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(0),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => ram_reg_0(0)
    );
\right_border_buf_0_1_fu_154[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(0),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_1_fu_154_reg[7]_0\(0),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_1_fu_154_reg[7]\(0)
    );
\right_border_buf_0_1_fu_154[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \right_border_buf_0_1_fu_154_reg[7]_0\(1),
      I2 => ADDRARDADDR(1),
      I3 => k_buf_0_val_4_q0(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_1_fu_154_reg[7]\(1)
    );
\right_border_buf_0_1_fu_154[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \right_border_buf_0_1_fu_154_reg[7]_0\(2),
      I2 => ADDRARDADDR(1),
      I3 => k_buf_0_val_4_q0(2),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_1_fu_154_reg[7]\(2)
    );
\right_border_buf_0_1_fu_154[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \right_border_buf_0_1_fu_154_reg[7]_0\(3),
      I2 => ADDRARDADDR(1),
      I3 => k_buf_0_val_4_q0(3),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_1_fu_154_reg[7]\(3)
    );
\right_border_buf_0_1_fu_154[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(4),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_1_fu_154_reg[7]_0\(4),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_1_fu_154_reg[7]\(4)
    );
\right_border_buf_0_1_fu_154[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(5),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_1_fu_154_reg[7]_0\(5),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_1_fu_154_reg[7]\(5)
    );
\right_border_buf_0_1_fu_154[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \right_border_buf_0_1_fu_154_reg[7]_0\(6),
      I2 => ADDRARDADDR(1),
      I3 => k_buf_0_val_4_q0(6),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_1_fu_154_reg[7]\(6)
    );
\right_border_buf_0_1_fu_154[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_4_q0(7),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_1_fu_154_reg[7]_0\(7),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_1_fu_154_reg[7]\(7)
    );
\src_kernel_win_0_va_4_fu_138[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(0),
      I1 => Q(0),
      I2 => \tmp_15_reg_836_reg[0]\(0),
      I3 => tmp_5_reg_807,
      I4 => Q(1),
      I5 => ram_reg_1(0),
      O => D(0)
    );
\src_kernel_win_0_va_4_fu_138[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(1),
      I1 => Q(0),
      I2 => \tmp_15_reg_836_reg[0]\(1),
      I3 => tmp_5_reg_807,
      I4 => Q(1),
      I5 => ram_reg_1(1),
      O => D(1)
    );
\src_kernel_win_0_va_4_fu_138[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(2),
      I1 => Q(0),
      I2 => \tmp_15_reg_836_reg[0]\(2),
      I3 => tmp_5_reg_807,
      I4 => Q(1),
      I5 => ram_reg_1(2),
      O => D(2)
    );
\src_kernel_win_0_va_4_fu_138[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(3),
      I1 => Q(0),
      I2 => \tmp_15_reg_836_reg[0]\(3),
      I3 => tmp_5_reg_807,
      I4 => Q(1),
      I5 => ram_reg_1(3),
      O => D(3)
    );
\src_kernel_win_0_va_4_fu_138[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(4),
      I1 => Q(0),
      I2 => \tmp_15_reg_836_reg[0]\(4),
      I3 => tmp_5_reg_807,
      I4 => Q(1),
      I5 => ram_reg_1(4),
      O => D(4)
    );
\src_kernel_win_0_va_4_fu_138[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(5),
      I1 => Q(0),
      I2 => \tmp_15_reg_836_reg[0]\(5),
      I3 => tmp_5_reg_807,
      I4 => Q(1),
      I5 => ram_reg_1(5),
      O => D(5)
    );
\src_kernel_win_0_va_4_fu_138[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B800FFFFB8FF"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(6),
      I1 => Q(0),
      I2 => \tmp_15_reg_836_reg[0]\(6),
      I3 => tmp_5_reg_807,
      I4 => Q(1),
      I5 => ram_reg_2,
      O => D(6)
    );
\src_kernel_win_0_va_4_fu_138[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(7),
      I1 => Q(0),
      I2 => \tmp_15_reg_836_reg[0]\(7),
      I3 => tmp_5_reg_807,
      I4 => Q(1),
      I5 => ram_reg_1(6),
      O => D(7)
    );
\src_kernel_win_0_va_8_reg_877[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA0CCAFAAAAAAAA"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(1),
      I1 => ram_reg_1(1),
      I2 => \row_assign_7_1_t_reg_813_reg[1]\(0),
      I3 => \row_assign_7_1_t_reg_813_reg[1]\(1),
      I4 => ram_reg_5,
      I5 => tmp_5_reg_807,
      O => \src_kernel_win_0_va_8_reg_877_reg[7]\(0)
    );
\src_kernel_win_0_va_8_reg_877[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA0CCAFAAAAAAAA"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(2),
      I1 => ram_reg_1(2),
      I2 => \row_assign_7_1_t_reg_813_reg[1]\(0),
      I3 => \row_assign_7_1_t_reg_813_reg[1]\(1),
      I4 => ram_reg_4,
      I5 => tmp_5_reg_807,
      O => \src_kernel_win_0_va_8_reg_877_reg[7]\(1)
    );
\src_kernel_win_0_va_8_reg_877[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA0CCAFAAAAAAAA"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(3),
      I1 => ram_reg_1(3),
      I2 => \row_assign_7_1_t_reg_813_reg[1]\(0),
      I3 => \row_assign_7_1_t_reg_813_reg[1]\(1),
      I4 => ram_reg_3,
      I5 => tmp_5_reg_807,
      O => \src_kernel_win_0_va_8_reg_877_reg[7]\(2)
    );
\src_kernel_win_0_va_8_reg_877[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFCCA0AAAAAAAA"
    )
        port map (
      I0 => \^right_border_buf_0_1_fu_154_reg[7]\(7),
      I1 => ram_reg_1(6),
      I2 => \row_assign_7_1_t_reg_813_reg[1]\(0),
      I3 => \row_assign_7_1_t_reg_813_reg[1]\(1),
      I4 => \tmp_15_reg_836_reg[0]\(7),
      I5 => tmp_5_reg_807,
      O => \src_kernel_win_0_va_8_reg_877_reg[7]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_ram_16 is
  port (
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \col_buf_0_val_0_0_reg_870_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_8_reg_877_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_8_reg_877_reg[2]\ : out STD_LOGIC;
    \src_kernel_win_0_va_8_reg_877_reg[3]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    otusImg_data_stream_s_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    col_buf_0_val_0_0_reg_8700 : in STD_LOGIC;
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    \tmp_114_2_reg_803_reg[0]\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_5_reg_807 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_0_va_6_fu_146_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_ram_16 : entity is "Erode_k_buf_0_val_3_ram";
end hls_ocr_0_Erode_k_buf_0_val_3_ram_16;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_ram_16 is
  signal \^col_buf_0_val_0_0_reg_870_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_3_ce1 : STD_LOGIC;
  signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_6_fu_146[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_6_fu_146[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_6_fu_146[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_8_reg_877[1]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_8_reg_877[2]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_8_reg_877[3]_i_2\ : label is "soft_lutpair77";
begin
  \col_buf_0_val_0_0_reg_870_reg[7]\(7 downto 0) <= \^col_buf_0_val_0_0_reg_870_reg[7]\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => otusImg_data_stream_s_dout(0),
      DIADI(6) => otusImg_data_stream_s_dout(0),
      DIADI(5) => otusImg_data_stream_s_dout(0),
      DIADI(4) => otusImg_data_stream_s_dout(0),
      DIADI(3) => otusImg_data_stream_s_dout(0),
      DIADI(2) => otusImg_data_stream_s_dout(0),
      DIADI(1) => otusImg_data_stream_s_dout(0),
      DIADI(0) => otusImg_data_stream_s_dout(0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_3_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_3_ce1,
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_3_ce1,
      WEA(0) => k_buf_0_val_3_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => col_buf_0_val_0_0_reg_8700,
      I2 => or_cond_i_i_i_reg_832,
      I3 => tmp_s_reg_785,
      I4 => \icmp_reg_794_reg[0]\,
      I5 => \tmp_114_2_reg_803_reg[0]\,
      O => k_buf_0_val_3_ce1
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(7),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => DIADI(7)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(6),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => DIADI(6)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(5),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => DIADI(5)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(4),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => DIADI(4)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(3),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => DIADI(3)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(2),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => DIADI(2)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(1),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => DIADI(1)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(0),
      I1 => or_cond_i_i_i_reg_832,
      I2 => tmp_s_reg_785,
      I3 => \icmp_reg_794_reg[0]\,
      I4 => otusImg_data_stream_s_dout(0),
      O => DIADI(0)
    );
\src_kernel_win_0_va_6_fu_146[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(0),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_6_fu_146_reg[7]\(0),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^col_buf_0_val_0_0_reg_870_reg[7]\(0)
    );
\src_kernel_win_0_va_6_fu_146[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \src_kernel_win_0_va_6_fu_146_reg[7]\(1),
      I3 => ADDRARDADDR(0),
      I4 => k_buf_0_val_3_q0(1),
      O => \^col_buf_0_val_0_0_reg_870_reg[7]\(1)
    );
\src_kernel_win_0_va_6_fu_146[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \src_kernel_win_0_va_6_fu_146_reg[7]\(2),
      I3 => ADDRARDADDR(0),
      I4 => k_buf_0_val_3_q0(2),
      O => \^col_buf_0_val_0_0_reg_870_reg[7]\(2)
    );
\src_kernel_win_0_va_6_fu_146[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \src_kernel_win_0_va_6_fu_146_reg[7]\(3),
      I3 => ADDRARDADDR(0),
      I4 => k_buf_0_val_3_q0(3),
      O => \^col_buf_0_val_0_0_reg_870_reg[7]\(3)
    );
\src_kernel_win_0_va_6_fu_146[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \src_kernel_win_0_va_6_fu_146_reg[7]\(4),
      I2 => ADDRARDADDR(1),
      I3 => k_buf_0_val_3_q0(4),
      I4 => brmerge_reg_841,
      O => \^col_buf_0_val_0_0_reg_870_reg[7]\(4)
    );
\src_kernel_win_0_va_6_fu_146[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_3_q0(5),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_6_fu_146_reg[7]\(5),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^col_buf_0_val_0_0_reg_870_reg[7]\(5)
    );
\src_kernel_win_0_va_6_fu_146[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \src_kernel_win_0_va_6_fu_146_reg[7]\(6),
      I2 => ADDRARDADDR(1),
      I3 => k_buf_0_val_3_q0(6),
      I4 => brmerge_reg_841,
      O => \^col_buf_0_val_0_0_reg_870_reg[7]\(6)
    );
\src_kernel_win_0_va_6_fu_146[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \src_kernel_win_0_va_6_fu_146_reg[7]\(7),
      I2 => ADDRARDADDR(1),
      I3 => k_buf_0_val_3_q0(7),
      I4 => brmerge_reg_841,
      O => \^col_buf_0_val_0_0_reg_870_reg[7]\(7)
    );
\src_kernel_win_0_va_8_reg_877[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => k_buf_0_val_3_q0(1),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_6_fu_146_reg[7]\(1),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \src_kernel_win_0_va_8_reg_877_reg[1]\
    );
\src_kernel_win_0_va_8_reg_877[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => k_buf_0_val_3_q0(2),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_6_fu_146_reg[7]\(2),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \src_kernel_win_0_va_8_reg_877_reg[2]\
    );
\src_kernel_win_0_va_8_reg_877[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => k_buf_0_val_3_q0(3),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_6_fu_146_reg[7]\(3),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \src_kernel_win_0_va_8_reg_877_reg[3]\
    );
\src_kernel_win_0_va_8_reg_877[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCFAFC000C0A0"
    )
        port map (
      I0 => \^col_buf_0_val_0_0_reg_870_reg[7]\(4),
      I1 => ram_reg_0(0),
      I2 => tmp_5_reg_807,
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_ram_20 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    \k_buf_0_val_3_addr_reg_848_reg[4]\ : out STD_LOGIC;
    \k_buf_0_val_3_addr_reg_848_reg[4]_0\ : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \src_kernel_win_0_va_26_reg_877_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_150_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_26_reg_877_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_26_reg_877_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_26_reg_877_reg[2]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    col_buf_0_val_0_0_reg_8700 : in STD_LOGIC;
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    \tmp_13_reg_799_reg[0]\ : in STD_LOGIC;
    \tmp_32_reg_836_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_14_reg_807 : in STD_LOGIC;
    \row_assign_13_1_t_reg_813_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_150_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_ram_20 : entity is "Erode_k_buf_0_val_3_ram";
end hls_ocr_0_Erode_k_buf_0_val_3_ram_20;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_ram_20 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^k_buf_0_val_3_addr_reg_848_reg[4]\ : STD_LOGIC;
  signal \^k_buf_0_val_3_addr_reg_848_reg[4]_0\ : STD_LOGIC;
  signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^right_border_buf_0_s_fu_150_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^src_kernel_win_0_va_26_reg_877_reg[0]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_26_reg_877_reg[2]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_26_reg_877_reg[3]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_26_reg_877_reg[5]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_150[0]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_150[2]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_150[3]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_150[5]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_fu_138[0]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_fu_138[2]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_fu_138[3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_fu_138[5]_i_3\ : label is "soft_lutpair31";
begin
  ADDRBWRADDR(9 downto 0) <= \^addrbwraddr\(9 downto 0);
  WEA(0) <= \^wea\(0);
  \k_buf_0_val_3_addr_reg_848_reg[4]\ <= \^k_buf_0_val_3_addr_reg_848_reg[4]\;
  \k_buf_0_val_3_addr_reg_848_reg[4]_0\ <= \^k_buf_0_val_3_addr_reg_848_reg[4]_0\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  \right_border_buf_0_s_fu_150_reg[7]\(7 downto 0) <= \^right_border_buf_0_s_fu_150_reg[7]\(7 downto 0);
  \src_kernel_win_0_va_26_reg_877_reg[0]\ <= \^src_kernel_win_0_va_26_reg_877_reg[0]\;
  \src_kernel_win_0_va_26_reg_877_reg[2]\ <= \^src_kernel_win_0_va_26_reg_877_reg[2]\;
  \src_kernel_win_0_va_26_reg_877_reg[3]\ <= \^src_kernel_win_0_va_26_reg_877_reg[3]\;
  \src_kernel_win_0_va_26_reg_877_reg[5]\ <= \^src_kernel_win_0_va_26_reg_877_reg[5]\;
\k_buf_0_val_3_addr_reg_848[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \^k_buf_0_val_3_addr_reg_848_reg[4]\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \^k_buf_0_val_3_addr_reg_848_reg[4]_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => \^addrbwraddr\(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => ap_enable_reg_pp0_iter0_reg,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEBAAAA"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^k_buf_0_val_3_addr_reg_848_reg[4]\,
      O => \^addrbwraddr\(2)
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => or_cond_i_i_i_reg_832,
      I1 => tmp_s_reg_785,
      I2 => \icmp_reg_794_reg[0]\,
      O => ram_reg_2
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^k_buf_0_val_3_addr_reg_848_reg[4]\,
      O => \^addrbwraddr\(1)
    );
\ram_reg_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => Q(0),
      I2 => \^k_buf_0_val_3_addr_reg_848_reg[4]\,
      O => \^addrbwraddr\(0)
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => col_buf_0_val_0_0_reg_8700,
      I2 => or_cond_i_i_i_reg_832,
      I3 => tmp_s_reg_785,
      I4 => \icmp_reg_794_reg[0]\,
      I5 => \tmp_13_reg_799_reg[0]\,
      O => \^wea\(0)
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \^ram_reg_0\
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88808888"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^ram_reg_0\,
      I5 => Q(8),
      O => \^ram_reg_1\
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^ram_reg_0\,
      I5 => Q(8),
      O => \^k_buf_0_val_3_addr_reg_848_reg[4]\
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^ram_reg_0\,
      I5 => Q(8),
      O => \^addrbwraddr\(9)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555500020000"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^ram_reg_0\,
      I5 => Q(8),
      O => \^addrbwraddr\(8)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4441444444424444"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^ram_reg_0\,
      I5 => Q(8),
      O => \^addrbwraddr\(7)
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6FFA6FFA6A6A2"
    )
        port map (
      I0 => Q(6),
      I1 => \^ram_reg_0\,
      I2 => Q(5),
      I3 => Q(9),
      I4 => Q(7),
      I5 => Q(8),
      O => \^addrbwraddr\(6)
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6F6F666F662"
    )
        port map (
      I0 => Q(5),
      I1 => \^ram_reg_0\,
      I2 => Q(9),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(8),
      O => \^addrbwraddr\(5)
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \^k_buf_0_val_3_addr_reg_848_reg[4]_0\,
      O => \^addrbwraddr\(4)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEBAAAAAAAA"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^k_buf_0_val_3_addr_reg_848_reg[4]\,
      O => \^addrbwraddr\(3)
    );
\right_border_buf_0_s_fu_150[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(0),
      I3 => ADDRARDADDR(0),
      I4 => k_buf_0_val_5_q0(0),
      O => \^right_border_buf_0_s_fu_150_reg[7]\(0)
    );
\right_border_buf_0_s_fu_150[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_5_q0(1),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(1),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(1)
    );
\right_border_buf_0_s_fu_150[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(2),
      I3 => ADDRARDADDR(0),
      I4 => k_buf_0_val_5_q0(2),
      O => \^right_border_buf_0_s_fu_150_reg[7]\(2)
    );
\right_border_buf_0_s_fu_150[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(3),
      I3 => ADDRARDADDR(0),
      I4 => k_buf_0_val_5_q0(3),
      O => \^right_border_buf_0_s_fu_150_reg[7]\(3)
    );
\right_border_buf_0_s_fu_150[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_5_q0(4),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(4),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(4)
    );
\right_border_buf_0_s_fu_150[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(5),
      I3 => ADDRARDADDR(0),
      I4 => k_buf_0_val_5_q0(5),
      O => \^right_border_buf_0_s_fu_150_reg[7]\(5)
    );
\right_border_buf_0_s_fu_150[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_5_q0(6),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(6),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(6)
    );
\right_border_buf_0_s_fu_150[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => k_buf_0_val_5_q0(7),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(7),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_s_fu_150_reg[7]\(7)
    );
\src_kernel_win_0_va_22_fu_138[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => k_buf_0_val_5_q0(0),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(0),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^src_kernel_win_0_va_26_reg_877_reg[0]\
    );
\src_kernel_win_0_va_22_fu_138[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => k_buf_0_val_5_q0(2),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(2),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^src_kernel_win_0_va_26_reg_877_reg[2]\
    );
\src_kernel_win_0_va_22_fu_138[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => k_buf_0_val_5_q0(3),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(3),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^src_kernel_win_0_va_26_reg_877_reg[3]\
    );
\src_kernel_win_0_va_22_fu_138[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => k_buf_0_val_5_q0(5),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_s_fu_150_reg[7]_0\(5),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^src_kernel_win_0_va_26_reg_877_reg[5]\
    );
\src_kernel_win_0_va_26_reg_877[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF5FCF500050C0"
    )
        port map (
      I0 => \^src_kernel_win_0_va_26_reg_877_reg[0]\,
      I1 => \tmp_32_reg_836_reg[0]\(0),
      I2 => tmp_14_reg_807,
      I3 => \row_assign_13_1_t_reg_813_reg[1]\(1),
      I4 => \row_assign_13_1_t_reg_813_reg[1]\(0),
      I5 => ram_reg_4(0),
      O => D(0)
    );
\src_kernel_win_0_va_26_reg_877[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500050C05FFF5FCF"
    )
        port map (
      I0 => \^src_kernel_win_0_va_26_reg_877_reg[2]\,
      I1 => \tmp_32_reg_836_reg[0]\(1),
      I2 => tmp_14_reg_807,
      I3 => \row_assign_13_1_t_reg_813_reg[1]\(1),
      I4 => \row_assign_13_1_t_reg_813_reg[1]\(0),
      I5 => ram_reg_9,
      O => D(1)
    );
\src_kernel_win_0_va_26_reg_877[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500050C05FFF5FCF"
    )
        port map (
      I0 => \^src_kernel_win_0_va_26_reg_877_reg[3]\,
      I1 => \tmp_32_reg_836_reg[0]\(2),
      I2 => tmp_14_reg_807,
      I3 => \row_assign_13_1_t_reg_813_reg[1]\(1),
      I4 => \row_assign_13_1_t_reg_813_reg[1]\(0),
      I5 => ram_reg_8,
      O => D(2)
    );
\src_kernel_win_0_va_26_reg_877[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500050C05FFF5FCF"
    )
        port map (
      I0 => \^src_kernel_win_0_va_26_reg_877_reg[5]\,
      I1 => \tmp_32_reg_836_reg[0]\(3),
      I2 => tmp_14_reg_807,
      I3 => \row_assign_13_1_t_reg_813_reg[1]\(1),
      I4 => \row_assign_13_1_t_reg_813_reg[1]\(0),
      I5 => ram_reg_7,
      O => D(3)
    );
\src_kernel_win_0_va_26_reg_877[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A030AFFFAF3F"
    )
        port map (
      I0 => \^right_border_buf_0_s_fu_150_reg[7]\(6),
      I1 => ram_reg_5,
      I2 => tmp_14_reg_807,
      I3 => \row_assign_13_1_t_reg_813_reg[1]\(1),
      I4 => \row_assign_13_1_t_reg_813_reg[1]\(0),
      I5 => ram_reg_6,
      O => D(4)
    );
\src_kernel_win_0_va_26_reg_877[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFA000A0C0"
    )
        port map (
      I0 => \^right_border_buf_0_s_fu_150_reg[7]\(7),
      I1 => \tmp_32_reg_836_reg[0]\(4),
      I2 => tmp_14_reg_807,
      I3 => \row_assign_13_1_t_reg_813_reg[1]\(1),
      I4 => \row_assign_13_1_t_reg_813_reg[1]\(0),
      I5 => ram_reg_4(1),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_ram_21 is
  port (
    \right_border_buf_0_4_fu_154_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_4_fu_154_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_27_reg_884_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_27_reg_884_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_26_reg_877_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_27_reg_884_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_27_reg_884_reg[2]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_32_reg_836_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    tmp_14_reg_807 : in STD_LOGIC;
    \right_border_buf_0_4_fu_154_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    \row_assign_13_1_t_reg_813_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_ram_21 : entity is "Erode_k_buf_0_val_3_ram";
end hls_ocr_0_Erode_k_buf_0_val_3_ram_21;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_ram_21 is
  signal \^right_border_buf_0_4_fu_154_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_border_buf_0_4_fu_154_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_22_fu_138[1]_i_2_n_4\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_27_reg_884_reg[2]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_27_reg_884_reg[3]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_27_reg_884_reg[5]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_27_reg_884_reg[6]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_154[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_154[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_154[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_154[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \right_border_buf_0_4_fu_154[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_fu_138[1]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_fu_138[2]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_fu_138[3]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_fu_138[5]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_fu_138[6]_i_2\ : label is "soft_lutpair26";
begin
  \right_border_buf_0_4_fu_154_reg[7]\(7 downto 0) <= \^right_border_buf_0_4_fu_154_reg[7]\(7 downto 0);
  \right_border_buf_0_4_fu_154_reg[7]_0\(7 downto 0) <= \^right_border_buf_0_4_fu_154_reg[7]_0\(7 downto 0);
  \src_kernel_win_0_va_27_reg_884_reg[2]\ <= \^src_kernel_win_0_va_27_reg_884_reg[2]\;
  \src_kernel_win_0_va_27_reg_884_reg[3]\ <= \^src_kernel_win_0_va_27_reg_884_reg[3]\;
  \src_kernel_win_0_va_27_reg_884_reg[5]\ <= \^src_kernel_win_0_va_27_reg_884_reg[5]\;
  \src_kernel_win_0_va_27_reg_884_reg[6]\ <= \^src_kernel_win_0_va_27_reg_884_reg[6]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^right_border_buf_0_4_fu_154_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ap_enable_reg_pp0_iter0_reg,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_4_fu_154[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]\(0),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(0),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_4_fu_154_reg[7]_0\(0)
    );
\right_border_buf_0_4_fu_154[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(1),
      I3 => ADDRARDADDR(0),
      I4 => \^right_border_buf_0_4_fu_154_reg[7]\(1),
      O => \^right_border_buf_0_4_fu_154_reg[7]_0\(1)
    );
\right_border_buf_0_4_fu_154[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(2),
      I3 => ADDRARDADDR(0),
      I4 => \^right_border_buf_0_4_fu_154_reg[7]\(2),
      O => \^right_border_buf_0_4_fu_154_reg[7]_0\(2)
    );
\right_border_buf_0_4_fu_154[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(3),
      I3 => ADDRARDADDR(0),
      I4 => \^right_border_buf_0_4_fu_154_reg[7]\(3),
      O => \^right_border_buf_0_4_fu_154_reg[7]_0\(3)
    );
\right_border_buf_0_4_fu_154[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]\(4),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(4),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_4_fu_154_reg[7]_0\(4)
    );
\right_border_buf_0_4_fu_154[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(5),
      I3 => ADDRARDADDR(0),
      I4 => \^right_border_buf_0_4_fu_154_reg[7]\(5),
      O => \^right_border_buf_0_4_fu_154_reg[7]_0\(5)
    );
\right_border_buf_0_4_fu_154[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(6),
      I3 => ADDRARDADDR(0),
      I4 => \^right_border_buf_0_4_fu_154_reg[7]\(6),
      O => \^right_border_buf_0_4_fu_154_reg[7]_0\(6)
    );
\right_border_buf_0_4_fu_154[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]\(7),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(7),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^right_border_buf_0_4_fu_154_reg[7]_0\(7)
    );
\src_kernel_win_0_va_22_fu_138[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFB8B800FF"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]_0\(0),
      I1 => Q(0),
      I2 => \tmp_32_reg_836_reg[0]\(0),
      I3 => ram_reg_1,
      I4 => tmp_14_reg_807,
      I5 => Q(1),
      O => D(0)
    );
\src_kernel_win_0_va_22_fu_138[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF74FF00007400"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_fu_138[1]_i_2_n_4\,
      I1 => Q(0),
      I2 => \tmp_32_reg_836_reg[0]\(1),
      I3 => tmp_14_reg_807,
      I4 => Q(1),
      I5 => ram_reg_2(0),
      O => D(1)
    );
\src_kernel_win_0_va_22_fu_138[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]\(1),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(1),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \src_kernel_win_0_va_22_fu_138[1]_i_2_n_4\
    );
\src_kernel_win_0_va_22_fu_138[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007400FFFF74FF"
    )
        port map (
      I0 => \^src_kernel_win_0_va_27_reg_884_reg[2]\,
      I1 => Q(0),
      I2 => \tmp_32_reg_836_reg[0]\(2),
      I3 => tmp_14_reg_807,
      I4 => Q(1),
      I5 => ram_reg_5,
      O => D(2)
    );
\src_kernel_win_0_va_22_fu_138[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]\(2),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(2),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^src_kernel_win_0_va_27_reg_884_reg[2]\
    );
\src_kernel_win_0_va_22_fu_138[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007400FFFF74FF"
    )
        port map (
      I0 => \^src_kernel_win_0_va_27_reg_884_reg[3]\,
      I1 => Q(0),
      I2 => \tmp_32_reg_836_reg[0]\(3),
      I3 => tmp_14_reg_807,
      I4 => Q(1),
      I5 => ram_reg_4,
      O => D(3)
    );
\src_kernel_win_0_va_22_fu_138[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]\(3),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(3),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^src_kernel_win_0_va_27_reg_884_reg[3]\
    );
\src_kernel_win_0_va_22_fu_138[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]_0\(4),
      I1 => Q(0),
      I2 => \tmp_32_reg_836_reg[0]\(4),
      I3 => tmp_14_reg_807,
      I4 => Q(1),
      I5 => ram_reg_2(1),
      O => D(4)
    );
\src_kernel_win_0_va_22_fu_138[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007400FFFF74FF"
    )
        port map (
      I0 => \^src_kernel_win_0_va_27_reg_884_reg[5]\,
      I1 => Q(0),
      I2 => \tmp_32_reg_836_reg[0]\(5),
      I3 => tmp_14_reg_807,
      I4 => Q(1),
      I5 => ram_reg_3,
      O => D(5)
    );
\src_kernel_win_0_va_22_fu_138[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]\(5),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(5),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^src_kernel_win_0_va_27_reg_884_reg[5]\
    );
\src_kernel_win_0_va_22_fu_138[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF74FF00007400"
    )
        port map (
      I0 => \^src_kernel_win_0_va_27_reg_884_reg[6]\,
      I1 => Q(0),
      I2 => \tmp_32_reg_836_reg[0]\(6),
      I3 => tmp_14_reg_807,
      I4 => Q(1),
      I5 => ram_reg_2(2),
      O => D(6)
    );
\src_kernel_win_0_va_22_fu_138[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]\(6),
      I1 => ADDRARDADDR(0),
      I2 => \right_border_buf_0_4_fu_154_reg[7]_1\(6),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \^src_kernel_win_0_va_27_reg_884_reg[6]\
    );
\src_kernel_win_0_va_22_fu_138[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]_0\(7),
      I1 => Q(0),
      I2 => \tmp_32_reg_836_reg[0]\(7),
      I3 => tmp_14_reg_807,
      I4 => Q(1),
      I5 => ram_reg_2(3),
      O => D(7)
    );
\src_kernel_win_0_va_26_reg_877[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC50CC5F55555555"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_fu_138[1]_i_2_n_4\,
      I1 => ram_reg_2(0),
      I2 => \row_assign_13_1_t_reg_813_reg[1]\(0),
      I3 => \row_assign_13_1_t_reg_813_reg[1]\(1),
      I4 => ram_reg_6,
      I5 => tmp_14_reg_807,
      O => \src_kernel_win_0_va_26_reg_877_reg[4]\(0)
    );
\src_kernel_win_0_va_26_reg_877[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFCCA0AAAAAAAA"
    )
        port map (
      I0 => \^right_border_buf_0_4_fu_154_reg[7]_0\(4),
      I1 => ram_reg_2(1),
      I2 => \row_assign_13_1_t_reg_813_reg[1]\(0),
      I3 => \row_assign_13_1_t_reg_813_reg[1]\(1),
      I4 => \tmp_32_reg_836_reg[0]\(4),
      I5 => tmp_14_reg_807,
      O => \src_kernel_win_0_va_26_reg_877_reg[4]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_ram_22 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    col_buf_0_val_0_0_reg_8700 : out STD_LOGIC;
    \col_buf_0_val_0_0_reg_870_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_26_reg_877_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_26_reg_877_reg[6]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    \tmp_217_2_reg_803_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    or_cond_i_i_reg_866_pp0_iter3_reg : in STD_LOGIC;
    dilateImg_data_strea_full_n : in STD_LOGIC;
    erodeImg_data_stream_empty_n : in STD_LOGIC;
    \src_kernel_win_0_va_24_fu_146_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_ram_22 : entity is "Erode_k_buf_0_val_3_ram";
end hls_ocr_0_Erode_k_buf_0_val_3_ram_22;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_ram_22 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[2]_i_4__0_n_4\ : STD_LOGIC;
  signal \^col_buf_0_val_0_0_reg_8700\ : STD_LOGIC;
  signal \^col_buf_0_val_0_0_reg_870_reg[0]\ : STD_LOGIC;
  signal k_buf_0_val_3_ce1 : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_24_fu_146[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_24_fu_146[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_26_reg_877[1]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_26_reg_877[6]_i_2\ : label is "soft_lutpair25";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  col_buf_0_val_0_0_reg_8700 <= \^col_buf_0_val_0_0_reg_8700\;
  \col_buf_0_val_0_0_reg_870_reg[0]\ <= \^col_buf_0_val_0_0_reg_870_reg[0]\;
  ram_reg_0 <= \^ram_reg_0\;
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF0808080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg,
      I1 => or_cond_i_i_reg_866_pp0_iter3_reg,
      I2 => dilateImg_data_strea_full_n,
      I3 => \ap_CS_fsm[2]_i_4__0_n_4\,
      I4 => erodeImg_data_stream_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \^col_buf_0_val_0_0_reg_870_reg[0]\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \icmp_reg_794_reg[0]\,
      I1 => tmp_s_reg_785,
      I2 => or_cond_i_i_i_reg_832,
      O => \ap_CS_fsm[2]_i_4__0_n_4\
    );
\or_cond_i_i_reg_866_pp0_iter1_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^col_buf_0_val_0_0_reg_870_reg[0]\,
      O => \^col_buf_0_val_0_0_reg_8700\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => ADDRARDADDR(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_3_ce1,
      ENBWREN => \^ram_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_3_ce1,
      WEA(0) => k_buf_0_val_3_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \^col_buf_0_val_0_0_reg_8700\,
      I2 => or_cond_i_i_i_reg_832,
      I3 => tmp_s_reg_785,
      I4 => \icmp_reg_794_reg[0]\,
      I5 => \tmp_217_2_reg_803_reg[0]\,
      O => k_buf_0_val_3_ce1
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^col_buf_0_val_0_0_reg_8700\,
      O => \^ram_reg_0\
    );
\src_kernel_win_0_va_24_fu_146[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_24_fu_146_reg[7]\(0),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => D(0)
    );
\src_kernel_win_0_va_24_fu_146[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \src_kernel_win_0_va_24_fu_146_reg[7]\(1),
      I3 => ADDRARDADDR(0),
      I4 => \^dobdo\(1),
      O => D(1)
    );
\src_kernel_win_0_va_24_fu_146[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_24_fu_146_reg[7]\(2),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => D(2)
    );
\src_kernel_win_0_va_24_fu_146[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_24_fu_146_reg[7]\(3),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => D(3)
    );
\src_kernel_win_0_va_24_fu_146[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \src_kernel_win_0_va_24_fu_146_reg[7]\(4),
      I2 => ADDRARDADDR(1),
      I3 => \^dobdo\(4),
      I4 => brmerge_reg_841,
      O => D(4)
    );
\src_kernel_win_0_va_24_fu_146[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_24_fu_146_reg[7]\(5),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => D(5)
    );
\src_kernel_win_0_va_24_fu_146[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA4000"
    )
        port map (
      I0 => brmerge_reg_841,
      I1 => ADDRARDADDR(1),
      I2 => \src_kernel_win_0_va_24_fu_146_reg[7]\(6),
      I3 => ADDRARDADDR(0),
      I4 => \^dobdo\(6),
      O => D(6)
    );
\src_kernel_win_0_va_24_fu_146[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => ADDRARDADDR(0),
      I1 => \src_kernel_win_0_va_24_fu_146_reg[7]\(7),
      I2 => ADDRARDADDR(1),
      I3 => \^dobdo\(7),
      I4 => brmerge_reg_841,
      O => D(7)
    );
\src_kernel_win_0_va_26_reg_877[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_24_fu_146_reg[7]\(1),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \src_kernel_win_0_va_26_reg_877_reg[1]\
    );
\src_kernel_win_0_va_26_reg_877[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55553FFF"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => ADDRARDADDR(0),
      I2 => \src_kernel_win_0_va_24_fu_146_reg[7]\(6),
      I3 => ADDRARDADDR(1),
      I4 => brmerge_reg_841,
      O => \src_kernel_win_0_va_26_reg_877_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Mat2AXIvideo is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    Mat2AXIvideo_U0_img_data_stream_V_read : out STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    video_out_TDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : in STD_LOGIC;
    dstImg_data_stream_0_empty_n : in STD_LOGIC;
    dstImg_data_stream_0_dout : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Mat2AXIvideo : entity is "Mat2AXIvideo";
end hls_ocr_0_Mat2AXIvideo;

architecture STRUCTURE of hls_ocr_0_Mat2AXIvideo is
  signal AXI_video_strm_V_data_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \AXI_video_strm_V_data_V_1_payload_A[7]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \AXI_video_strm_V_data_V_1_payload_B[7]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_rd_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_1_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_state_reg_n_4_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state_reg_n_4_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_id_V_1_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_4_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_4_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_4_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_4_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_rd_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_1_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_state_reg_n_4_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_4_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_4_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_4\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_rd_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr_i_1_n_4 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_1_state[0]_i_1_n_4\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_state_reg_n_4_[0]\ : STD_LOGIC;
  signal \^mat2axivideo_u0_img_data_stream_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2__2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_INST_0_i_3_n_4 : STD_LOGIC;
  signal ap_done_INST_0_i_4_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_4\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_4 : STD_LOGIC;
  signal \axi_last_V_reg_229[0]_i_1_n_4\ : STD_LOGIC;
  signal \axi_last_V_reg_229[0]_i_2_n_4\ : STD_LOGIC;
  signal \axi_last_V_reg_229_reg_n_4_[0]\ : STD_LOGIC;
  signal exitcond6_fu_165_p2 : STD_LOGIC;
  signal exitcond_fu_177_p2 : STD_LOGIC;
  signal \exitcond_reg_220[0]_i_1_n_4\ : STD_LOGIC;
  signal exitcond_reg_220_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond_reg_220_pp0_iter1_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \exitcond_reg_220_reg_n_4_[0]\ : STD_LOGIC;
  signal i_V_fu_171_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_215 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_2150 : STD_LOGIC;
  signal \i_V_reg_215[8]_i_2_n_4\ : STD_LOGIC;
  signal j_V_fu_183_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_3_reg_149 : STD_LOGIC;
  signal t_V_3_reg_1490 : STD_LOGIC;
  signal \t_V_3_reg_149[8]_i_2_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_149[9]_i_4_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_149_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_reg_138 : STD_LOGIC;
  signal \t_V_reg_138_reg_n_4_[0]\ : STD_LOGIC;
  signal \t_V_reg_138_reg_n_4_[1]\ : STD_LOGIC;
  signal \t_V_reg_138_reg_n_4_[2]\ : STD_LOGIC;
  signal \t_V_reg_138_reg_n_4_[3]\ : STD_LOGIC;
  signal \t_V_reg_138_reg_n_4_[4]\ : STD_LOGIC;
  signal \t_V_reg_138_reg_n_4_[5]\ : STD_LOGIC;
  signal \t_V_reg_138_reg_n_4_[6]\ : STD_LOGIC;
  signal \t_V_reg_138_reg_n_4_[7]\ : STD_LOGIC;
  signal \t_V_reg_138_reg_n_4_[8]\ : STD_LOGIC;
  signal tmp_user_V_fu_98 : STD_LOGIC;
  signal \tmp_user_V_fu_98[0]_i_1_n_4\ : STD_LOGIC;
  signal \^video_out_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_1_state[0]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair119";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_INST_0_i_2 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \exitcond_reg_220[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_V_reg_215[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_V_reg_215[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_V_reg_215[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i_V_reg_215[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_V_reg_215[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_V_reg_215[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_V_reg_215[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \t_V_3_reg_149[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \t_V_3_reg_149[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \t_V_3_reg_149[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t_V_3_reg_149[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t_V_3_reg_149[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t_V_3_reg_149[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t_V_3_reg_149[8]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \video_out_TLAST[0]_INST_0\ : label is "soft_lutpair131";
begin
  Mat2AXIvideo_U0_img_data_stream_V_read <= \^mat2axivideo_u0_img_data_stream_v_read\;
  Q(0) <= \^q\(0);
  video_out_TVALID <= \^video_out_tvalid\;
\AXI_video_strm_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => dstImg_data_stream_0_dout(0),
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => AXI_video_strm_V_data_V_1_sel_wr,
      I4 => AXI_video_strm_V_data_V_1_payload_A(7),
      O => \AXI_video_strm_V_data_V_1_payload_A[7]_i_1_n_4\
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_payload_A[7]_i_1_n_4\,
      Q => AXI_video_strm_V_data_V_1_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => dstImg_data_stream_0_dout(0),
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => AXI_video_strm_V_data_V_1_sel_wr,
      I4 => AXI_video_strm_V_data_V_1_payload_B(7),
      O => \AXI_video_strm_V_data_V_1_payload_B[7]_i_1_n_4\
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_payload_B[7]_i_1_n_4\,
      Q => AXI_video_strm_V_data_V_1_payload_B(7),
      R => '0'
    );
AXI_video_strm_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_4
    );
AXI_video_strm_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_4,
      Q => AXI_video_strm_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_4
    );
AXI_video_strm_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_4,
      Q => AXI_video_strm_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => \AXI_video_strm_V_data_V_1_state_reg_n_4_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_data_V_1_state_reg_n_4_[0]\,
      I3 => video_out_TREADY,
      O => AXI_video_strm_V_data_V_1_state(1)
    );
\AXI_video_strm_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_data_V_1_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_state(1),
      Q => AXI_video_strm_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_1_state_reg_n_4_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => video_out_TREADY,
      I3 => \^video_out_tvalid\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_reg_220_reg_n_4_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone,
      O => \^mat2axivideo_u0_img_data_stream_v_read\
    );
\AXI_video_strm_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \^video_out_tvalid\,
      I2 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I3 => \AXI_video_strm_V_dest_V_1_state_reg_n_4_[1]\,
      O => AXI_video_strm_V_dest_V_1_state(1)
    );
\AXI_video_strm_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_4\,
      Q => \^video_out_tvalid\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_1_state(1),
      Q => \AXI_video_strm_V_dest_V_1_state_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg_n_4_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => video_out_TREADY,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_4_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_4_[0]\,
      I2 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_4_[1]\,
      O => AXI_video_strm_V_id_V_1_state(1)
    );
\AXI_video_strm_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_id_V_1_state(1),
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_keep_V_1_state_reg_n_4_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => video_out_TREADY,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_4_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_4_[0]\,
      I2 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_4_[1]\,
      O => AXI_video_strm_V_keep_V_1_state(1)
    );
\AXI_video_strm_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_keep_V_1_state(1),
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \axi_last_V_reg_229_reg_n_4_[0]\,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_A,
      O => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_4\
    );
\AXI_video_strm_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_4\,
      Q => AXI_video_strm_V_last_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \axi_last_V_reg_229_reg_n_4_[0]\,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_B,
      O => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_4\
    );
\AXI_video_strm_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_4\,
      Q => AXI_video_strm_V_last_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_last_V_1_sel,
      O => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_4
    );
AXI_video_strm_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_4,
      Q => AXI_video_strm_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => AXI_video_strm_V_last_V_1_sel_wr,
      O => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_4
    );
AXI_video_strm_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_4,
      Q => AXI_video_strm_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \AXI_video_strm_V_last_V_1_state_reg_n_4_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => \AXI_video_strm_V_last_V_1_state_reg_n_4_[0]\,
      I3 => video_out_TREADY,
      O => AXI_video_strm_V_last_V_1_state(1)
    );
\AXI_video_strm_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_last_V_1_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_state(1),
      Q => AXI_video_strm_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_strb_V_1_state_reg_n_4_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => video_out_TREADY,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_4_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \AXI_video_strm_V_strb_V_1_state_reg_n_4_[0]\,
      I2 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_4_[1]\,
      O => AXI_video_strm_V_strb_V_1_state(1)
    );
\AXI_video_strm_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_strb_V_1_state(1),
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_4_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_user_V_fu_98,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_A,
      O => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_4\
    );
\AXI_video_strm_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_4\,
      Q => AXI_video_strm_V_user_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_user_V_fu_98,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_B,
      O => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_4\
    );
\AXI_video_strm_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_4\,
      Q => AXI_video_strm_V_user_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_4_[0]\,
      I2 => AXI_video_strm_V_user_V_1_sel,
      O => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_4
    );
AXI_video_strm_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_4,
      Q => AXI_video_strm_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => AXI_video_strm_V_user_V_1_sel_wr,
      O => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_4
    );
AXI_video_strm_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_4,
      Q => AXI_video_strm_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_user_V_1_state_reg_n_4_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_4\
    );
\AXI_video_strm_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_v_read\,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => \AXI_video_strm_V_user_V_1_state_reg_n_4_[0]\,
      I3 => video_out_TREADY,
      O => AXI_video_strm_V_user_V_1_state(1)
    );
\AXI_video_strm_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_4\,
      Q => \AXI_video_strm_V_user_V_1_state_reg_n_4_[0]\,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_state(1),
      Q => AXI_video_strm_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => exitcond6_fu_165_p2,
      I1 => i_V_reg_2150,
      I2 => ap_CS_fsm_state2,
      I3 => Mat2AXIvideo_U0_ap_start,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^q\(0),
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => i_V_reg_2150,
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0CAE0C"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_state2,
      I2 => \ap_CS_fsm[2]_i_2__2_n_4\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ap_CS_fsm[2]_i_3__2_n_4\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => exitcond6_fu_165_p2,
      I1 => i_V_reg_2150,
      O => \ap_CS_fsm[2]_i_2__2_n_4\
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_fu_177_p2,
      I3 => ap_enable_reg_pp0_iter2_reg_n_4,
      O => \ap_CS_fsm[2]_i_3__2_n_4\
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EA0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_4,
      I1 => exitcond_fu_177_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_block_pp0_stage0_subdone,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_4_n_4\,
      I1 => \t_V_3_reg_149_reg__0\(2),
      I2 => \t_V_3_reg_149_reg__0\(3),
      I3 => \t_V_3_reg_149_reg__0\(0),
      I4 => \t_V_3_reg_149_reg__0\(1),
      O => exitcond_fu_177_p2
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040CFF0C0C"
    )
        port map (
      I0 => dstImg_data_stream_0_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \exitcond_reg_220_reg_n_4_[0]\,
      I3 => exitcond_reg_220_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2_reg_n_4,
      I5 => AXI_video_strm_V_data_V_1_ack_in,
      O => ap_block_pp0_stage0_subdone
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(4),
      I1 => \t_V_3_reg_149_reg__0\(5),
      I2 => \t_V_3_reg_149_reg__0\(7),
      I3 => \t_V_3_reg_149_reg__0\(6),
      I4 => \t_V_3_reg_149_reg__0\(8),
      I5 => \t_V_3_reg_149_reg__0\(9),
      O => \ap_CS_fsm[3]_i_4_n_4\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
ap_done_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_V_reg_2150,
      I1 => exitcond6_fu_165_p2,
      O => ap_done
    );
ap_done_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg_n_4_[1]\,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_4_[1]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => ap_CS_fsm_state2,
      I4 => ap_done_INST_0_i_3_n_4,
      O => i_V_reg_2150
    );
ap_done_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ap_done_INST_0_i_4_n_4,
      I1 => \t_V_reg_138_reg_n_4_[0]\,
      I2 => \t_V_reg_138_reg_n_4_[1]\,
      I3 => \t_V_reg_138_reg_n_4_[2]\,
      O => exitcond6_fu_165_p2
    );
ap_done_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \AXI_video_strm_V_strb_V_1_state_reg_n_4_[1]\,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_4_[1]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_ack_in,
      O => ap_done_INST_0_i_3_n_4
    );
ap_done_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[3]\,
      I1 => \t_V_reg_138_reg_n_4_[4]\,
      I2 => \t_V_reg_138_reg_n_4_[5]\,
      I3 => \t_V_reg_138_reg_n_4_[6]\,
      I4 => \t_V_reg_138_reg_n_4_[8]\,
      I5 => \t_V_reg_138_reg_n_4_[7]\,
      O => ap_done_INST_0_i_4_n_4
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A008A8A8A8A8A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_2__2_n_4\,
      I3 => exitcond_fu_177_p2,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_4\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_4\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_177_p2,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_4\,
      Q => ap_enable_reg_pp0_iter1_reg_n_4,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A000A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2_reg_n_4,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \ap_CS_fsm[2]_i_2__2_n_4\,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_4\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_4\,
      Q => ap_enable_reg_pp0_iter2_reg_n_4,
      R => '0'
    );
\axi_last_V_reg_229[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => exitcond_fu_177_p2,
      I3 => \axi_last_V_reg_229[0]_i_2_n_4\,
      I4 => \t_V_3_reg_149[8]_i_2_n_4\,
      I5 => \axi_last_V_reg_229_reg_n_4_[0]\,
      O => \axi_last_V_reg_229[0]_i_1_n_4\
    );
\axi_last_V_reg_229[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(6),
      I1 => \t_V_3_reg_149_reg__0\(7),
      I2 => \t_V_3_reg_149_reg__0\(4),
      I3 => \t_V_3_reg_149_reg__0\(5),
      I4 => \t_V_3_reg_149_reg__0\(8),
      I5 => \t_V_3_reg_149_reg__0\(9),
      O => \axi_last_V_reg_229[0]_i_2_n_4\
    );
\axi_last_V_reg_229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_229[0]_i_1_n_4\,
      Q => \axi_last_V_reg_229_reg_n_4_[0]\,
      R => '0'
    );
\exitcond_reg_220[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_fu_177_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \exitcond_reg_220_reg_n_4_[0]\,
      O => \exitcond_reg_220[0]_i_1_n_4\
    );
\exitcond_reg_220_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \exitcond_reg_220_reg_n_4_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => exitcond_reg_220_pp0_iter1_reg,
      O => \exitcond_reg_220_pp0_iter1_reg[0]_i_1_n_4\
    );
\exitcond_reg_220_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_220_pp0_iter1_reg[0]_i_1_n_4\,
      Q => exitcond_reg_220_pp0_iter1_reg,
      R => '0'
    );
\exitcond_reg_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_220[0]_i_1_n_4\,
      Q => \exitcond_reg_220_reg_n_4_[0]\,
      R => '0'
    );
\i_V_reg_215[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[0]\,
      O => i_V_fu_171_p2(0)
    );
\i_V_reg_215[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[0]\,
      I1 => \t_V_reg_138_reg_n_4_[1]\,
      O => i_V_fu_171_p2(1)
    );
\i_V_reg_215[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[0]\,
      I1 => \t_V_reg_138_reg_n_4_[1]\,
      I2 => \t_V_reg_138_reg_n_4_[2]\,
      O => i_V_fu_171_p2(2)
    );
\i_V_reg_215[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[2]\,
      I1 => \t_V_reg_138_reg_n_4_[1]\,
      I2 => \t_V_reg_138_reg_n_4_[0]\,
      I3 => \t_V_reg_138_reg_n_4_[3]\,
      O => i_V_fu_171_p2(3)
    );
\i_V_reg_215[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[3]\,
      I1 => \t_V_reg_138_reg_n_4_[0]\,
      I2 => \t_V_reg_138_reg_n_4_[1]\,
      I3 => \t_V_reg_138_reg_n_4_[2]\,
      I4 => \t_V_reg_138_reg_n_4_[4]\,
      O => i_V_fu_171_p2(4)
    );
\i_V_reg_215[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[2]\,
      I1 => \t_V_reg_138_reg_n_4_[1]\,
      I2 => \t_V_reg_138_reg_n_4_[0]\,
      I3 => \t_V_reg_138_reg_n_4_[3]\,
      I4 => \t_V_reg_138_reg_n_4_[4]\,
      I5 => \t_V_reg_138_reg_n_4_[5]\,
      O => i_V_fu_171_p2(5)
    );
\i_V_reg_215[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_V_reg_215[8]_i_2_n_4\,
      I1 => \t_V_reg_138_reg_n_4_[6]\,
      O => i_V_fu_171_p2(6)
    );
\i_V_reg_215[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[6]\,
      I1 => \i_V_reg_215[8]_i_2_n_4\,
      I2 => \t_V_reg_138_reg_n_4_[7]\,
      O => i_V_fu_171_p2(7)
    );
\i_V_reg_215[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[7]\,
      I1 => \i_V_reg_215[8]_i_2_n_4\,
      I2 => \t_V_reg_138_reg_n_4_[6]\,
      I3 => \t_V_reg_138_reg_n_4_[8]\,
      O => i_V_fu_171_p2(8)
    );
\i_V_reg_215[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_138_reg_n_4_[2]\,
      I1 => \t_V_reg_138_reg_n_4_[1]\,
      I2 => \t_V_reg_138_reg_n_4_[0]\,
      I3 => \t_V_reg_138_reg_n_4_[3]\,
      I4 => \t_V_reg_138_reg_n_4_[4]\,
      I5 => \t_V_reg_138_reg_n_4_[5]\,
      O => \i_V_reg_215[8]_i_2_n_4\
    );
\i_V_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2150,
      D => i_V_fu_171_p2(0),
      Q => i_V_reg_215(0),
      R => '0'
    );
\i_V_reg_215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2150,
      D => i_V_fu_171_p2(1),
      Q => i_V_reg_215(1),
      R => '0'
    );
\i_V_reg_215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2150,
      D => i_V_fu_171_p2(2),
      Q => i_V_reg_215(2),
      R => '0'
    );
\i_V_reg_215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2150,
      D => i_V_fu_171_p2(3),
      Q => i_V_reg_215(3),
      R => '0'
    );
\i_V_reg_215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2150,
      D => i_V_fu_171_p2(4),
      Q => i_V_reg_215(4),
      R => '0'
    );
\i_V_reg_215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2150,
      D => i_V_fu_171_p2(5),
      Q => i_V_reg_215(5),
      R => '0'
    );
\i_V_reg_215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2150,
      D => i_V_fu_171_p2(6),
      Q => i_V_reg_215(6),
      R => '0'
    );
\i_V_reg_215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2150,
      D => i_V_fu_171_p2(7),
      Q => i_V_reg_215(7),
      R => '0'
    );
\i_V_reg_215_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2150,
      D => i_V_fu_171_p2(8),
      Q => i_V_reg_215(8),
      R => '0'
    );
\t_V_3_reg_149[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(0),
      O => j_V_fu_183_p2(0)
    );
\t_V_3_reg_149[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(0),
      I1 => \t_V_3_reg_149_reg__0\(1),
      O => j_V_fu_183_p2(1)
    );
\t_V_3_reg_149[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(1),
      I1 => \t_V_3_reg_149_reg__0\(0),
      I2 => \t_V_3_reg_149_reg__0\(2),
      O => j_V_fu_183_p2(2)
    );
\t_V_3_reg_149[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(2),
      I1 => \t_V_3_reg_149_reg__0\(0),
      I2 => \t_V_3_reg_149_reg__0\(1),
      I3 => \t_V_3_reg_149_reg__0\(3),
      O => j_V_fu_183_p2(3)
    );
\t_V_3_reg_149[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(3),
      I1 => \t_V_3_reg_149_reg__0\(1),
      I2 => \t_V_3_reg_149_reg__0\(0),
      I3 => \t_V_3_reg_149_reg__0\(2),
      I4 => \t_V_3_reg_149_reg__0\(4),
      O => j_V_fu_183_p2(4)
    );
\t_V_3_reg_149[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(2),
      I1 => \t_V_3_reg_149_reg__0\(0),
      I2 => \t_V_3_reg_149_reg__0\(1),
      I3 => \t_V_3_reg_149_reg__0\(3),
      I4 => \t_V_3_reg_149_reg__0\(4),
      I5 => \t_V_3_reg_149_reg__0\(5),
      O => j_V_fu_183_p2(5)
    );
\t_V_3_reg_149[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(5),
      I1 => \t_V_3_reg_149_reg__0\(4),
      I2 => \t_V_3_reg_149[8]_i_2_n_4\,
      I3 => \t_V_3_reg_149_reg__0\(6),
      O => j_V_fu_183_p2(6)
    );
\t_V_3_reg_149[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(6),
      I1 => \t_V_3_reg_149[8]_i_2_n_4\,
      I2 => \t_V_3_reg_149_reg__0\(4),
      I3 => \t_V_3_reg_149_reg__0\(5),
      I4 => \t_V_3_reg_149_reg__0\(7),
      O => j_V_fu_183_p2(7)
    );
\t_V_3_reg_149[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(7),
      I1 => \t_V_3_reg_149_reg__0\(5),
      I2 => \t_V_3_reg_149_reg__0\(4),
      I3 => \t_V_3_reg_149[8]_i_2_n_4\,
      I4 => \t_V_3_reg_149_reg__0\(6),
      I5 => \t_V_3_reg_149_reg__0\(8),
      O => j_V_fu_183_p2(8)
    );
\t_V_3_reg_149[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(2),
      I1 => \t_V_3_reg_149_reg__0\(0),
      I2 => \t_V_3_reg_149_reg__0\(1),
      I3 => \t_V_3_reg_149_reg__0\(3),
      O => \t_V_3_reg_149[8]_i_2_n_4\
    );
\t_V_3_reg_149[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => exitcond_fu_177_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[2]_i_2__2_n_4\,
      O => t_V_3_reg_149
    );
\t_V_3_reg_149[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => exitcond_fu_177_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => t_V_3_reg_1490
    );
\t_V_3_reg_149[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(8),
      I1 => \t_V_3_reg_149_reg__0\(6),
      I2 => \t_V_3_reg_149[9]_i_4_n_4\,
      I3 => \t_V_3_reg_149_reg__0\(7),
      I4 => \t_V_3_reg_149_reg__0\(9),
      O => j_V_fu_183_p2(9)
    );
\t_V_3_reg_149[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_3_reg_149_reg__0\(2),
      I1 => \t_V_3_reg_149_reg__0\(0),
      I2 => \t_V_3_reg_149_reg__0\(1),
      I3 => \t_V_3_reg_149_reg__0\(3),
      I4 => \t_V_3_reg_149_reg__0\(4),
      I5 => \t_V_3_reg_149_reg__0\(5),
      O => \t_V_3_reg_149[9]_i_4_n_4\
    );
\t_V_3_reg_149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(0),
      Q => \t_V_3_reg_149_reg__0\(0),
      R => t_V_3_reg_149
    );
\t_V_3_reg_149_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(1),
      Q => \t_V_3_reg_149_reg__0\(1),
      R => t_V_3_reg_149
    );
\t_V_3_reg_149_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(2),
      Q => \t_V_3_reg_149_reg__0\(2),
      R => t_V_3_reg_149
    );
\t_V_3_reg_149_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(3),
      Q => \t_V_3_reg_149_reg__0\(3),
      R => t_V_3_reg_149
    );
\t_V_3_reg_149_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(4),
      Q => \t_V_3_reg_149_reg__0\(4),
      R => t_V_3_reg_149
    );
\t_V_3_reg_149_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(5),
      Q => \t_V_3_reg_149_reg__0\(5),
      R => t_V_3_reg_149
    );
\t_V_3_reg_149_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(6),
      Q => \t_V_3_reg_149_reg__0\(6),
      R => t_V_3_reg_149
    );
\t_V_3_reg_149_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(7),
      Q => \t_V_3_reg_149_reg__0\(7),
      R => t_V_3_reg_149
    );
\t_V_3_reg_149_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(8),
      Q => \t_V_3_reg_149_reg__0\(8),
      R => t_V_3_reg_149
    );
\t_V_3_reg_149_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1490,
      D => j_V_fu_183_p2(9),
      Q => \t_V_3_reg_149_reg__0\(9),
      R => t_V_3_reg_149
    );
\t_V_reg_138[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => Mat2AXIvideo_U0_ap_start,
      I2 => \^q\(0),
      O => t_V_reg_138
    );
\t_V_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_215(0),
      Q => \t_V_reg_138_reg_n_4_[0]\,
      R => t_V_reg_138
    );
\t_V_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_215(1),
      Q => \t_V_reg_138_reg_n_4_[1]\,
      R => t_V_reg_138
    );
\t_V_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_215(2),
      Q => \t_V_reg_138_reg_n_4_[2]\,
      R => t_V_reg_138
    );
\t_V_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_215(3),
      Q => \t_V_reg_138_reg_n_4_[3]\,
      R => t_V_reg_138
    );
\t_V_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_215(4),
      Q => \t_V_reg_138_reg_n_4_[4]\,
      R => t_V_reg_138
    );
\t_V_reg_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_215(5),
      Q => \t_V_reg_138_reg_n_4_[5]\,
      R => t_V_reg_138
    );
\t_V_reg_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_215(6),
      Q => \t_V_reg_138_reg_n_4_[6]\,
      R => t_V_reg_138
    );
\t_V_reg_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_215(7),
      Q => \t_V_reg_138_reg_n_4_[7]\,
      R => t_V_reg_138
    );
\t_V_reg_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_215(8),
      Q => \t_V_reg_138_reg_n_4_[8]\,
      R => t_V_reg_138
    );
\tmp_user_V_fu_98[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => tmp_user_V_fu_98,
      I1 => \^q\(0),
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => \^mat2axivideo_u0_img_data_stream_v_read\,
      O => \tmp_user_V_fu_98[0]_i_1_n_4\
    );
\tmp_user_V_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_98[0]_i_1_n_4\,
      Q => tmp_user_V_fu_98,
      R => '0'
    );
\video_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(7),
      I1 => AXI_video_strm_V_data_V_1_payload_A(7),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(0)
    );
\video_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_payload_B,
      I1 => AXI_video_strm_V_last_V_1_sel,
      I2 => AXI_video_strm_V_last_V_1_payload_A,
      O => video_out_TLAST(0)
    );
\video_out_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_payload_B,
      I1 => AXI_video_strm_V_user_V_1_sel,
      I2 => AXI_video_strm_V_user_V_1_payload_A,
      O => video_out_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w10_d2_A is
  port (
    srcImg_rows_V_c12_full_n : out STD_LOGIC;
    srcImg_rows_V_c12_empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    hls_otsu_U0_srcImg_rows_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_out_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w10_d2_A : entity is "fifo_w10_d2_A";
end hls_ocr_0_fifo_w10_d2_A;

architecture STRUCTURE of hls_ocr_0_fifo_w10_d2_A is
  signal \internal_empty_n_i_1__2_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^srcimg_rows_v_c12_empty_n\ : STD_LOGIC;
  signal \^srcimg_rows_v_c12_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair262";
begin
  srcImg_rows_V_c12_empty_n <= \^srcimg_rows_v_c12_empty_n\;
  srcImg_rows_V_c12_full_n <= \^srcimg_rows_v_c12_full_n\;
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^srcimg_rows_v_c12_empty_n\,
      I3 => hls_otsu_U0_srcImg_rows_V_read,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__2_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_4\,
      Q => \^srcimg_rows_v_c12_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__3_n_4\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^srcimg_rows_v_c12_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_4\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^srcimg_rows_v_c12_empty_n\,
      I1 => hls_otsu_U0_srcImg_rows_V_read,
      I2 => \^srcimg_rows_v_c12_full_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_out_write,
      O => \internal_full_n_i_2__3_n_4\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => hls_otsu_U0_srcImg_rows_V_read,
      I1 => \^srcimg_rows_v_c12_empty_n\,
      I2 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I3 => \^srcimg_rows_v_c12_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_4\,
      Q => \^srcimg_rows_v_c12_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^srcimg_rows_v_c12_empty_n\,
      I1 => hls_otsu_U0_srcImg_rows_V_read,
      I2 => \^srcimg_rows_v_c12_full_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I4 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__2_n_4\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^srcimg_rows_v_c12_full_n\,
      I3 => hls_otsu_U0_srcImg_rows_V_read,
      I4 => \^srcimg_rows_v_c12_empty_n\,
      I5 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1__2_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w10_d2_A_5 is
  port (
    srcImg_rows_V_c_empty_n : out STD_LOGIC;
    srcImg_rows_V_c_full_n : out STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_out_write : in STD_LOGIC;
    srcImg_cols_V_c_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w10_d2_A_5 : entity is "fifo_w10_d2_A";
end hls_ocr_0_fifo_w10_d2_A_5;

architecture STRUCTURE of hls_ocr_0_fifo_w10_d2_A_5 is
  signal internal_empty_n_i_1_n_4 : STD_LOGIC;
  signal internal_full_n_i_1_n_4 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__2_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^srcimg_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^srcimg_rows_v_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair263";
begin
  srcImg_rows_V_c_empty_n <= \^srcimg_rows_v_c_empty_n\;
  srcImg_rows_V_c_full_n <= \^srcimg_rows_v_c_full_n\;
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^srcimg_rows_v_c_empty_n\,
      I1 => \mOutPtr[1]_i_3__2_n_4\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => internal_empty_n_i_1_n_4
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_4,
      Q => \^srcimg_rows_v_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__2_n_4\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^srcimg_rows_v_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_4
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_4,
      Q => \^srcimg_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777777778888888"
    )
        port map (
      I0 => \^srcimg_rows_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^srcimg_rows_v_c_full_n\,
      I3 => srcImg_cols_V_c_full_n,
      I4 => ap_start,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__2_n_4\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I1 => \^srcimg_rows_v_c_empty_n\,
      I2 => ap_start,
      I3 => srcImg_cols_V_c_full_n,
      I4 => \^srcimg_rows_v_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => \^srcimg_rows_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^srcimg_rows_v_c_full_n\,
      I3 => srcImg_cols_V_c_full_n,
      I4 => ap_start,
      O => \mOutPtr[1]_i_3__2_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w11_d2_A is
  port (
    srcImg_cols_V_c13_full_n : out STD_LOGIC;
    srcImg_cols_V_c13_empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    hls_otsu_U0_srcImg_rows_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_out_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w11_d2_A : entity is "fifo_w11_d2_A";
end hls_ocr_0_fifo_w11_d2_A;

architecture STRUCTURE of hls_ocr_0_fifo_w11_d2_A is
  signal \internal_empty_n_i_1__3_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^srcimg_cols_v_c13_empty_n\ : STD_LOGIC;
  signal \^srcimg_cols_v_c13_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair260";
begin
  srcImg_cols_V_c13_empty_n <= \^srcimg_cols_v_c13_empty_n\;
  srcImg_cols_V_c13_full_n <= \^srcimg_cols_v_c13_full_n\;
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^srcimg_cols_v_c13_empty_n\,
      I3 => hls_otsu_U0_srcImg_rows_V_read,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__3_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_4\,
      Q => \^srcimg_cols_v_c13_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__2_n_4\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^srcimg_cols_v_c13_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_4\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^srcimg_cols_v_c13_empty_n\,
      I1 => hls_otsu_U0_srcImg_rows_V_read,
      I2 => \^srcimg_cols_v_c13_full_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_out_write,
      O => \internal_full_n_i_2__2_n_4\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => hls_otsu_U0_srcImg_rows_V_read,
      I1 => \^srcimg_cols_v_c13_empty_n\,
      I2 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I3 => \^srcimg_cols_v_c13_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_4\,
      Q => \^srcimg_cols_v_c13_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^srcimg_cols_v_c13_empty_n\,
      I1 => hls_otsu_U0_srcImg_rows_V_read,
      I2 => \^srcimg_cols_v_c13_full_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I4 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__3_n_4\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^srcimg_cols_v_c13_full_n\,
      I3 => hls_otsu_U0_srcImg_rows_V_read,
      I4 => \^srcimg_cols_v_c13_empty_n\,
      I5 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1__3_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w11_d2_A_3 is
  port (
    srcImg_cols_V_c_empty_n : out STD_LOGIC;
    srcImg_cols_V_c_full_n : out STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_out_write : in STD_LOGIC;
    srcImg_rows_V_c_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w11_d2_A_3 : entity is "fifo_w11_d2_A";
end hls_ocr_0_fifo_w11_d2_A_3;

architecture STRUCTURE of hls_ocr_0_fifo_w11_d2_A_3 is
  signal \internal_empty_n_i_1__0_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__1_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^srcimg_cols_v_c_empty_n\ : STD_LOGIC;
  signal \^srcimg_cols_v_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__1\ : label is "soft_lutpair261";
begin
  srcImg_cols_V_c_empty_n <= \^srcimg_cols_v_c_empty_n\;
  srcImg_cols_V_c_full_n <= \^srcimg_cols_v_c_full_n\;
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^srcimg_cols_v_c_empty_n\,
      I1 => \mOutPtr[1]_i_3__1_n_4\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__0_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_4\,
      Q => \^srcimg_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__1_n_4\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^srcimg_cols_v_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_4\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_4\,
      Q => \^srcimg_cols_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777777778888888"
    )
        port map (
      I0 => \^srcimg_cols_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^srcimg_cols_v_c_full_n\,
      I3 => srcImg_rows_V_c_full_n,
      I4 => ap_start,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__0_n_4\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__1_n_4\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1__0_n_4\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I1 => \^srcimg_cols_v_c_empty_n\,
      I2 => ap_start,
      I3 => srcImg_rows_V_c_full_n,
      I4 => \^srcimg_cols_v_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => \^srcimg_cols_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_out_write,
      I2 => \^srcimg_cols_v_c_full_n\,
      I3 => srcImg_rows_V_c_full_n,
      I4 => ap_start,
      O => \mOutPtr[1]_i_3__1_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_1_i_reg_274_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A_shiftReg : entity is "fifo_w8_d2_A_shiftReg";
end hls_ocr_0_fifo_w8_d2_A_shiftReg;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A_shiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^srl_sig_reg[1][6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \SRL_SIG_reg[1][6]_0\(3 downto 0) <= \^srl_sig_reg[1][6]_0\(3 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \axi_data_V_1_i_reg_274_reg[7]\(0),
      Q => \^srl_sig_reg[1][6]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \axi_data_V_1_i_reg_274_reg[7]\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \axi_data_V_1_i_reg_274_reg[7]\(2),
      Q => \^srl_sig_reg[1][6]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \axi_data_V_1_i_reg_274_reg[7]\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \axi_data_V_1_i_reg_274_reg[7]\(4),
      Q => \^srl_sig_reg[1][6]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \axi_data_V_1_i_reg_274_reg[7]\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \axi_data_V_1_i_reg_274_reg[7]\(6),
      Q => \^srl_sig_reg[1][6]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \axi_data_V_1_i_reg_274_reg[7]\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[1][6]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[1][6]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[1][6]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[1][6]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\tmp_3_reg_1359[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[1][6]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(0)
    );
\tmp_3_reg_1359[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(1)
    );
\tmp_3_reg_1359[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[1][6]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(2)
    );
\tmp_3_reg_1359[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(3)
    );
\tmp_3_reg_1359[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[1][6]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(4)
    );
\tmp_3_reg_1359[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(5)
    );
\tmp_3_reg_1359[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[1][6]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(6)
    );
\tmp_3_reg_1359[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A_shiftReg_10 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_i_i_i_reg_832_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A_shiftReg_10 : entity is "fifo_w8_d2_A_shiftReg";
end hls_ocr_0_fifo_w8_d2_A_shiftReg_10;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A_shiftReg_10 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(7)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(6)
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(5)
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(4)
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(3)
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(2)
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(1)
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_1(7),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg_0(7)
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => DIADI(0)
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg(7)
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_1(6),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg_0(6)
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg(6)
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_1(5),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg_0(5)
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg(5)
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_1(4),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg_0(4)
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg(4)
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg_0(3)
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg(3)
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg_0(2)
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg(2)
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg_0(1)
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg(1)
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg_0(0)
    );
\ram_reg_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \or_cond_i_i_i_reg_832_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[1]\,
      O => ram_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A_shiftReg_11 is
  port (
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dstImg_data_stream_0_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_6_reg_121_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    exitcond_flatten_reg_112_pp0_iter1_reg : in STD_LOGIC;
    dstImg_data_stream_0_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A_shiftReg_11 : entity is "fifo_w8_d2_A_shiftReg";
end hls_ocr_0_fifo_w8_d2_A_shiftReg_11;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A_shiftReg_11 is
  signal \SRL_SIG[1][0]_i_1__0_n_4\ : STD_LOGIC;
  signal \^srl_sig_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \SRL_SIG_reg[0]_0\(0) <= \^srl_sig_reg[0]_0\(0);
\AXI_video_strm_V_data_V_1_payload_A[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_0\(0),
      I1 => \^srl_sig_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => dstImg_data_stream_0_dout(0)
    );
\SRL_SIG[1][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \^srl_sig_reg[0]_0\(0),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => exitcond_flatten_reg_112_pp0_iter1_reg,
      I4 => dstImg_data_stream_0_full_n,
      I5 => \SRL_SIG_reg[1]_0\(0),
      O => \SRL_SIG[1][0]_i_1__0_n_4\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_reg_121_reg[0]\,
      Q => \^srl_sig_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1__0_n_4\,
      Q => \SRL_SIG_reg[1]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A_shiftReg_12 is
  port (
    \tmp_6_reg_121_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_6_reg_121_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \exitcond_flatten_reg_112_reg[0]\ : in STD_LOGIC;
    threshold_filter_U0_dstImg_data_stream_V_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A_shiftReg_12 : entity is "fifo_w8_d2_A_shiftReg";
end hls_ocr_0_fifo_w8_d2_A_shiftReg_12;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A_shiftReg_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \tmp_6_reg_121_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \tmp_6_reg_121_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \tmp_6_reg_121_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \tmp_6_reg_121_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(4),
      Q => \tmp_6_reg_121_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(5),
      Q => \tmp_6_reg_121_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(6),
      Q => \tmp_6_reg_121_reg[0]_0\(6),
      R => '0'
    );
\tmp_6_reg_121[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0400000004"
    )
        port map (
      I0 => \SRL_SIG_reg[0][7]_0\,
      I1 => \SRL_SIG_reg[0][2]_0\,
      I2 => \mOutPtr_reg[1]\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => \exitcond_flatten_reg_112_reg[0]\,
      I5 => threshold_filter_U0_dstImg_data_stream_V_din(0),
      O => \tmp_6_reg_121_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A_shiftReg_6 is
  port (
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    otusImg_data_stream_s_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A_shiftReg_6 : entity is "fifo_w8_d2_A_shiftReg";
end hls_ocr_0_fifo_w8_d2_A_shiftReg_6;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A_shiftReg_6 is
  signal \SRL_SIG[1][0]_i_1_n_4\ : STD_LOGIC;
  signal \^srl_sig_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \SRL_SIG_reg[0]_0\(0) <= \^srl_sig_reg[0]_0\(0);
\SRL_SIG[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^srl_sig_reg[0]_0\(0),
      I1 => internal_full_n_reg,
      I2 => \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0\,
      I3 => \SRL_SIG_reg[1]_0\(0),
      O => \SRL_SIG[1][0]_i_1_n_4\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]\,
      Q => \^srl_sig_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1_n_4\,
      Q => \SRL_SIG_reg[1]_0\(0),
      R => '0'
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_0\(0),
      I1 => \^srl_sig_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]\,
      I3 => \mOutPtr_reg[1]\,
      O => otusImg_data_stream_s_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_mac_muladhbi_DSP48_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    front_grays_V_d0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 18 downto 0 );
    tmp_15_i_reg_1491 : in STD_LOGIC;
    front_grays_tmp_V_1_fu_2460 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_mac_muladhbi_DSP48_1 : entity is "hls_ocr_mac_muladhbi_DSP48_1";
end hls_ocr_0_hls_ocr_mac_muladhbi_DSP48_1;

architecture STRUCTURE of hls_ocr_0_hls_ocr_mac_muladhbi_DSP48_1 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_i_1_n_4 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_106 : STD_LOGIC;
  signal p_n_107 : STD_LOGIC;
  signal p_n_108 : STD_LOGIC;
  signal p_n_109 : STD_LOGIC;
  signal p_n_82 : STD_LOGIC;
  signal p_n_83 : STD_LOGIC;
  signal p_n_84 : STD_LOGIC;
  signal p_n_85 : STD_LOGIC;
  signal p_n_86 : STD_LOGIC;
  signal p_n_87 : STD_LOGIC;
  signal p_n_88 : STD_LOGIC;
  signal p_n_89 : STD_LOGIC;
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal p_n_92 : STD_LOGIC;
  signal p_n_93 : STD_LOGIC;
  signal p_n_94 : STD_LOGIC;
  signal p_n_95 : STD_LOGIC;
  signal p_n_96 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
\i_op_assign_reg_432[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \^sr\(0)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 19) => B"00000000000",
      A(18 downto 0) => DOADO(18 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => D(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_n_82,
      C(46) => p_n_82,
      C(45) => p_n_82,
      C(44) => p_n_82,
      C(43) => p_n_82,
      C(42) => p_n_82,
      C(41) => p_n_82,
      C(40) => p_n_82,
      C(39) => p_n_82,
      C(38) => p_n_82,
      C(37) => p_n_82,
      C(36) => p_n_82,
      C(35) => p_n_82,
      C(34) => p_n_82,
      C(33) => p_n_82,
      C(32) => p_n_82,
      C(31) => p_n_82,
      C(30) => p_n_82,
      C(29) => p_n_82,
      C(28) => p_n_82,
      C(27) => p_n_82,
      C(26) => p_n_83,
      C(25) => p_n_84,
      C(24) => p_n_85,
      C(23) => p_n_86,
      C(22) => p_n_87,
      C(21) => p_n_88,
      C(20) => p_n_89,
      C(19) => p_n_90,
      C(18) => p_n_91,
      C(17) => p_n_92,
      C(16) => p_n_93,
      C(15) => p_n_94,
      C(14) => p_n_95,
      C(13) => p_n_96,
      C(12) => p_n_97,
      C(11) => p_n_98,
      C(10) => p_n_99,
      C(9) => p_n_100,
      C(8) => p_n_101,
      C(7) => p_n_102,
      C(6) => p_n_103,
      C(5) => p_n_104,
      C(4) => p_n_105,
      C(3) => p_n_106,
      C(2) => p_n_107,
      C(1) => p_n_108,
      C(0) => p_n_109,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(2),
      CEC => WEA(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_P_UNCONNECTED(47 downto 28),
      P(27) => p_n_82,
      P(26) => p_n_83,
      P(25) => p_n_84,
      P(24) => p_n_85,
      P(23) => p_n_86,
      P(22) => p_n_87,
      P(21) => p_n_88,
      P(20) => p_n_89,
      P(19) => p_n_90,
      P(18) => p_n_91,
      P(17) => p_n_92,
      P(16) => p_n_93,
      P(15) => p_n_94,
      P(14) => p_n_95,
      P(13) => p_n_96,
      P(12) => p_n_97,
      P(11) => p_n_98,
      P(10) => p_n_99,
      P(9) => p_n_100,
      P(8) => p_n_101,
      P(7) => p_n_102,
      P(6) => p_n_103,
      P(5) => p_n_104,
      P(4) => p_n_105,
      P(3) => p_n_106,
      P(2) => p_n_107,
      P(1) => p_n_108,
      P(0) => p_n_109,
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \^sr\(0),
      RSTC => p_i_1_n_4,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => tmp_15_i_reg_1491,
      I1 => Q(2),
      I2 => front_grays_tmp_V_1_fu_2460,
      O => p_i_1_n_4
    );
ram_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_94,
      O => front_grays_V_d0(15)
    );
ram_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_95,
      O => front_grays_V_d0(14)
    );
ram_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_96,
      O => front_grays_V_d0(13)
    );
ram_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_97,
      O => front_grays_V_d0(12)
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_98,
      O => front_grays_V_d0(11)
    );
ram_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_99,
      O => front_grays_V_d0(10)
    );
ram_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_100,
      O => front_grays_V_d0(9)
    );
ram_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_101,
      O => front_grays_V_d0(8)
    );
ram_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_102,
      O => front_grays_V_d0(7)
    );
ram_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_103,
      O => front_grays_V_d0(6)
    );
ram_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_104,
      O => front_grays_V_d0(5)
    );
ram_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_105,
      O => front_grays_V_d0(4)
    );
ram_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_106,
      O => front_grays_V_d0(3)
    );
ram_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_107,
      O => front_grays_V_d0(2)
    );
ram_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_108,
      O => front_grays_V_d0(1)
    );
ram_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_109,
      O => front_grays_V_d0(0)
    );
ram_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_82,
      O => front_grays_V_d0(27)
    );
ram_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_83,
      O => front_grays_V_d0(26)
    );
ram_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_84,
      O => front_grays_V_d0(25)
    );
ram_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_85,
      O => front_grays_V_d0(24)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_86,
      O => front_grays_V_d0(23)
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_87,
      O => front_grays_V_d0(22)
    );
ram_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_88,
      O => front_grays_V_d0(21)
    );
ram_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_89,
      O => front_grays_V_d0(20)
    );
ram_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_90,
      O => front_grays_V_d0(19)
    );
ram_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_91,
      O => front_grays_V_d0(18)
    );
ram_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_92,
      O => front_grays_V_d0(17)
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => p_n_93,
      O => front_grays_V_d0(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_mul_52s_5fYi_MulnS_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    \tmp9_reg_1587_reg__2\ : in STD_LOGIC_VECTOR ( 51 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_mul_52s_5fYi_MulnS_0 : entity is "hls_ocr_mul_52s_5fYi_MulnS_0";
end hls_ocr_0_hls_ocr_mul_52s_5fYi_MulnS_0;

architecture STRUCTURE of hls_ocr_0_hls_ocr_mul_52s_5fYi_MulnS_0 is
  signal \delta_temp_V_reg_1597[18]_i_2_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[18]_i_3_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[18]_i_4_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[22]_i_2_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[22]_i_3_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[22]_i_4_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[22]_i_5_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[26]_i_2_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[26]_i_3_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[26]_i_4_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[26]_i_5_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[30]_i_2_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[30]_i_3_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[30]_i_4_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[30]_i_5_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[33]_i_2_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[33]_i_3_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597[33]_i_4_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \delta_temp_V_reg_1597_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \p_reg__0_n_100\ : STD_LOGIC;
  signal \p_reg__0_n_101\ : STD_LOGIC;
  signal \p_reg__0_n_102\ : STD_LOGIC;
  signal \p_reg__0_n_103\ : STD_LOGIC;
  signal \p_reg__0_n_104\ : STD_LOGIC;
  signal \p_reg__0_n_105\ : STD_LOGIC;
  signal \p_reg__0_n_106\ : STD_LOGIC;
  signal \p_reg__0_n_107\ : STD_LOGIC;
  signal \p_reg__0_n_108\ : STD_LOGIC;
  signal \p_reg__0_n_109\ : STD_LOGIC;
  signal \p_reg__0_n_62\ : STD_LOGIC;
  signal \p_reg__0_n_63\ : STD_LOGIC;
  signal \p_reg__0_n_64\ : STD_LOGIC;
  signal \p_reg__0_n_65\ : STD_LOGIC;
  signal \p_reg__0_n_66\ : STD_LOGIC;
  signal \p_reg__0_n_67\ : STD_LOGIC;
  signal \p_reg__0_n_68\ : STD_LOGIC;
  signal \p_reg__0_n_69\ : STD_LOGIC;
  signal \p_reg__0_n_70\ : STD_LOGIC;
  signal \p_reg__0_n_71\ : STD_LOGIC;
  signal \p_reg__0_n_72\ : STD_LOGIC;
  signal \p_reg__0_n_73\ : STD_LOGIC;
  signal \p_reg__0_n_74\ : STD_LOGIC;
  signal \p_reg__0_n_75\ : STD_LOGIC;
  signal \p_reg__0_n_76\ : STD_LOGIC;
  signal \p_reg__0_n_77\ : STD_LOGIC;
  signal \p_reg__0_n_78\ : STD_LOGIC;
  signal \p_reg__0_n_79\ : STD_LOGIC;
  signal \p_reg__0_n_80\ : STD_LOGIC;
  signal \p_reg__0_n_81\ : STD_LOGIC;
  signal \p_reg__0_n_82\ : STD_LOGIC;
  signal \p_reg__0_n_83\ : STD_LOGIC;
  signal \p_reg__0_n_84\ : STD_LOGIC;
  signal \p_reg__0_n_85\ : STD_LOGIC;
  signal \p_reg__0_n_86\ : STD_LOGIC;
  signal \p_reg__0_n_87\ : STD_LOGIC;
  signal \p_reg__0_n_88\ : STD_LOGIC;
  signal \p_reg__0_n_89\ : STD_LOGIC;
  signal \p_reg__0_n_90\ : STD_LOGIC;
  signal \p_reg__0_n_91\ : STD_LOGIC;
  signal \p_reg__0_n_92\ : STD_LOGIC;
  signal \p_reg__0_n_93\ : STD_LOGIC;
  signal \p_reg__0_n_94\ : STD_LOGIC;
  signal \p_reg__0_n_95\ : STD_LOGIC;
  signal \p_reg__0_n_96\ : STD_LOGIC;
  signal \p_reg__0_n_97\ : STD_LOGIC;
  signal \p_reg__0_n_98\ : STD_LOGIC;
  signal \p_reg__0_n_99\ : STD_LOGIC;
  signal \p_reg__1_n_109\ : STD_LOGIC;
  signal \p_reg__1_n_62\ : STD_LOGIC;
  signal \p_reg__1_n_63\ : STD_LOGIC;
  signal \p_reg__1_n_64\ : STD_LOGIC;
  signal \p_reg__1_n_65\ : STD_LOGIC;
  signal \p_reg__1_n_66\ : STD_LOGIC;
  signal \p_reg__1_n_67\ : STD_LOGIC;
  signal \p_reg__1_n_68\ : STD_LOGIC;
  signal \p_reg__1_n_69\ : STD_LOGIC;
  signal \p_reg__1_n_70\ : STD_LOGIC;
  signal \p_reg__1_n_71\ : STD_LOGIC;
  signal \p_reg__1_n_72\ : STD_LOGIC;
  signal \p_reg__1_n_73\ : STD_LOGIC;
  signal \p_reg__1_n_74\ : STD_LOGIC;
  signal \p_reg__1_n_75\ : STD_LOGIC;
  signal \p_reg__1_n_76\ : STD_LOGIC;
  signal \p_reg__1_n_77\ : STD_LOGIC;
  signal \p_reg__1_n_78\ : STD_LOGIC;
  signal \p_reg__1_n_79\ : STD_LOGIC;
  signal \p_reg__1_n_80\ : STD_LOGIC;
  signal \p_reg__1_n_81\ : STD_LOGIC;
  signal \p_reg__1_n_82\ : STD_LOGIC;
  signal \p_reg__1_n_83\ : STD_LOGIC;
  signal \p_reg__1_n_84\ : STD_LOGIC;
  signal \p_reg__1_n_85\ : STD_LOGIC;
  signal \p_reg__1_n_86\ : STD_LOGIC;
  signal \p_reg__1_n_87\ : STD_LOGIC;
  signal \p_reg__1_n_88\ : STD_LOGIC;
  signal \p_reg__1_n_89\ : STD_LOGIC;
  signal \p_reg__1_n_90\ : STD_LOGIC;
  signal \p_reg__1_n_91\ : STD_LOGIC;
  signal \p_reg__1_n_92\ : STD_LOGIC;
  signal \p_reg__1_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_157\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_62\ : STD_LOGIC;
  signal \tmp_product__1_n_63\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_74\ : STD_LOGIC;
  signal \tmp_product__1_n_75\ : STD_LOGIC;
  signal \tmp_product__1_n_76\ : STD_LOGIC;
  signal \tmp_product__1_n_77\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_126\ : STD_LOGIC;
  signal \tmp_product__2_n_127\ : STD_LOGIC;
  signal \tmp_product__2_n_128\ : STD_LOGIC;
  signal \tmp_product__2_n_129\ : STD_LOGIC;
  signal \tmp_product__2_n_130\ : STD_LOGIC;
  signal \tmp_product__2_n_131\ : STD_LOGIC;
  signal \tmp_product__2_n_132\ : STD_LOGIC;
  signal \tmp_product__2_n_133\ : STD_LOGIC;
  signal \tmp_product__2_n_134\ : STD_LOGIC;
  signal \tmp_product__2_n_135\ : STD_LOGIC;
  signal \tmp_product__2_n_136\ : STD_LOGIC;
  signal \tmp_product__2_n_137\ : STD_LOGIC;
  signal \tmp_product__2_n_138\ : STD_LOGIC;
  signal \tmp_product__2_n_139\ : STD_LOGIC;
  signal \tmp_product__2_n_140\ : STD_LOGIC;
  signal \tmp_product__2_n_141\ : STD_LOGIC;
  signal \tmp_product__2_n_142\ : STD_LOGIC;
  signal \tmp_product__2_n_143\ : STD_LOGIC;
  signal \tmp_product__2_n_144\ : STD_LOGIC;
  signal \tmp_product__2_n_145\ : STD_LOGIC;
  signal \tmp_product__2_n_146\ : STD_LOGIC;
  signal \tmp_product__2_n_147\ : STD_LOGIC;
  signal \tmp_product__2_n_148\ : STD_LOGIC;
  signal \tmp_product__2_n_149\ : STD_LOGIC;
  signal \tmp_product__2_n_150\ : STD_LOGIC;
  signal \tmp_product__2_n_151\ : STD_LOGIC;
  signal \tmp_product__2_n_152\ : STD_LOGIC;
  signal \tmp_product__2_n_153\ : STD_LOGIC;
  signal \tmp_product__2_n_154\ : STD_LOGIC;
  signal \tmp_product__2_n_155\ : STD_LOGIC;
  signal \tmp_product__2_n_156\ : STD_LOGIC;
  signal \tmp_product__2_n_157\ : STD_LOGIC;
  signal \tmp_product__2_n_62\ : STD_LOGIC;
  signal \tmp_product__2_n_63\ : STD_LOGIC;
  signal \tmp_product__2_n_64\ : STD_LOGIC;
  signal \tmp_product__2_n_65\ : STD_LOGIC;
  signal \tmp_product__2_n_66\ : STD_LOGIC;
  signal \tmp_product__2_n_67\ : STD_LOGIC;
  signal \tmp_product__2_n_68\ : STD_LOGIC;
  signal \tmp_product__2_n_69\ : STD_LOGIC;
  signal \tmp_product__2_n_70\ : STD_LOGIC;
  signal \tmp_product__2_n_71\ : STD_LOGIC;
  signal \tmp_product__2_n_72\ : STD_LOGIC;
  signal \tmp_product__2_n_73\ : STD_LOGIC;
  signal \tmp_product__2_n_74\ : STD_LOGIC;
  signal \tmp_product__2_n_75\ : STD_LOGIC;
  signal \tmp_product__2_n_76\ : STD_LOGIC;
  signal \tmp_product__2_n_77\ : STD_LOGIC;
  signal \tmp_product__2_n_78\ : STD_LOGIC;
  signal \tmp_product__2_n_79\ : STD_LOGIC;
  signal \tmp_product__2_n_80\ : STD_LOGIC;
  signal \tmp_product__2_n_81\ : STD_LOGIC;
  signal \tmp_product__2_n_82\ : STD_LOGIC;
  signal \tmp_product__2_n_83\ : STD_LOGIC;
  signal \tmp_product__2_n_84\ : STD_LOGIC;
  signal \tmp_product__2_n_85\ : STD_LOGIC;
  signal \tmp_product__2_n_86\ : STD_LOGIC;
  signal \tmp_product__2_n_87\ : STD_LOGIC;
  signal \tmp_product__2_n_88\ : STD_LOGIC;
  signal \tmp_product__2_n_89\ : STD_LOGIC;
  signal \tmp_product__2_n_90\ : STD_LOGIC;
  signal \tmp_product__2_n_91\ : STD_LOGIC;
  signal \tmp_product__2_n_92\ : STD_LOGIC;
  signal \tmp_product__2_n_93\ : STD_LOGIC;
  signal \tmp_product__2_n_94\ : STD_LOGIC;
  signal \tmp_product__2_n_95\ : STD_LOGIC;
  signal \tmp_product__2_n_96\ : STD_LOGIC;
  signal \tmp_product__2_n_97\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product__3_n_100\ : STD_LOGIC;
  signal \tmp_product__3_n_101\ : STD_LOGIC;
  signal \tmp_product__3_n_102\ : STD_LOGIC;
  signal \tmp_product__3_n_103\ : STD_LOGIC;
  signal \tmp_product__3_n_104\ : STD_LOGIC;
  signal \tmp_product__3_n_105\ : STD_LOGIC;
  signal \tmp_product__3_n_106\ : STD_LOGIC;
  signal \tmp_product__3_n_107\ : STD_LOGIC;
  signal \tmp_product__3_n_108\ : STD_LOGIC;
  signal \tmp_product__3_n_109\ : STD_LOGIC;
  signal \tmp_product__3_n_110\ : STD_LOGIC;
  signal \tmp_product__3_n_111\ : STD_LOGIC;
  signal \tmp_product__3_n_112\ : STD_LOGIC;
  signal \tmp_product__3_n_113\ : STD_LOGIC;
  signal \tmp_product__3_n_114\ : STD_LOGIC;
  signal \tmp_product__3_n_115\ : STD_LOGIC;
  signal \tmp_product__3_n_116\ : STD_LOGIC;
  signal \tmp_product__3_n_117\ : STD_LOGIC;
  signal \tmp_product__3_n_118\ : STD_LOGIC;
  signal \tmp_product__3_n_119\ : STD_LOGIC;
  signal \tmp_product__3_n_120\ : STD_LOGIC;
  signal \tmp_product__3_n_121\ : STD_LOGIC;
  signal \tmp_product__3_n_122\ : STD_LOGIC;
  signal \tmp_product__3_n_123\ : STD_LOGIC;
  signal \tmp_product__3_n_124\ : STD_LOGIC;
  signal \tmp_product__3_n_125\ : STD_LOGIC;
  signal \tmp_product__3_n_126\ : STD_LOGIC;
  signal \tmp_product__3_n_127\ : STD_LOGIC;
  signal \tmp_product__3_n_128\ : STD_LOGIC;
  signal \tmp_product__3_n_129\ : STD_LOGIC;
  signal \tmp_product__3_n_130\ : STD_LOGIC;
  signal \tmp_product__3_n_131\ : STD_LOGIC;
  signal \tmp_product__3_n_132\ : STD_LOGIC;
  signal \tmp_product__3_n_133\ : STD_LOGIC;
  signal \tmp_product__3_n_134\ : STD_LOGIC;
  signal \tmp_product__3_n_135\ : STD_LOGIC;
  signal \tmp_product__3_n_136\ : STD_LOGIC;
  signal \tmp_product__3_n_137\ : STD_LOGIC;
  signal \tmp_product__3_n_138\ : STD_LOGIC;
  signal \tmp_product__3_n_139\ : STD_LOGIC;
  signal \tmp_product__3_n_140\ : STD_LOGIC;
  signal \tmp_product__3_n_141\ : STD_LOGIC;
  signal \tmp_product__3_n_142\ : STD_LOGIC;
  signal \tmp_product__3_n_143\ : STD_LOGIC;
  signal \tmp_product__3_n_144\ : STD_LOGIC;
  signal \tmp_product__3_n_145\ : STD_LOGIC;
  signal \tmp_product__3_n_146\ : STD_LOGIC;
  signal \tmp_product__3_n_147\ : STD_LOGIC;
  signal \tmp_product__3_n_148\ : STD_LOGIC;
  signal \tmp_product__3_n_149\ : STD_LOGIC;
  signal \tmp_product__3_n_150\ : STD_LOGIC;
  signal \tmp_product__3_n_151\ : STD_LOGIC;
  signal \tmp_product__3_n_152\ : STD_LOGIC;
  signal \tmp_product__3_n_153\ : STD_LOGIC;
  signal \tmp_product__3_n_154\ : STD_LOGIC;
  signal \tmp_product__3_n_155\ : STD_LOGIC;
  signal \tmp_product__3_n_156\ : STD_LOGIC;
  signal \tmp_product__3_n_157\ : STD_LOGIC;
  signal \tmp_product__3_n_62\ : STD_LOGIC;
  signal \tmp_product__3_n_63\ : STD_LOGIC;
  signal \tmp_product__3_n_64\ : STD_LOGIC;
  signal \tmp_product__3_n_65\ : STD_LOGIC;
  signal \tmp_product__3_n_66\ : STD_LOGIC;
  signal \tmp_product__3_n_67\ : STD_LOGIC;
  signal \tmp_product__3_n_68\ : STD_LOGIC;
  signal \tmp_product__3_n_69\ : STD_LOGIC;
  signal \tmp_product__3_n_70\ : STD_LOGIC;
  signal \tmp_product__3_n_71\ : STD_LOGIC;
  signal \tmp_product__3_n_72\ : STD_LOGIC;
  signal \tmp_product__3_n_73\ : STD_LOGIC;
  signal \tmp_product__3_n_74\ : STD_LOGIC;
  signal \tmp_product__3_n_75\ : STD_LOGIC;
  signal \tmp_product__3_n_76\ : STD_LOGIC;
  signal \tmp_product__3_n_77\ : STD_LOGIC;
  signal \tmp_product__3_n_78\ : STD_LOGIC;
  signal \tmp_product__3_n_79\ : STD_LOGIC;
  signal \tmp_product__3_n_80\ : STD_LOGIC;
  signal \tmp_product__3_n_81\ : STD_LOGIC;
  signal \tmp_product__3_n_82\ : STD_LOGIC;
  signal \tmp_product__3_n_83\ : STD_LOGIC;
  signal \tmp_product__3_n_84\ : STD_LOGIC;
  signal \tmp_product__3_n_85\ : STD_LOGIC;
  signal \tmp_product__3_n_86\ : STD_LOGIC;
  signal \tmp_product__3_n_87\ : STD_LOGIC;
  signal \tmp_product__3_n_88\ : STD_LOGIC;
  signal \tmp_product__3_n_89\ : STD_LOGIC;
  signal \tmp_product__3_n_90\ : STD_LOGIC;
  signal \tmp_product__3_n_91\ : STD_LOGIC;
  signal \tmp_product__3_n_92\ : STD_LOGIC;
  signal \tmp_product__3_n_93\ : STD_LOGIC;
  signal \tmp_product__3_n_94\ : STD_LOGIC;
  signal \tmp_product__3_n_95\ : STD_LOGIC;
  signal \tmp_product__3_n_96\ : STD_LOGIC;
  signal \tmp_product__3_n_97\ : STD_LOGIC;
  signal \tmp_product__3_n_98\ : STD_LOGIC;
  signal \tmp_product__3_n_99\ : STD_LOGIC;
  signal \tmp_product__4_n_100\ : STD_LOGIC;
  signal \tmp_product__4_n_101\ : STD_LOGIC;
  signal \tmp_product__4_n_102\ : STD_LOGIC;
  signal \tmp_product__4_n_103\ : STD_LOGIC;
  signal \tmp_product__4_n_104\ : STD_LOGIC;
  signal \tmp_product__4_n_105\ : STD_LOGIC;
  signal \tmp_product__4_n_106\ : STD_LOGIC;
  signal \tmp_product__4_n_107\ : STD_LOGIC;
  signal \tmp_product__4_n_108\ : STD_LOGIC;
  signal \tmp_product__4_n_109\ : STD_LOGIC;
  signal \tmp_product__4_n_110\ : STD_LOGIC;
  signal \tmp_product__4_n_111\ : STD_LOGIC;
  signal \tmp_product__4_n_112\ : STD_LOGIC;
  signal \tmp_product__4_n_113\ : STD_LOGIC;
  signal \tmp_product__4_n_114\ : STD_LOGIC;
  signal \tmp_product__4_n_115\ : STD_LOGIC;
  signal \tmp_product__4_n_116\ : STD_LOGIC;
  signal \tmp_product__4_n_117\ : STD_LOGIC;
  signal \tmp_product__4_n_118\ : STD_LOGIC;
  signal \tmp_product__4_n_119\ : STD_LOGIC;
  signal \tmp_product__4_n_120\ : STD_LOGIC;
  signal \tmp_product__4_n_121\ : STD_LOGIC;
  signal \tmp_product__4_n_122\ : STD_LOGIC;
  signal \tmp_product__4_n_123\ : STD_LOGIC;
  signal \tmp_product__4_n_124\ : STD_LOGIC;
  signal \tmp_product__4_n_125\ : STD_LOGIC;
  signal \tmp_product__4_n_126\ : STD_LOGIC;
  signal \tmp_product__4_n_127\ : STD_LOGIC;
  signal \tmp_product__4_n_128\ : STD_LOGIC;
  signal \tmp_product__4_n_129\ : STD_LOGIC;
  signal \tmp_product__4_n_130\ : STD_LOGIC;
  signal \tmp_product__4_n_131\ : STD_LOGIC;
  signal \tmp_product__4_n_132\ : STD_LOGIC;
  signal \tmp_product__4_n_133\ : STD_LOGIC;
  signal \tmp_product__4_n_134\ : STD_LOGIC;
  signal \tmp_product__4_n_135\ : STD_LOGIC;
  signal \tmp_product__4_n_136\ : STD_LOGIC;
  signal \tmp_product__4_n_137\ : STD_LOGIC;
  signal \tmp_product__4_n_138\ : STD_LOGIC;
  signal \tmp_product__4_n_139\ : STD_LOGIC;
  signal \tmp_product__4_n_140\ : STD_LOGIC;
  signal \tmp_product__4_n_141\ : STD_LOGIC;
  signal \tmp_product__4_n_142\ : STD_LOGIC;
  signal \tmp_product__4_n_143\ : STD_LOGIC;
  signal \tmp_product__4_n_144\ : STD_LOGIC;
  signal \tmp_product__4_n_145\ : STD_LOGIC;
  signal \tmp_product__4_n_146\ : STD_LOGIC;
  signal \tmp_product__4_n_147\ : STD_LOGIC;
  signal \tmp_product__4_n_148\ : STD_LOGIC;
  signal \tmp_product__4_n_149\ : STD_LOGIC;
  signal \tmp_product__4_n_150\ : STD_LOGIC;
  signal \tmp_product__4_n_151\ : STD_LOGIC;
  signal \tmp_product__4_n_152\ : STD_LOGIC;
  signal \tmp_product__4_n_153\ : STD_LOGIC;
  signal \tmp_product__4_n_154\ : STD_LOGIC;
  signal \tmp_product__4_n_155\ : STD_LOGIC;
  signal \tmp_product__4_n_156\ : STD_LOGIC;
  signal \tmp_product__4_n_157\ : STD_LOGIC;
  signal \tmp_product__4_n_62\ : STD_LOGIC;
  signal \tmp_product__4_n_63\ : STD_LOGIC;
  signal \tmp_product__4_n_64\ : STD_LOGIC;
  signal \tmp_product__4_n_65\ : STD_LOGIC;
  signal \tmp_product__4_n_66\ : STD_LOGIC;
  signal \tmp_product__4_n_67\ : STD_LOGIC;
  signal \tmp_product__4_n_68\ : STD_LOGIC;
  signal \tmp_product__4_n_69\ : STD_LOGIC;
  signal \tmp_product__4_n_70\ : STD_LOGIC;
  signal \tmp_product__4_n_71\ : STD_LOGIC;
  signal \tmp_product__4_n_72\ : STD_LOGIC;
  signal \tmp_product__4_n_73\ : STD_LOGIC;
  signal \tmp_product__4_n_74\ : STD_LOGIC;
  signal \tmp_product__4_n_75\ : STD_LOGIC;
  signal \tmp_product__4_n_76\ : STD_LOGIC;
  signal \tmp_product__4_n_77\ : STD_LOGIC;
  signal \tmp_product__4_n_78\ : STD_LOGIC;
  signal \tmp_product__4_n_79\ : STD_LOGIC;
  signal \tmp_product__4_n_80\ : STD_LOGIC;
  signal \tmp_product__4_n_81\ : STD_LOGIC;
  signal \tmp_product__4_n_82\ : STD_LOGIC;
  signal \tmp_product__4_n_83\ : STD_LOGIC;
  signal \tmp_product__4_n_84\ : STD_LOGIC;
  signal \tmp_product__4_n_85\ : STD_LOGIC;
  signal \tmp_product__4_n_86\ : STD_LOGIC;
  signal \tmp_product__4_n_87\ : STD_LOGIC;
  signal \tmp_product__4_n_88\ : STD_LOGIC;
  signal \tmp_product__4_n_89\ : STD_LOGIC;
  signal \tmp_product__4_n_90\ : STD_LOGIC;
  signal \tmp_product__4_n_91\ : STD_LOGIC;
  signal \tmp_product__4_n_92\ : STD_LOGIC;
  signal \tmp_product__4_n_93\ : STD_LOGIC;
  signal \tmp_product__4_n_94\ : STD_LOGIC;
  signal \tmp_product__4_n_95\ : STD_LOGIC;
  signal \tmp_product__4_n_96\ : STD_LOGIC;
  signal \tmp_product__4_n_97\ : STD_LOGIC;
  signal \tmp_product__4_n_98\ : STD_LOGIC;
  signal \tmp_product__4_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_delta_temp_V_reg_1597_reg[33]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delta_temp_V_reg_1597_reg[33]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p_reg__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_p_reg__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p_reg__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_reg__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \p_reg__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
begin
\delta_temp_V_reg_1597[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_90\,
      I1 => \p_reg__0_n_107\,
      O => \delta_temp_V_reg_1597[18]_i_2_n_4\
    );
\delta_temp_V_reg_1597[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_91\,
      I1 => \p_reg__0_n_108\,
      O => \delta_temp_V_reg_1597[18]_i_3_n_4\
    );
\delta_temp_V_reg_1597[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_92\,
      I1 => \p_reg__0_n_109\,
      O => \delta_temp_V_reg_1597[18]_i_4_n_4\
    );
\delta_temp_V_reg_1597[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_86\,
      I1 => \p_reg__0_n_103\,
      O => \delta_temp_V_reg_1597[22]_i_2_n_4\
    );
\delta_temp_V_reg_1597[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_87\,
      I1 => \p_reg__0_n_104\,
      O => \delta_temp_V_reg_1597[22]_i_3_n_4\
    );
\delta_temp_V_reg_1597[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_88\,
      I1 => \p_reg__0_n_105\,
      O => \delta_temp_V_reg_1597[22]_i_4_n_4\
    );
\delta_temp_V_reg_1597[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_89\,
      I1 => \p_reg__0_n_106\,
      O => \delta_temp_V_reg_1597[22]_i_5_n_4\
    );
\delta_temp_V_reg_1597[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_82\,
      I1 => \p_reg__0_n_99\,
      O => \delta_temp_V_reg_1597[26]_i_2_n_4\
    );
\delta_temp_V_reg_1597[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_83\,
      I1 => \p_reg__0_n_100\,
      O => \delta_temp_V_reg_1597[26]_i_3_n_4\
    );
\delta_temp_V_reg_1597[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_84\,
      I1 => \p_reg__0_n_101\,
      O => \delta_temp_V_reg_1597[26]_i_4_n_4\
    );
\delta_temp_V_reg_1597[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_85\,
      I1 => \p_reg__0_n_102\,
      O => \delta_temp_V_reg_1597[26]_i_5_n_4\
    );
\delta_temp_V_reg_1597[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_78\,
      I1 => \p_reg__0_n_95\,
      O => \delta_temp_V_reg_1597[30]_i_2_n_4\
    );
\delta_temp_V_reg_1597[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_79\,
      I1 => \p_reg__0_n_96\,
      O => \delta_temp_V_reg_1597[30]_i_3_n_4\
    );
\delta_temp_V_reg_1597[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_80\,
      I1 => \p_reg__0_n_97\,
      O => \delta_temp_V_reg_1597[30]_i_4_n_4\
    );
\delta_temp_V_reg_1597[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_81\,
      I1 => \p_reg__0_n_98\,
      O => \delta_temp_V_reg_1597[30]_i_5_n_4\
    );
\delta_temp_V_reg_1597[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_product__0_n_109\,
      I1 => \p_reg__0_n_92\,
      I2 => \p_reg__1_n_75\,
      O => \delta_temp_V_reg_1597[33]_i_2_n_4\
    );
\delta_temp_V_reg_1597[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_76\,
      I1 => \p_reg__0_n_93\,
      O => \delta_temp_V_reg_1597[33]_i_3_n_4\
    );
\delta_temp_V_reg_1597[33]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_reg__1_n_77\,
      I1 => \p_reg__0_n_94\,
      O => \delta_temp_V_reg_1597[33]_i_4_n_4\
    );
\delta_temp_V_reg_1597_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delta_temp_V_reg_1597_reg[18]_i_1_n_4\,
      CO(2) => \delta_temp_V_reg_1597_reg[18]_i_1_n_5\,
      CO(1) => \delta_temp_V_reg_1597_reg[18]_i_1_n_6\,
      CO(0) => \delta_temp_V_reg_1597_reg[18]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \p_reg__1_n_90\,
      DI(2) => \p_reg__1_n_91\,
      DI(1) => \p_reg__1_n_92\,
      DI(0) => '0',
      O(3 downto 0) => D(18 downto 15),
      S(3) => \delta_temp_V_reg_1597[18]_i_2_n_4\,
      S(2) => \delta_temp_V_reg_1597[18]_i_3_n_4\,
      S(1) => \delta_temp_V_reg_1597[18]_i_4_n_4\,
      S(0) => \p_reg__1_n_93\
    );
\delta_temp_V_reg_1597_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delta_temp_V_reg_1597_reg[18]_i_1_n_4\,
      CO(3) => \delta_temp_V_reg_1597_reg[22]_i_1_n_4\,
      CO(2) => \delta_temp_V_reg_1597_reg[22]_i_1_n_5\,
      CO(1) => \delta_temp_V_reg_1597_reg[22]_i_1_n_6\,
      CO(0) => \delta_temp_V_reg_1597_reg[22]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \p_reg__1_n_86\,
      DI(2) => \p_reg__1_n_87\,
      DI(1) => \p_reg__1_n_88\,
      DI(0) => \p_reg__1_n_89\,
      O(3 downto 0) => D(22 downto 19),
      S(3) => \delta_temp_V_reg_1597[22]_i_2_n_4\,
      S(2) => \delta_temp_V_reg_1597[22]_i_3_n_4\,
      S(1) => \delta_temp_V_reg_1597[22]_i_4_n_4\,
      S(0) => \delta_temp_V_reg_1597[22]_i_5_n_4\
    );
\delta_temp_V_reg_1597_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delta_temp_V_reg_1597_reg[22]_i_1_n_4\,
      CO(3) => \delta_temp_V_reg_1597_reg[26]_i_1_n_4\,
      CO(2) => \delta_temp_V_reg_1597_reg[26]_i_1_n_5\,
      CO(1) => \delta_temp_V_reg_1597_reg[26]_i_1_n_6\,
      CO(0) => \delta_temp_V_reg_1597_reg[26]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \p_reg__1_n_82\,
      DI(2) => \p_reg__1_n_83\,
      DI(1) => \p_reg__1_n_84\,
      DI(0) => \p_reg__1_n_85\,
      O(3 downto 0) => D(26 downto 23),
      S(3) => \delta_temp_V_reg_1597[26]_i_2_n_4\,
      S(2) => \delta_temp_V_reg_1597[26]_i_3_n_4\,
      S(1) => \delta_temp_V_reg_1597[26]_i_4_n_4\,
      S(0) => \delta_temp_V_reg_1597[26]_i_5_n_4\
    );
\delta_temp_V_reg_1597_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delta_temp_V_reg_1597_reg[26]_i_1_n_4\,
      CO(3) => \delta_temp_V_reg_1597_reg[30]_i_1_n_4\,
      CO(2) => \delta_temp_V_reg_1597_reg[30]_i_1_n_5\,
      CO(1) => \delta_temp_V_reg_1597_reg[30]_i_1_n_6\,
      CO(0) => \delta_temp_V_reg_1597_reg[30]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => \p_reg__1_n_78\,
      DI(2) => \p_reg__1_n_79\,
      DI(1) => \p_reg__1_n_80\,
      DI(0) => \p_reg__1_n_81\,
      O(3 downto 0) => D(30 downto 27),
      S(3) => \delta_temp_V_reg_1597[30]_i_2_n_4\,
      S(2) => \delta_temp_V_reg_1597[30]_i_3_n_4\,
      S(1) => \delta_temp_V_reg_1597[30]_i_4_n_4\,
      S(0) => \delta_temp_V_reg_1597[30]_i_5_n_4\
    );
\delta_temp_V_reg_1597_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delta_temp_V_reg_1597_reg[30]_i_1_n_4\,
      CO(3 downto 2) => \NLW_delta_temp_V_reg_1597_reg[33]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \delta_temp_V_reg_1597_reg[33]_i_1_n_6\,
      CO(0) => \delta_temp_V_reg_1597_reg[33]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_reg__1_n_76\,
      DI(0) => \p_reg__1_n_77\,
      O(3) => \NLW_delta_temp_V_reg_1597_reg[33]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(33 downto 31),
      S(3) => '0',
      S(2) => \delta_temp_V_reg_1597[33]_i_2_n_4\,
      S(1) => \delta_temp_V_reg_1597[33]_i_3_n_4\,
      S(0) => \delta_temp_V_reg_1597[33]_i_4_n_4\
    );
\p_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \tmp9_reg_1587_reg__2\(51),
      A(28) => \tmp9_reg_1587_reg__2\(51),
      A(27) => \tmp9_reg_1587_reg__2\(51),
      A(26) => \tmp9_reg_1587_reg__2\(51),
      A(25) => \tmp9_reg_1587_reg__2\(51),
      A(24) => \tmp9_reg_1587_reg__2\(51),
      A(23) => \tmp9_reg_1587_reg__2\(51),
      A(22) => \tmp9_reg_1587_reg__2\(51),
      A(21) => \tmp9_reg_1587_reg__2\(51),
      A(20) => \tmp9_reg_1587_reg__2\(51),
      A(19) => \tmp9_reg_1587_reg__2\(51),
      A(18) => \tmp9_reg_1587_reg__2\(51),
      A(17 downto 0) => \tmp9_reg_1587_reg__2\(51 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_p_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_p_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \p_reg__0_n_62\,
      P(46) => \p_reg__0_n_63\,
      P(45) => \p_reg__0_n_64\,
      P(44) => \p_reg__0_n_65\,
      P(43) => \p_reg__0_n_66\,
      P(42) => \p_reg__0_n_67\,
      P(41) => \p_reg__0_n_68\,
      P(40) => \p_reg__0_n_69\,
      P(39) => \p_reg__0_n_70\,
      P(38) => \p_reg__0_n_71\,
      P(37) => \p_reg__0_n_72\,
      P(36) => \p_reg__0_n_73\,
      P(35) => \p_reg__0_n_74\,
      P(34) => \p_reg__0_n_75\,
      P(33) => \p_reg__0_n_76\,
      P(32) => \p_reg__0_n_77\,
      P(31) => \p_reg__0_n_78\,
      P(30) => \p_reg__0_n_79\,
      P(29) => \p_reg__0_n_80\,
      P(28) => \p_reg__0_n_81\,
      P(27) => \p_reg__0_n_82\,
      P(26) => \p_reg__0_n_83\,
      P(25) => \p_reg__0_n_84\,
      P(24) => \p_reg__0_n_85\,
      P(23) => \p_reg__0_n_86\,
      P(22) => \p_reg__0_n_87\,
      P(21) => \p_reg__0_n_88\,
      P(20) => \p_reg__0_n_89\,
      P(19) => \p_reg__0_n_90\,
      P(18) => \p_reg__0_n_91\,
      P(17) => \p_reg__0_n_92\,
      P(16) => \p_reg__0_n_93\,
      P(15) => \p_reg__0_n_94\,
      P(14) => \p_reg__0_n_95\,
      P(13) => \p_reg__0_n_96\,
      P(12) => \p_reg__0_n_97\,
      P(11) => \p_reg__0_n_98\,
      P(10) => \p_reg__0_n_99\,
      P(9) => \p_reg__0_n_100\,
      P(8) => \p_reg__0_n_101\,
      P(7) => \p_reg__0_n_102\,
      P(6) => \p_reg__0_n_103\,
      P(5) => \p_reg__0_n_104\,
      P(4) => \p_reg__0_n_105\,
      P(3) => \p_reg__0_n_106\,
      P(2) => \p_reg__0_n_107\,
      P(1) => \p_reg__0_n_108\,
      P(0) => \p_reg__0_n_109\,
      PATTERNBDETECT => \NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__2_n_110\,
      PCIN(46) => \tmp_product__2_n_111\,
      PCIN(45) => \tmp_product__2_n_112\,
      PCIN(44) => \tmp_product__2_n_113\,
      PCIN(43) => \tmp_product__2_n_114\,
      PCIN(42) => \tmp_product__2_n_115\,
      PCIN(41) => \tmp_product__2_n_116\,
      PCIN(40) => \tmp_product__2_n_117\,
      PCIN(39) => \tmp_product__2_n_118\,
      PCIN(38) => \tmp_product__2_n_119\,
      PCIN(37) => \tmp_product__2_n_120\,
      PCIN(36) => \tmp_product__2_n_121\,
      PCIN(35) => \tmp_product__2_n_122\,
      PCIN(34) => \tmp_product__2_n_123\,
      PCIN(33) => \tmp_product__2_n_124\,
      PCIN(32) => \tmp_product__2_n_125\,
      PCIN(31) => \tmp_product__2_n_126\,
      PCIN(30) => \tmp_product__2_n_127\,
      PCIN(29) => \tmp_product__2_n_128\,
      PCIN(28) => \tmp_product__2_n_129\,
      PCIN(27) => \tmp_product__2_n_130\,
      PCIN(26) => \tmp_product__2_n_131\,
      PCIN(25) => \tmp_product__2_n_132\,
      PCIN(24) => \tmp_product__2_n_133\,
      PCIN(23) => \tmp_product__2_n_134\,
      PCIN(22) => \tmp_product__2_n_135\,
      PCIN(21) => \tmp_product__2_n_136\,
      PCIN(20) => \tmp_product__2_n_137\,
      PCIN(19) => \tmp_product__2_n_138\,
      PCIN(18) => \tmp_product__2_n_139\,
      PCIN(17) => \tmp_product__2_n_140\,
      PCIN(16) => \tmp_product__2_n_141\,
      PCIN(15) => \tmp_product__2_n_142\,
      PCIN(14) => \tmp_product__2_n_143\,
      PCIN(13) => \tmp_product__2_n_144\,
      PCIN(12) => \tmp_product__2_n_145\,
      PCIN(11) => \tmp_product__2_n_146\,
      PCIN(10) => \tmp_product__2_n_147\,
      PCIN(9) => \tmp_product__2_n_148\,
      PCIN(8) => \tmp_product__2_n_149\,
      PCIN(7) => \tmp_product__2_n_150\,
      PCIN(6) => \tmp_product__2_n_151\,
      PCIN(5) => \tmp_product__2_n_152\,
      PCIN(4) => \tmp_product__2_n_153\,
      PCIN(3) => \tmp_product__2_n_154\,
      PCIN(2) => \tmp_product__2_n_155\,
      PCIN(1) => \tmp_product__2_n_156\,
      PCIN(0) => \tmp_product__2_n_157\,
      PCOUT(47 downto 0) => \NLW_p_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_reg__0_UNDERFLOW_UNCONNECTED\
    );
\p_reg__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \tmp9_reg_1587_reg__2\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_p_reg__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p_reg__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p_reg__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_p_reg__1_OVERFLOW_UNCONNECTED\,
      P(47) => \p_reg__1_n_62\,
      P(46) => \p_reg__1_n_63\,
      P(45) => \p_reg__1_n_64\,
      P(44) => \p_reg__1_n_65\,
      P(43) => \p_reg__1_n_66\,
      P(42) => \p_reg__1_n_67\,
      P(41) => \p_reg__1_n_68\,
      P(40) => \p_reg__1_n_69\,
      P(39) => \p_reg__1_n_70\,
      P(38) => \p_reg__1_n_71\,
      P(37) => \p_reg__1_n_72\,
      P(36) => \p_reg__1_n_73\,
      P(35) => \p_reg__1_n_74\,
      P(34) => \p_reg__1_n_75\,
      P(33) => \p_reg__1_n_76\,
      P(32) => \p_reg__1_n_77\,
      P(31) => \p_reg__1_n_78\,
      P(30) => \p_reg__1_n_79\,
      P(29) => \p_reg__1_n_80\,
      P(28) => \p_reg__1_n_81\,
      P(27) => \p_reg__1_n_82\,
      P(26) => \p_reg__1_n_83\,
      P(25) => \p_reg__1_n_84\,
      P(24) => \p_reg__1_n_85\,
      P(23) => \p_reg__1_n_86\,
      P(22) => \p_reg__1_n_87\,
      P(21) => \p_reg__1_n_88\,
      P(20) => \p_reg__1_n_89\,
      P(19) => \p_reg__1_n_90\,
      P(18) => \p_reg__1_n_91\,
      P(17) => \p_reg__1_n_92\,
      P(16) => \p_reg__1_n_93\,
      P(15 downto 1) => D(14 downto 0),
      P(0) => \p_reg__1_n_109\,
      PATTERNBDETECT => \NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p_reg__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__4_n_110\,
      PCIN(46) => \tmp_product__4_n_111\,
      PCIN(45) => \tmp_product__4_n_112\,
      PCIN(44) => \tmp_product__4_n_113\,
      PCIN(43) => \tmp_product__4_n_114\,
      PCIN(42) => \tmp_product__4_n_115\,
      PCIN(41) => \tmp_product__4_n_116\,
      PCIN(40) => \tmp_product__4_n_117\,
      PCIN(39) => \tmp_product__4_n_118\,
      PCIN(38) => \tmp_product__4_n_119\,
      PCIN(37) => \tmp_product__4_n_120\,
      PCIN(36) => \tmp_product__4_n_121\,
      PCIN(35) => \tmp_product__4_n_122\,
      PCIN(34) => \tmp_product__4_n_123\,
      PCIN(33) => \tmp_product__4_n_124\,
      PCIN(32) => \tmp_product__4_n_125\,
      PCIN(31) => \tmp_product__4_n_126\,
      PCIN(30) => \tmp_product__4_n_127\,
      PCIN(29) => \tmp_product__4_n_128\,
      PCIN(28) => \tmp_product__4_n_129\,
      PCIN(27) => \tmp_product__4_n_130\,
      PCIN(26) => \tmp_product__4_n_131\,
      PCIN(25) => \tmp_product__4_n_132\,
      PCIN(24) => \tmp_product__4_n_133\,
      PCIN(23) => \tmp_product__4_n_134\,
      PCIN(22) => \tmp_product__4_n_135\,
      PCIN(21) => \tmp_product__4_n_136\,
      PCIN(20) => \tmp_product__4_n_137\,
      PCIN(19) => \tmp_product__4_n_138\,
      PCIN(18) => \tmp_product__4_n_139\,
      PCIN(17) => \tmp_product__4_n_140\,
      PCIN(16) => \tmp_product__4_n_141\,
      PCIN(15) => \tmp_product__4_n_142\,
      PCIN(14) => \tmp_product__4_n_143\,
      PCIN(13) => \tmp_product__4_n_144\,
      PCIN(12) => \tmp_product__4_n_145\,
      PCIN(11) => \tmp_product__4_n_146\,
      PCIN(10) => \tmp_product__4_n_147\,
      PCIN(9) => \tmp_product__4_n_148\,
      PCIN(8) => \tmp_product__4_n_149\,
      PCIN(7) => \tmp_product__4_n_150\,
      PCIN(6) => \tmp_product__4_n_151\,
      PCIN(5) => \tmp_product__4_n_152\,
      PCIN(4) => \tmp_product__4_n_153\,
      PCIN(3) => \tmp_product__4_n_154\,
      PCIN(2) => \tmp_product__4_n_155\,
      PCIN(1) => \tmp_product__4_n_156\,
      PCIN(0) => \tmp_product__4_n_157\,
      PCOUT(47 downto 0) => \NLW_p_reg__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p_reg__1_UNDERFLOW_UNCONNECTED\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \tmp9_reg_1587_reg__2\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => in0(51 downto 34),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_62,
      P(46) => tmp_product_n_63,
      P(45) => tmp_product_n_64,
      P(44) => tmp_product_n_65,
      P(43) => tmp_product_n_66,
      P(42) => tmp_product_n_67,
      P(41) => tmp_product_n_68,
      P(40) => tmp_product_n_69,
      P(39) => tmp_product_n_70,
      P(38) => tmp_product_n_71,
      P(37) => tmp_product_n_72,
      P(36) => tmp_product_n_73,
      P(35) => tmp_product_n_74,
      P(34) => tmp_product_n_75,
      P(33) => tmp_product_n_76,
      P(32) => tmp_product_n_77,
      P(31) => tmp_product_n_78,
      P(30) => tmp_product_n_79,
      P(29) => tmp_product_n_80,
      P(28) => tmp_product_n_81,
      P(27) => tmp_product_n_82,
      P(26) => tmp_product_n_83,
      P(25) => tmp_product_n_84,
      P(24) => tmp_product_n_85,
      P(23) => tmp_product_n_86,
      P(22) => tmp_product_n_87,
      P(21) => tmp_product_n_88,
      P(20) => tmp_product_n_89,
      P(19) => tmp_product_n_90,
      P(18) => tmp_product_n_91,
      P(17) => tmp_product_n_92,
      P(16) => tmp_product_n_93,
      P(15) => tmp_product_n_94,
      P(14) => tmp_product_n_95,
      P(13) => tmp_product_n_96,
      P(12) => tmp_product_n_97,
      P(11) => tmp_product_n_98,
      P(10) => tmp_product_n_99,
      P(9) => tmp_product_n_100,
      P(8) => tmp_product_n_101,
      P(7) => tmp_product_n_102,
      P(6) => tmp_product_n_103,
      P(5) => tmp_product_n_104,
      P(4) => tmp_product_n_105,
      P(3) => tmp_product_n_106,
      P(2) => tmp_product_n_107,
      P(1) => tmp_product_n_108,
      P(0) => tmp_product_n_109,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_110,
      PCOUT(46) => tmp_product_n_111,
      PCOUT(45) => tmp_product_n_112,
      PCOUT(44) => tmp_product_n_113,
      PCOUT(43) => tmp_product_n_114,
      PCOUT(42) => tmp_product_n_115,
      PCOUT(41) => tmp_product_n_116,
      PCOUT(40) => tmp_product_n_117,
      PCOUT(39) => tmp_product_n_118,
      PCOUT(38) => tmp_product_n_119,
      PCOUT(37) => tmp_product_n_120,
      PCOUT(36) => tmp_product_n_121,
      PCOUT(35) => tmp_product_n_122,
      PCOUT(34) => tmp_product_n_123,
      PCOUT(33) => tmp_product_n_124,
      PCOUT(32) => tmp_product_n_125,
      PCOUT(31) => tmp_product_n_126,
      PCOUT(30) => tmp_product_n_127,
      PCOUT(29) => tmp_product_n_128,
      PCOUT(28) => tmp_product_n_129,
      PCOUT(27) => tmp_product_n_130,
      PCOUT(26) => tmp_product_n_131,
      PCOUT(25) => tmp_product_n_132,
      PCOUT(24) => tmp_product_n_133,
      PCOUT(23) => tmp_product_n_134,
      PCOUT(22) => tmp_product_n_135,
      PCOUT(21) => tmp_product_n_136,
      PCOUT(20) => tmp_product_n_137,
      PCOUT(19) => tmp_product_n_138,
      PCOUT(18) => tmp_product_n_139,
      PCOUT(17) => tmp_product_n_140,
      PCOUT(16) => tmp_product_n_141,
      PCOUT(15) => tmp_product_n_142,
      PCOUT(14) => tmp_product_n_143,
      PCOUT(13) => tmp_product_n_144,
      PCOUT(12) => tmp_product_n_145,
      PCOUT(11) => tmp_product_n_146,
      PCOUT(10) => tmp_product_n_147,
      PCOUT(9) => tmp_product_n_148,
      PCOUT(8) => tmp_product_n_149,
      PCOUT(7) => tmp_product_n_150,
      PCOUT(6) => tmp_product_n_151,
      PCOUT(5) => tmp_product_n_152,
      PCOUT(4) => tmp_product_n_153,
      PCOUT(3) => tmp_product_n_154,
      PCOUT(2) => tmp_product_n_155,
      PCOUT(1) => tmp_product_n_156,
      PCOUT(0) => tmp_product_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \tmp9_reg_1587_reg__2\(51),
      A(28) => \tmp9_reg_1587_reg__2\(51),
      A(27) => \tmp9_reg_1587_reg__2\(51),
      A(26) => \tmp9_reg_1587_reg__2\(51),
      A(25) => \tmp9_reg_1587_reg__2\(51),
      A(24) => \tmp9_reg_1587_reg__2\(51),
      A(23) => \tmp9_reg_1587_reg__2\(51),
      A(22) => \tmp9_reg_1587_reg__2\(51),
      A(21) => \tmp9_reg_1587_reg__2\(51),
      A(20) => \tmp9_reg_1587_reg__2\(51),
      A(19) => \tmp9_reg_1587_reg__2\(51),
      A(18) => \tmp9_reg_1587_reg__2\(51),
      A(17 downto 0) => \tmp9_reg_1587_reg__2\(51 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(33 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_62\,
      P(46) => \tmp_product__0_n_63\,
      P(45) => \tmp_product__0_n_64\,
      P(44) => \tmp_product__0_n_65\,
      P(43) => \tmp_product__0_n_66\,
      P(42) => \tmp_product__0_n_67\,
      P(41) => \tmp_product__0_n_68\,
      P(40) => \tmp_product__0_n_69\,
      P(39) => \tmp_product__0_n_70\,
      P(38) => \tmp_product__0_n_71\,
      P(37) => \tmp_product__0_n_72\,
      P(36) => \tmp_product__0_n_73\,
      P(35) => \tmp_product__0_n_74\,
      P(34) => \tmp_product__0_n_75\,
      P(33) => \tmp_product__0_n_76\,
      P(32) => \tmp_product__0_n_77\,
      P(31) => \tmp_product__0_n_78\,
      P(30) => \tmp_product__0_n_79\,
      P(29) => \tmp_product__0_n_80\,
      P(28) => \tmp_product__0_n_81\,
      P(27) => \tmp_product__0_n_82\,
      P(26) => \tmp_product__0_n_83\,
      P(25) => \tmp_product__0_n_84\,
      P(24) => \tmp_product__0_n_85\,
      P(23) => \tmp_product__0_n_86\,
      P(22) => \tmp_product__0_n_87\,
      P(21) => \tmp_product__0_n_88\,
      P(20) => \tmp_product__0_n_89\,
      P(19) => \tmp_product__0_n_90\,
      P(18) => \tmp_product__0_n_91\,
      P(17) => \tmp_product__0_n_92\,
      P(16) => \tmp_product__0_n_93\,
      P(15) => \tmp_product__0_n_94\,
      P(14) => \tmp_product__0_n_95\,
      P(13) => \tmp_product__0_n_96\,
      P(12) => \tmp_product__0_n_97\,
      P(11) => \tmp_product__0_n_98\,
      P(10) => \tmp_product__0_n_99\,
      P(9) => \tmp_product__0_n_100\,
      P(8) => \tmp_product__0_n_101\,
      P(7) => \tmp_product__0_n_102\,
      P(6) => \tmp_product__0_n_103\,
      P(5) => \tmp_product__0_n_104\,
      P(4) => \tmp_product__0_n_105\,
      P(3) => \tmp_product__0_n_106\,
      P(2) => \tmp_product__0_n_107\,
      P(1) => \tmp_product__0_n_108\,
      P(0) => \tmp_product__0_n_109\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_110,
      PCIN(46) => tmp_product_n_111,
      PCIN(45) => tmp_product_n_112,
      PCIN(44) => tmp_product_n_113,
      PCIN(43) => tmp_product_n_114,
      PCIN(42) => tmp_product_n_115,
      PCIN(41) => tmp_product_n_116,
      PCIN(40) => tmp_product_n_117,
      PCIN(39) => tmp_product_n_118,
      PCIN(38) => tmp_product_n_119,
      PCIN(37) => tmp_product_n_120,
      PCIN(36) => tmp_product_n_121,
      PCIN(35) => tmp_product_n_122,
      PCIN(34) => tmp_product_n_123,
      PCIN(33) => tmp_product_n_124,
      PCIN(32) => tmp_product_n_125,
      PCIN(31) => tmp_product_n_126,
      PCIN(30) => tmp_product_n_127,
      PCIN(29) => tmp_product_n_128,
      PCIN(28) => tmp_product_n_129,
      PCIN(27) => tmp_product_n_130,
      PCIN(26) => tmp_product_n_131,
      PCIN(25) => tmp_product_n_132,
      PCIN(24) => tmp_product_n_133,
      PCIN(23) => tmp_product_n_134,
      PCIN(22) => tmp_product_n_135,
      PCIN(21) => tmp_product_n_136,
      PCIN(20) => tmp_product_n_137,
      PCIN(19) => tmp_product_n_138,
      PCIN(18) => tmp_product_n_139,
      PCIN(17) => tmp_product_n_140,
      PCIN(16) => tmp_product_n_141,
      PCIN(15) => tmp_product_n_142,
      PCIN(14) => tmp_product_n_143,
      PCIN(13) => tmp_product_n_144,
      PCIN(12) => tmp_product_n_145,
      PCIN(11) => tmp_product_n_146,
      PCIN(10) => tmp_product_n_147,
      PCIN(9) => tmp_product_n_148,
      PCIN(8) => tmp_product_n_149,
      PCIN(7) => tmp_product_n_150,
      PCIN(6) => tmp_product_n_151,
      PCIN(5) => tmp_product_n_152,
      PCIN(4) => tmp_product_n_153,
      PCIN(3) => tmp_product_n_154,
      PCIN(2) => tmp_product_n_155,
      PCIN(1) => tmp_product_n_156,
      PCIN(0) => tmp_product_n_157,
      PCOUT(47) => \tmp_product__0_n_110\,
      PCOUT(46) => \tmp_product__0_n_111\,
      PCOUT(45) => \tmp_product__0_n_112\,
      PCOUT(44) => \tmp_product__0_n_113\,
      PCOUT(43) => \tmp_product__0_n_114\,
      PCOUT(42) => \tmp_product__0_n_115\,
      PCOUT(41) => \tmp_product__0_n_116\,
      PCOUT(40) => \tmp_product__0_n_117\,
      PCOUT(39) => \tmp_product__0_n_118\,
      PCOUT(38) => \tmp_product__0_n_119\,
      PCOUT(37) => \tmp_product__0_n_120\,
      PCOUT(36) => \tmp_product__0_n_121\,
      PCOUT(35) => \tmp_product__0_n_122\,
      PCOUT(34) => \tmp_product__0_n_123\,
      PCOUT(33) => \tmp_product__0_n_124\,
      PCOUT(32) => \tmp_product__0_n_125\,
      PCOUT(31) => \tmp_product__0_n_126\,
      PCOUT(30) => \tmp_product__0_n_127\,
      PCOUT(29) => \tmp_product__0_n_128\,
      PCOUT(28) => \tmp_product__0_n_129\,
      PCOUT(27) => \tmp_product__0_n_130\,
      PCOUT(26) => \tmp_product__0_n_131\,
      PCOUT(25) => \tmp_product__0_n_132\,
      PCOUT(24) => \tmp_product__0_n_133\,
      PCOUT(23) => \tmp_product__0_n_134\,
      PCOUT(22) => \tmp_product__0_n_135\,
      PCOUT(21) => \tmp_product__0_n_136\,
      PCOUT(20) => \tmp_product__0_n_137\,
      PCOUT(19) => \tmp_product__0_n_138\,
      PCOUT(18) => \tmp_product__0_n_139\,
      PCOUT(17) => \tmp_product__0_n_140\,
      PCOUT(16) => \tmp_product__0_n_141\,
      PCOUT(15) => \tmp_product__0_n_142\,
      PCOUT(14) => \tmp_product__0_n_143\,
      PCOUT(13) => \tmp_product__0_n_144\,
      PCOUT(12) => \tmp_product__0_n_145\,
      PCOUT(11) => \tmp_product__0_n_146\,
      PCOUT(10) => \tmp_product__0_n_147\,
      PCOUT(9) => \tmp_product__0_n_148\,
      PCOUT(8) => \tmp_product__0_n_149\,
      PCOUT(7) => \tmp_product__0_n_150\,
      PCOUT(6) => \tmp_product__0_n_151\,
      PCOUT(5) => \tmp_product__0_n_152\,
      PCOUT(4) => \tmp_product__0_n_153\,
      PCOUT(3) => \tmp_product__0_n_154\,
      PCOUT(2) => \tmp_product__0_n_155\,
      PCOUT(1) => \tmp_product__0_n_156\,
      PCOUT(0) => \tmp_product__0_n_157\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
\tmp_product__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \tmp9_reg_1587_reg__2\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => in0(51 downto 34),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_62\,
      P(46) => \tmp_product__1_n_63\,
      P(45) => \tmp_product__1_n_64\,
      P(44) => \tmp_product__1_n_65\,
      P(43) => \tmp_product__1_n_66\,
      P(42) => \tmp_product__1_n_67\,
      P(41) => \tmp_product__1_n_68\,
      P(40) => \tmp_product__1_n_69\,
      P(39) => \tmp_product__1_n_70\,
      P(38) => \tmp_product__1_n_71\,
      P(37) => \tmp_product__1_n_72\,
      P(36) => \tmp_product__1_n_73\,
      P(35) => \tmp_product__1_n_74\,
      P(34) => \tmp_product__1_n_75\,
      P(33) => \tmp_product__1_n_76\,
      P(32) => \tmp_product__1_n_77\,
      P(31) => \tmp_product__1_n_78\,
      P(30) => \tmp_product__1_n_79\,
      P(29) => \tmp_product__1_n_80\,
      P(28) => \tmp_product__1_n_81\,
      P(27) => \tmp_product__1_n_82\,
      P(26) => \tmp_product__1_n_83\,
      P(25) => \tmp_product__1_n_84\,
      P(24) => \tmp_product__1_n_85\,
      P(23) => \tmp_product__1_n_86\,
      P(22) => \tmp_product__1_n_87\,
      P(21) => \tmp_product__1_n_88\,
      P(20) => \tmp_product__1_n_89\,
      P(19) => \tmp_product__1_n_90\,
      P(18) => \tmp_product__1_n_91\,
      P(17) => \tmp_product__1_n_92\,
      P(16) => \tmp_product__1_n_93\,
      P(15) => \tmp_product__1_n_94\,
      P(14) => \tmp_product__1_n_95\,
      P(13) => \tmp_product__1_n_96\,
      P(12) => \tmp_product__1_n_97\,
      P(11) => \tmp_product__1_n_98\,
      P(10) => \tmp_product__1_n_99\,
      P(9) => \tmp_product__1_n_100\,
      P(8) => \tmp_product__1_n_101\,
      P(7) => \tmp_product__1_n_102\,
      P(6) => \tmp_product__1_n_103\,
      P(5) => \tmp_product__1_n_104\,
      P(4) => \tmp_product__1_n_105\,
      P(3) => \tmp_product__1_n_106\,
      P(2) => \tmp_product__1_n_107\,
      P(1) => \tmp_product__1_n_108\,
      P(0) => \tmp_product__1_n_109\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_110\,
      PCOUT(46) => \tmp_product__1_n_111\,
      PCOUT(45) => \tmp_product__1_n_112\,
      PCOUT(44) => \tmp_product__1_n_113\,
      PCOUT(43) => \tmp_product__1_n_114\,
      PCOUT(42) => \tmp_product__1_n_115\,
      PCOUT(41) => \tmp_product__1_n_116\,
      PCOUT(40) => \tmp_product__1_n_117\,
      PCOUT(39) => \tmp_product__1_n_118\,
      PCOUT(38) => \tmp_product__1_n_119\,
      PCOUT(37) => \tmp_product__1_n_120\,
      PCOUT(36) => \tmp_product__1_n_121\,
      PCOUT(35) => \tmp_product__1_n_122\,
      PCOUT(34) => \tmp_product__1_n_123\,
      PCOUT(33) => \tmp_product__1_n_124\,
      PCOUT(32) => \tmp_product__1_n_125\,
      PCOUT(31) => \tmp_product__1_n_126\,
      PCOUT(30) => \tmp_product__1_n_127\,
      PCOUT(29) => \tmp_product__1_n_128\,
      PCOUT(28) => \tmp_product__1_n_129\,
      PCOUT(27) => \tmp_product__1_n_130\,
      PCOUT(26) => \tmp_product__1_n_131\,
      PCOUT(25) => \tmp_product__1_n_132\,
      PCOUT(24) => \tmp_product__1_n_133\,
      PCOUT(23) => \tmp_product__1_n_134\,
      PCOUT(22) => \tmp_product__1_n_135\,
      PCOUT(21) => \tmp_product__1_n_136\,
      PCOUT(20) => \tmp_product__1_n_137\,
      PCOUT(19) => \tmp_product__1_n_138\,
      PCOUT(18) => \tmp_product__1_n_139\,
      PCOUT(17) => \tmp_product__1_n_140\,
      PCOUT(16) => \tmp_product__1_n_141\,
      PCOUT(15) => \tmp_product__1_n_142\,
      PCOUT(14) => \tmp_product__1_n_143\,
      PCOUT(13) => \tmp_product__1_n_144\,
      PCOUT(12) => \tmp_product__1_n_145\,
      PCOUT(11) => \tmp_product__1_n_146\,
      PCOUT(10) => \tmp_product__1_n_147\,
      PCOUT(9) => \tmp_product__1_n_148\,
      PCOUT(8) => \tmp_product__1_n_149\,
      PCOUT(7) => \tmp_product__1_n_150\,
      PCOUT(6) => \tmp_product__1_n_151\,
      PCOUT(5) => \tmp_product__1_n_152\,
      PCOUT(4) => \tmp_product__1_n_153\,
      PCOUT(3) => \tmp_product__1_n_154\,
      PCOUT(2) => \tmp_product__1_n_155\,
      PCOUT(1) => \tmp_product__1_n_156\,
      PCOUT(0) => \tmp_product__1_n_157\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\
    );
\tmp_product__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \tmp9_reg_1587_reg__2\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(33 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_62\,
      P(46) => \tmp_product__2_n_63\,
      P(45) => \tmp_product__2_n_64\,
      P(44) => \tmp_product__2_n_65\,
      P(43) => \tmp_product__2_n_66\,
      P(42) => \tmp_product__2_n_67\,
      P(41) => \tmp_product__2_n_68\,
      P(40) => \tmp_product__2_n_69\,
      P(39) => \tmp_product__2_n_70\,
      P(38) => \tmp_product__2_n_71\,
      P(37) => \tmp_product__2_n_72\,
      P(36) => \tmp_product__2_n_73\,
      P(35) => \tmp_product__2_n_74\,
      P(34) => \tmp_product__2_n_75\,
      P(33) => \tmp_product__2_n_76\,
      P(32) => \tmp_product__2_n_77\,
      P(31) => \tmp_product__2_n_78\,
      P(30) => \tmp_product__2_n_79\,
      P(29) => \tmp_product__2_n_80\,
      P(28) => \tmp_product__2_n_81\,
      P(27) => \tmp_product__2_n_82\,
      P(26) => \tmp_product__2_n_83\,
      P(25) => \tmp_product__2_n_84\,
      P(24) => \tmp_product__2_n_85\,
      P(23) => \tmp_product__2_n_86\,
      P(22) => \tmp_product__2_n_87\,
      P(21) => \tmp_product__2_n_88\,
      P(20) => \tmp_product__2_n_89\,
      P(19) => \tmp_product__2_n_90\,
      P(18) => \tmp_product__2_n_91\,
      P(17) => \tmp_product__2_n_92\,
      P(16) => \tmp_product__2_n_93\,
      P(15) => \tmp_product__2_n_94\,
      P(14) => \tmp_product__2_n_95\,
      P(13) => \tmp_product__2_n_96\,
      P(12) => \tmp_product__2_n_97\,
      P(11) => \tmp_product__2_n_98\,
      P(10) => \tmp_product__2_n_99\,
      P(9) => \tmp_product__2_n_100\,
      P(8) => \tmp_product__2_n_101\,
      P(7) => \tmp_product__2_n_102\,
      P(6) => \tmp_product__2_n_103\,
      P(5) => \tmp_product__2_n_104\,
      P(4) => \tmp_product__2_n_105\,
      P(3) => \tmp_product__2_n_106\,
      P(2) => \tmp_product__2_n_107\,
      P(1) => \tmp_product__2_n_108\,
      P(0) => \tmp_product__2_n_109\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_110\,
      PCIN(46) => \tmp_product__1_n_111\,
      PCIN(45) => \tmp_product__1_n_112\,
      PCIN(44) => \tmp_product__1_n_113\,
      PCIN(43) => \tmp_product__1_n_114\,
      PCIN(42) => \tmp_product__1_n_115\,
      PCIN(41) => \tmp_product__1_n_116\,
      PCIN(40) => \tmp_product__1_n_117\,
      PCIN(39) => \tmp_product__1_n_118\,
      PCIN(38) => \tmp_product__1_n_119\,
      PCIN(37) => \tmp_product__1_n_120\,
      PCIN(36) => \tmp_product__1_n_121\,
      PCIN(35) => \tmp_product__1_n_122\,
      PCIN(34) => \tmp_product__1_n_123\,
      PCIN(33) => \tmp_product__1_n_124\,
      PCIN(32) => \tmp_product__1_n_125\,
      PCIN(31) => \tmp_product__1_n_126\,
      PCIN(30) => \tmp_product__1_n_127\,
      PCIN(29) => \tmp_product__1_n_128\,
      PCIN(28) => \tmp_product__1_n_129\,
      PCIN(27) => \tmp_product__1_n_130\,
      PCIN(26) => \tmp_product__1_n_131\,
      PCIN(25) => \tmp_product__1_n_132\,
      PCIN(24) => \tmp_product__1_n_133\,
      PCIN(23) => \tmp_product__1_n_134\,
      PCIN(22) => \tmp_product__1_n_135\,
      PCIN(21) => \tmp_product__1_n_136\,
      PCIN(20) => \tmp_product__1_n_137\,
      PCIN(19) => \tmp_product__1_n_138\,
      PCIN(18) => \tmp_product__1_n_139\,
      PCIN(17) => \tmp_product__1_n_140\,
      PCIN(16) => \tmp_product__1_n_141\,
      PCIN(15) => \tmp_product__1_n_142\,
      PCIN(14) => \tmp_product__1_n_143\,
      PCIN(13) => \tmp_product__1_n_144\,
      PCIN(12) => \tmp_product__1_n_145\,
      PCIN(11) => \tmp_product__1_n_146\,
      PCIN(10) => \tmp_product__1_n_147\,
      PCIN(9) => \tmp_product__1_n_148\,
      PCIN(8) => \tmp_product__1_n_149\,
      PCIN(7) => \tmp_product__1_n_150\,
      PCIN(6) => \tmp_product__1_n_151\,
      PCIN(5) => \tmp_product__1_n_152\,
      PCIN(4) => \tmp_product__1_n_153\,
      PCIN(3) => \tmp_product__1_n_154\,
      PCIN(2) => \tmp_product__1_n_155\,
      PCIN(1) => \tmp_product__1_n_156\,
      PCIN(0) => \tmp_product__1_n_157\,
      PCOUT(47) => \tmp_product__2_n_110\,
      PCOUT(46) => \tmp_product__2_n_111\,
      PCOUT(45) => \tmp_product__2_n_112\,
      PCOUT(44) => \tmp_product__2_n_113\,
      PCOUT(43) => \tmp_product__2_n_114\,
      PCOUT(42) => \tmp_product__2_n_115\,
      PCOUT(41) => \tmp_product__2_n_116\,
      PCOUT(40) => \tmp_product__2_n_117\,
      PCOUT(39) => \tmp_product__2_n_118\,
      PCOUT(38) => \tmp_product__2_n_119\,
      PCOUT(37) => \tmp_product__2_n_120\,
      PCOUT(36) => \tmp_product__2_n_121\,
      PCOUT(35) => \tmp_product__2_n_122\,
      PCOUT(34) => \tmp_product__2_n_123\,
      PCOUT(33) => \tmp_product__2_n_124\,
      PCOUT(32) => \tmp_product__2_n_125\,
      PCOUT(31) => \tmp_product__2_n_126\,
      PCOUT(30) => \tmp_product__2_n_127\,
      PCOUT(29) => \tmp_product__2_n_128\,
      PCOUT(28) => \tmp_product__2_n_129\,
      PCOUT(27) => \tmp_product__2_n_130\,
      PCOUT(26) => \tmp_product__2_n_131\,
      PCOUT(25) => \tmp_product__2_n_132\,
      PCOUT(24) => \tmp_product__2_n_133\,
      PCOUT(23) => \tmp_product__2_n_134\,
      PCOUT(22) => \tmp_product__2_n_135\,
      PCOUT(21) => \tmp_product__2_n_136\,
      PCOUT(20) => \tmp_product__2_n_137\,
      PCOUT(19) => \tmp_product__2_n_138\,
      PCOUT(18) => \tmp_product__2_n_139\,
      PCOUT(17) => \tmp_product__2_n_140\,
      PCOUT(16) => \tmp_product__2_n_141\,
      PCOUT(15) => \tmp_product__2_n_142\,
      PCOUT(14) => \tmp_product__2_n_143\,
      PCOUT(13) => \tmp_product__2_n_144\,
      PCOUT(12) => \tmp_product__2_n_145\,
      PCOUT(11) => \tmp_product__2_n_146\,
      PCOUT(10) => \tmp_product__2_n_147\,
      PCOUT(9) => \tmp_product__2_n_148\,
      PCOUT(8) => \tmp_product__2_n_149\,
      PCOUT(7) => \tmp_product__2_n_150\,
      PCOUT(6) => \tmp_product__2_n_151\,
      PCOUT(5) => \tmp_product__2_n_152\,
      PCOUT(4) => \tmp_product__2_n_153\,
      PCOUT(3) => \tmp_product__2_n_154\,
      PCOUT(2) => \tmp_product__2_n_155\,
      PCOUT(1) => \tmp_product__2_n_156\,
      PCOUT(0) => \tmp_product__2_n_157\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\
    );
\tmp_product__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \tmp9_reg_1587_reg__2\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__3_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__3_n_62\,
      P(46) => \tmp_product__3_n_63\,
      P(45) => \tmp_product__3_n_64\,
      P(44) => \tmp_product__3_n_65\,
      P(43) => \tmp_product__3_n_66\,
      P(42) => \tmp_product__3_n_67\,
      P(41) => \tmp_product__3_n_68\,
      P(40) => \tmp_product__3_n_69\,
      P(39) => \tmp_product__3_n_70\,
      P(38) => \tmp_product__3_n_71\,
      P(37) => \tmp_product__3_n_72\,
      P(36) => \tmp_product__3_n_73\,
      P(35) => \tmp_product__3_n_74\,
      P(34) => \tmp_product__3_n_75\,
      P(33) => \tmp_product__3_n_76\,
      P(32) => \tmp_product__3_n_77\,
      P(31) => \tmp_product__3_n_78\,
      P(30) => \tmp_product__3_n_79\,
      P(29) => \tmp_product__3_n_80\,
      P(28) => \tmp_product__3_n_81\,
      P(27) => \tmp_product__3_n_82\,
      P(26) => \tmp_product__3_n_83\,
      P(25) => \tmp_product__3_n_84\,
      P(24) => \tmp_product__3_n_85\,
      P(23) => \tmp_product__3_n_86\,
      P(22) => \tmp_product__3_n_87\,
      P(21) => \tmp_product__3_n_88\,
      P(20) => \tmp_product__3_n_89\,
      P(19) => \tmp_product__3_n_90\,
      P(18) => \tmp_product__3_n_91\,
      P(17) => \tmp_product__3_n_92\,
      P(16) => \tmp_product__3_n_93\,
      P(15) => \tmp_product__3_n_94\,
      P(14) => \tmp_product__3_n_95\,
      P(13) => \tmp_product__3_n_96\,
      P(12) => \tmp_product__3_n_97\,
      P(11) => \tmp_product__3_n_98\,
      P(10) => \tmp_product__3_n_99\,
      P(9) => \tmp_product__3_n_100\,
      P(8) => \tmp_product__3_n_101\,
      P(7) => \tmp_product__3_n_102\,
      P(6) => \tmp_product__3_n_103\,
      P(5) => \tmp_product__3_n_104\,
      P(4) => \tmp_product__3_n_105\,
      P(3) => \tmp_product__3_n_106\,
      P(2) => \tmp_product__3_n_107\,
      P(1) => \tmp_product__3_n_108\,
      P(0) => \tmp_product__3_n_109\,
      PATTERNBDETECT => \NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__3_n_110\,
      PCOUT(46) => \tmp_product__3_n_111\,
      PCOUT(45) => \tmp_product__3_n_112\,
      PCOUT(44) => \tmp_product__3_n_113\,
      PCOUT(43) => \tmp_product__3_n_114\,
      PCOUT(42) => \tmp_product__3_n_115\,
      PCOUT(41) => \tmp_product__3_n_116\,
      PCOUT(40) => \tmp_product__3_n_117\,
      PCOUT(39) => \tmp_product__3_n_118\,
      PCOUT(38) => \tmp_product__3_n_119\,
      PCOUT(37) => \tmp_product__3_n_120\,
      PCOUT(36) => \tmp_product__3_n_121\,
      PCOUT(35) => \tmp_product__3_n_122\,
      PCOUT(34) => \tmp_product__3_n_123\,
      PCOUT(33) => \tmp_product__3_n_124\,
      PCOUT(32) => \tmp_product__3_n_125\,
      PCOUT(31) => \tmp_product__3_n_126\,
      PCOUT(30) => \tmp_product__3_n_127\,
      PCOUT(29) => \tmp_product__3_n_128\,
      PCOUT(28) => \tmp_product__3_n_129\,
      PCOUT(27) => \tmp_product__3_n_130\,
      PCOUT(26) => \tmp_product__3_n_131\,
      PCOUT(25) => \tmp_product__3_n_132\,
      PCOUT(24) => \tmp_product__3_n_133\,
      PCOUT(23) => \tmp_product__3_n_134\,
      PCOUT(22) => \tmp_product__3_n_135\,
      PCOUT(21) => \tmp_product__3_n_136\,
      PCOUT(20) => \tmp_product__3_n_137\,
      PCOUT(19) => \tmp_product__3_n_138\,
      PCOUT(18) => \tmp_product__3_n_139\,
      PCOUT(17) => \tmp_product__3_n_140\,
      PCOUT(16) => \tmp_product__3_n_141\,
      PCOUT(15) => \tmp_product__3_n_142\,
      PCOUT(14) => \tmp_product__3_n_143\,
      PCOUT(13) => \tmp_product__3_n_144\,
      PCOUT(12) => \tmp_product__3_n_145\,
      PCOUT(11) => \tmp_product__3_n_146\,
      PCOUT(10) => \tmp_product__3_n_147\,
      PCOUT(9) => \tmp_product__3_n_148\,
      PCOUT(8) => \tmp_product__3_n_149\,
      PCOUT(7) => \tmp_product__3_n_150\,
      PCOUT(6) => \tmp_product__3_n_151\,
      PCOUT(5) => \tmp_product__3_n_152\,
      PCOUT(4) => \tmp_product__3_n_153\,
      PCOUT(3) => \tmp_product__3_n_154\,
      PCOUT(2) => \tmp_product__3_n_155\,
      PCOUT(1) => \tmp_product__3_n_156\,
      PCOUT(0) => \tmp_product__3_n_157\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__3_UNDERFLOW_UNCONNECTED\
    );
\tmp_product__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \tmp9_reg_1587_reg__2\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(33 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_tmp_product__4_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__4_n_62\,
      P(46) => \tmp_product__4_n_63\,
      P(45) => \tmp_product__4_n_64\,
      P(44) => \tmp_product__4_n_65\,
      P(43) => \tmp_product__4_n_66\,
      P(42) => \tmp_product__4_n_67\,
      P(41) => \tmp_product__4_n_68\,
      P(40) => \tmp_product__4_n_69\,
      P(39) => \tmp_product__4_n_70\,
      P(38) => \tmp_product__4_n_71\,
      P(37) => \tmp_product__4_n_72\,
      P(36) => \tmp_product__4_n_73\,
      P(35) => \tmp_product__4_n_74\,
      P(34) => \tmp_product__4_n_75\,
      P(33) => \tmp_product__4_n_76\,
      P(32) => \tmp_product__4_n_77\,
      P(31) => \tmp_product__4_n_78\,
      P(30) => \tmp_product__4_n_79\,
      P(29) => \tmp_product__4_n_80\,
      P(28) => \tmp_product__4_n_81\,
      P(27) => \tmp_product__4_n_82\,
      P(26) => \tmp_product__4_n_83\,
      P(25) => \tmp_product__4_n_84\,
      P(24) => \tmp_product__4_n_85\,
      P(23) => \tmp_product__4_n_86\,
      P(22) => \tmp_product__4_n_87\,
      P(21) => \tmp_product__4_n_88\,
      P(20) => \tmp_product__4_n_89\,
      P(19) => \tmp_product__4_n_90\,
      P(18) => \tmp_product__4_n_91\,
      P(17) => \tmp_product__4_n_92\,
      P(16) => \tmp_product__4_n_93\,
      P(15) => \tmp_product__4_n_94\,
      P(14) => \tmp_product__4_n_95\,
      P(13) => \tmp_product__4_n_96\,
      P(12) => \tmp_product__4_n_97\,
      P(11) => \tmp_product__4_n_98\,
      P(10) => \tmp_product__4_n_99\,
      P(9) => \tmp_product__4_n_100\,
      P(8) => \tmp_product__4_n_101\,
      P(7) => \tmp_product__4_n_102\,
      P(6) => \tmp_product__4_n_103\,
      P(5) => \tmp_product__4_n_104\,
      P(4) => \tmp_product__4_n_105\,
      P(3) => \tmp_product__4_n_106\,
      P(2) => \tmp_product__4_n_107\,
      P(1) => \tmp_product__4_n_108\,
      P(0) => \tmp_product__4_n_109\,
      PATTERNBDETECT => \NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__3_n_110\,
      PCIN(46) => \tmp_product__3_n_111\,
      PCIN(45) => \tmp_product__3_n_112\,
      PCIN(44) => \tmp_product__3_n_113\,
      PCIN(43) => \tmp_product__3_n_114\,
      PCIN(42) => \tmp_product__3_n_115\,
      PCIN(41) => \tmp_product__3_n_116\,
      PCIN(40) => \tmp_product__3_n_117\,
      PCIN(39) => \tmp_product__3_n_118\,
      PCIN(38) => \tmp_product__3_n_119\,
      PCIN(37) => \tmp_product__3_n_120\,
      PCIN(36) => \tmp_product__3_n_121\,
      PCIN(35) => \tmp_product__3_n_122\,
      PCIN(34) => \tmp_product__3_n_123\,
      PCIN(33) => \tmp_product__3_n_124\,
      PCIN(32) => \tmp_product__3_n_125\,
      PCIN(31) => \tmp_product__3_n_126\,
      PCIN(30) => \tmp_product__3_n_127\,
      PCIN(29) => \tmp_product__3_n_128\,
      PCIN(28) => \tmp_product__3_n_129\,
      PCIN(27) => \tmp_product__3_n_130\,
      PCIN(26) => \tmp_product__3_n_131\,
      PCIN(25) => \tmp_product__3_n_132\,
      PCIN(24) => \tmp_product__3_n_133\,
      PCIN(23) => \tmp_product__3_n_134\,
      PCIN(22) => \tmp_product__3_n_135\,
      PCIN(21) => \tmp_product__3_n_136\,
      PCIN(20) => \tmp_product__3_n_137\,
      PCIN(19) => \tmp_product__3_n_138\,
      PCIN(18) => \tmp_product__3_n_139\,
      PCIN(17) => \tmp_product__3_n_140\,
      PCIN(16) => \tmp_product__3_n_141\,
      PCIN(15) => \tmp_product__3_n_142\,
      PCIN(14) => \tmp_product__3_n_143\,
      PCIN(13) => \tmp_product__3_n_144\,
      PCIN(12) => \tmp_product__3_n_145\,
      PCIN(11) => \tmp_product__3_n_146\,
      PCIN(10) => \tmp_product__3_n_147\,
      PCIN(9) => \tmp_product__3_n_148\,
      PCIN(8) => \tmp_product__3_n_149\,
      PCIN(7) => \tmp_product__3_n_150\,
      PCIN(6) => \tmp_product__3_n_151\,
      PCIN(5) => \tmp_product__3_n_152\,
      PCIN(4) => \tmp_product__3_n_153\,
      PCIN(3) => \tmp_product__3_n_154\,
      PCIN(2) => \tmp_product__3_n_155\,
      PCIN(1) => \tmp_product__3_n_156\,
      PCIN(0) => \tmp_product__3_n_157\,
      PCOUT(47) => \tmp_product__4_n_110\,
      PCOUT(46) => \tmp_product__4_n_111\,
      PCOUT(45) => \tmp_product__4_n_112\,
      PCOUT(44) => \tmp_product__4_n_113\,
      PCOUT(43) => \tmp_product__4_n_114\,
      PCOUT(42) => \tmp_product__4_n_115\,
      PCOUT(41) => \tmp_product__4_n_116\,
      PCOUT(40) => \tmp_product__4_n_117\,
      PCOUT(39) => \tmp_product__4_n_118\,
      PCOUT(38) => \tmp_product__4_n_119\,
      PCOUT(37) => \tmp_product__4_n_120\,
      PCOUT(36) => \tmp_product__4_n_121\,
      PCOUT(35) => \tmp_product__4_n_122\,
      PCOUT(34) => \tmp_product__4_n_123\,
      PCOUT(33) => \tmp_product__4_n_124\,
      PCOUT(32) => \tmp_product__4_n_125\,
      PCOUT(31) => \tmp_product__4_n_126\,
      PCOUT(30) => \tmp_product__4_n_127\,
      PCOUT(29) => \tmp_product__4_n_128\,
      PCOUT(28) => \tmp_product__4_n_129\,
      PCOUT(27) => \tmp_product__4_n_130\,
      PCOUT(26) => \tmp_product__4_n_131\,
      PCOUT(25) => \tmp_product__4_n_132\,
      PCOUT(24) => \tmp_product__4_n_133\,
      PCOUT(23) => \tmp_product__4_n_134\,
      PCOUT(22) => \tmp_product__4_n_135\,
      PCOUT(21) => \tmp_product__4_n_136\,
      PCOUT(20) => \tmp_product__4_n_137\,
      PCOUT(19) => \tmp_product__4_n_138\,
      PCOUT(18) => \tmp_product__4_n_139\,
      PCOUT(17) => \tmp_product__4_n_140\,
      PCOUT(16) => \tmp_product__4_n_141\,
      PCOUT(15) => \tmp_product__4_n_142\,
      PCOUT(14) => \tmp_product__4_n_143\,
      PCOUT(13) => \tmp_product__4_n_144\,
      PCOUT(12) => \tmp_product__4_n_145\,
      PCOUT(11) => \tmp_product__4_n_146\,
      PCOUT(10) => \tmp_product__4_n_147\,
      PCOUT(9) => \tmp_product__4_n_148\,
      PCOUT(8) => \tmp_product__4_n_149\,
      PCOUT(7) => \tmp_product__4_n_150\,
      PCOUT(6) => \tmp_product__4_n_151\,
      PCOUT(5) => \tmp_product__4_n_152\,
      PCOUT(4) => \tmp_product__4_n_153\,
      PCOUT(3) => \tmp_product__4_n_154\,
      PCOUT(2) => \tmp_product__4_n_155\,
      PCOUT(1) => \tmp_product__4_n_156\,
      PCOUT(0) => \tmp_product__4_n_157\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__4_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_mul_mul_1g8j_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_mul_mul_1g8j_DSP48_0 : entity is "hls_ocr_mul_mul_1g8j_DSP48_0";
end hls_ocr_0_hls_ocr_mul_mul_1g8j_DSP48_0;

architecture STRUCTURE of hls_ocr_0_hls_ocr_mul_mul_1g8j_DSP48_0 is
  signal in00_n_89 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_0_in : signal is "true";
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of p_1_in : signal is "true";
  signal NLW_in00_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_in00_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_in00_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in00_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_in00_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of in00 : label is "{SYNTH-13 {cell *THIS*}}";
begin
i_4_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in(10)
    );
i_4_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_1_in(9)
    );
i_4_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in(0)
    );
i_4_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(9)
    );
i_4_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(8)
    );
i_4_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(7)
    );
i_4_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(6)
    );
i_4_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_0_in(5)
    );
i_4_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(4)
    );
i_4_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(3)
    );
i_4_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(2)
    );
i_4_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(1)
    );
i_4_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in(8)
    );
i_4_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(0)
    );
i_4_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => p_1_in(7)
    );
i_4_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in(6)
    );
i_4_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in(5)
    );
i_4_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in(4)
    );
i_4_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in(3)
    );
i_4_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in(2)
    );
i_4_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in(1)
    );
in00: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_1_in(10),
      A(28) => p_1_in(10),
      A(27) => p_1_in(10),
      A(26) => p_1_in(10),
      A(25) => p_1_in(10),
      A(24) => p_1_in(10),
      A(23) => p_1_in(10),
      A(22) => p_1_in(10),
      A(21) => p_1_in(10),
      A(20) => p_1_in(10),
      A(19) => p_1_in(10),
      A(18) => p_1_in(10),
      A(17) => p_1_in(10),
      A(16) => p_1_in(10),
      A(15) => p_1_in(10),
      A(14) => p_1_in(10),
      A(13) => p_1_in(10),
      A(12) => p_1_in(10),
      A(11) => p_1_in(10),
      A(10 downto 0) => p_1_in(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_in00_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_0_in(9),
      B(16) => p_0_in(9),
      B(15) => p_0_in(9),
      B(14) => p_0_in(9),
      B(13) => p_0_in(9),
      B(12) => p_0_in(9),
      B(11) => p_0_in(9),
      B(10) => p_0_in(9),
      B(9 downto 0) => p_0_in(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_in00_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_in00_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_in00_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_in00_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_in00_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_in00_P_UNCONNECTED(47 downto 21),
      P(20) => in00_n_89,
      P(19 downto 0) => D(19 downto 0),
      PATTERNBDETECT => NLW_in00_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_in00_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_in00_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_in00_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_udiv_26nseOg_div_u is
  port (
    \dividend_tmp_reg[1]_0\ : out STD_LOGIC;
    \quot_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dividend_tmp : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dividend_tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    r_stage_reg_r_23 : in STD_LOGIC;
    \divisor0_reg[19]_0\ : in STD_LOGIC;
    remd_tmp : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \divisor0_reg[0]_0\ : in STD_LOGIC;
    \divisor0_reg[1]_0\ : in STD_LOGIC;
    \divisor0_reg[2]_0\ : in STD_LOGIC;
    \divisor0_reg[3]_0\ : in STD_LOGIC;
    \divisor0_reg[4]_0\ : in STD_LOGIC;
    \divisor0_reg[5]_0\ : in STD_LOGIC;
    \divisor0_reg[6]_0\ : in STD_LOGIC;
    \divisor0_reg[7]_0\ : in STD_LOGIC;
    \divisor0_reg[8]_0\ : in STD_LOGIC;
    \divisor0_reg[9]_0\ : in STD_LOGIC;
    \divisor0_reg[10]_0\ : in STD_LOGIC;
    \divisor0_reg[11]_0\ : in STD_LOGIC;
    \divisor0_reg[12]_0\ : in STD_LOGIC;
    \divisor0_reg[13]_0\ : in STD_LOGIC;
    \divisor0_reg[14]_0\ : in STD_LOGIC;
    \divisor0_reg[15]_0\ : in STD_LOGIC;
    \divisor0_reg[16]_0\ : in STD_LOGIC;
    \divisor0_reg[17]_0\ : in STD_LOGIC;
    \divisor0_reg[18]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_udiv_26nseOg_div_u : entity is "hls_ocr_udiv_26nseOg_div_u";
end hls_ocr_0_hls_ocr_udiv_26nseOg_div_u;

architecture STRUCTURE of hls_ocr_0_hls_ocr_udiv_26nseOg_div_u is
  signal \cal_tmp_carry__0_i_5__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_7__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_8__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_5__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_6__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_7__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_8__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_5__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_6__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_7__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_8__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry_i_8__0_n_4\ : STD_LOGIC;
  signal cal_tmp_carry_n_10 : STD_LOGIC;
  signal cal_tmp_carry_n_11 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal cal_tmp_carry_n_9 : STD_LOGIC;
  signal \^dividend_tmp\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \dividend_tmp[10]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_4\ : STD_LOGIC;
  signal \^dividend_tmp_reg[1]_0\ : STD_LOGIC;
  signal divisor0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_n_4\ : STD_LOGIC;
  signal \r_stage_reg[25]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_23_n_4\ : STD_LOGIC;
  signal r_stage_reg_gate_n_4 : STD_LOGIC;
  signal \r_stage_reg_n_4_[0]\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_4\ : STD_LOGIC;
  signal remd_tmp_0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \NLW_cal_tmp_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair144";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \r_stage_reg[0]\ : label is "r_stage_reg[0]";
  attribute ORIG_CELL_NAME of \r_stage_reg[0]_rep\ : label is "r_stage_reg[0]";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22\ : label is "inst/\hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22\ : label is "inst/\hls_otsu_U0/hls_ocr_udiv_26nseOg_U16/hls_ocr_udiv_26nseOg_div_U/hls_ocr_udiv_26nseOg_div_u_0/r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22 ";
  attribute SOFT_HLUTNM of \remd_tmp[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \remd_tmp[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \remd_tmp[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \remd_tmp[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \remd_tmp[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \remd_tmp[6]_i_1\ : label is "soft_lutpair141";
begin
  dividend_tmp(25 downto 0) <= \^dividend_tmp\(25 downto 0);
  \dividend_tmp_reg[1]_0\ <= \^dividend_tmp_reg[1]_0\;
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_4,
      CO(2) => cal_tmp_carry_n_5,
      CO(1) => cal_tmp_carry_n_6,
      CO(0) => cal_tmp_carry_n_7,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_8,
      O(2) => cal_tmp_carry_n_9,
      O(1) => cal_tmp_carry_n_10,
      O(0) => cal_tmp_carry_n_11,
      S(3) => \cal_tmp_carry_i_5__0_n_4\,
      S(2) => \cal_tmp_carry_i_6__0_n_4\,
      S(1) => \cal_tmp_carry_i_7__0_n_4\,
      S(0) => \cal_tmp_carry_i_8__0_n_4\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_4,
      CO(3) => \cal_tmp_carry__0_n_4\,
      CO(2) => \cal_tmp_carry__0_n_5\,
      CO(1) => \cal_tmp_carry__0_n_6\,
      CO(0) => \cal_tmp_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_8\,
      O(2) => \cal_tmp_carry__0_n_9\,
      O(1) => \cal_tmp_carry__0_n_10\,
      O(0) => \cal_tmp_carry__0_n_11\,
      S(3) => \cal_tmp_carry__0_i_5__0_n_4\,
      S(2) => \cal_tmp_carry__0_i_6__0_n_4\,
      S(1) => \cal_tmp_carry__0_i_7__0_n_4\,
      S(0) => \cal_tmp_carry__0_i_8__0_n_4\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(6),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(5),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(4),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(3),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(6),
      I2 => divisor0(7),
      O => \cal_tmp_carry__0_i_5__0_n_4\
    );
\cal_tmp_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(5),
      I2 => divisor0(6),
      O => \cal_tmp_carry__0_i_6__0_n_4\
    );
\cal_tmp_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(4),
      I2 => divisor0(5),
      O => \cal_tmp_carry__0_i_7__0_n_4\
    );
\cal_tmp_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(3),
      I2 => divisor0(4),
      O => \cal_tmp_carry__0_i_8__0_n_4\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_4\,
      CO(3) => \cal_tmp_carry__1_n_4\,
      CO(2) => \cal_tmp_carry__1_n_5\,
      CO(1) => \cal_tmp_carry__1_n_6\,
      CO(0) => \cal_tmp_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(10 downto 7),
      O(3) => \cal_tmp_carry__1_n_8\,
      O(2) => \cal_tmp_carry__1_n_9\,
      O(1) => \cal_tmp_carry__1_n_10\,
      O(0) => \cal_tmp_carry__1_n_11\,
      S(3) => \cal_tmp_carry__1_i_5__0_n_4\,
      S(2) => \cal_tmp_carry__1_i_6__0_n_4\,
      S(1) => \cal_tmp_carry__1_i_7__0_n_4\,
      S(0) => \cal_tmp_carry__1_i_8__0_n_4\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(10),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(10)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(9),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(9)
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(8),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(7),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(10),
      I2 => divisor0(11),
      O => \cal_tmp_carry__1_i_5__0_n_4\
    );
\cal_tmp_carry__1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(9),
      I2 => divisor0(10),
      O => \cal_tmp_carry__1_i_6__0_n_4\
    );
\cal_tmp_carry__1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(8),
      I2 => divisor0(9),
      O => \cal_tmp_carry__1_i_7__0_n_4\
    );
\cal_tmp_carry__1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(7),
      I2 => divisor0(8),
      O => \cal_tmp_carry__1_i_8__0_n_4\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_4\,
      CO(3) => \cal_tmp_carry__2_n_4\,
      CO(2) => \cal_tmp_carry__2_n_5\,
      CO(1) => \cal_tmp_carry__2_n_6\,
      CO(0) => \cal_tmp_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(14 downto 11),
      O(3) => \cal_tmp_carry__2_n_8\,
      O(2) => \cal_tmp_carry__2_n_9\,
      O(1) => \cal_tmp_carry__2_n_10\,
      O(0) => \cal_tmp_carry__2_n_11\,
      S(3) => \cal_tmp_carry__2_i_5__0_n_4\,
      S(2) => \cal_tmp_carry__2_i_6__0_n_4\,
      S(1) => \cal_tmp_carry__2_i_7__0_n_4\,
      S(0) => \cal_tmp_carry__2_i_8__0_n_4\
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(14),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(14)
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(13),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(13)
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(12),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(12)
    );
\cal_tmp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(11),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(11)
    );
\cal_tmp_carry__2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(14),
      I2 => divisor0(15),
      O => \cal_tmp_carry__2_i_5__0_n_4\
    );
\cal_tmp_carry__2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(13),
      I2 => divisor0(14),
      O => \cal_tmp_carry__2_i_6__0_n_4\
    );
\cal_tmp_carry__2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(12),
      I2 => divisor0(13),
      O => \cal_tmp_carry__2_i_7__0_n_4\
    );
\cal_tmp_carry__2_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(11),
      I2 => divisor0(12),
      O => \cal_tmp_carry__2_i_8__0_n_4\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_4\,
      CO(3) => \cal_tmp_carry__3_n_4\,
      CO(2) => \cal_tmp_carry__3_n_5\,
      CO(1) => \cal_tmp_carry__3_n_6\,
      CO(0) => \cal_tmp_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(18 downto 15),
      O(3) => \cal_tmp_carry__3_n_8\,
      O(2) => \cal_tmp_carry__3_n_9\,
      O(1) => \cal_tmp_carry__3_n_10\,
      O(0) => \cal_tmp_carry__3_n_11\,
      S(3) => \cal_tmp_carry__3_i_5__0_n_4\,
      S(2) => \cal_tmp_carry__3_i_6__0_n_4\,
      S(1) => \cal_tmp_carry__3_i_7__0_n_4\,
      S(0) => \cal_tmp_carry__3_i_8__0_n_4\
    );
\cal_tmp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(18),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(18)
    );
\cal_tmp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(17),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(17)
    );
\cal_tmp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(16),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(16)
    );
\cal_tmp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(15),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(15)
    );
\cal_tmp_carry__3_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(18),
      I2 => divisor0(19),
      O => \cal_tmp_carry__3_i_5__0_n_4\
    );
\cal_tmp_carry__3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(17),
      I2 => divisor0(18),
      O => \cal_tmp_carry__3_i_6__0_n_4\
    );
\cal_tmp_carry__3_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(16),
      I2 => divisor0(17),
      O => \cal_tmp_carry__3_i_7__0_n_4\
    );
\cal_tmp_carry__3_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(15),
      I2 => divisor0(16),
      O => \cal_tmp_carry__3_i_8__0_n_4\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_4\,
      CO(3) => \cal_tmp_carry__4_n_4\,
      CO(2) => \cal_tmp_carry__4_n_5\,
      CO(1) => \cal_tmp_carry__4_n_6\,
      CO(0) => \cal_tmp_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_8\,
      O(2) => \cal_tmp_carry__4_n_9\,
      O(1) => \cal_tmp_carry__4_n_10\,
      O(0) => \cal_tmp_carry__4_n_11\,
      S(3) => \cal_tmp_carry__4_i_1__0_n_4\,
      S(2) => \cal_tmp_carry__4_i_2__0_n_4\,
      S(1) => \cal_tmp_carry__4_i_3__0_n_4\,
      S(0) => \cal_tmp_carry__4_i_4__0_n_4\
    );
\cal_tmp_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(22),
      O => \cal_tmp_carry__4_i_1__0_n_4\
    );
\cal_tmp_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(3),
      O => \remd_tmp_reg[23]_0\(3)
    );
\cal_tmp_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(21),
      O => \cal_tmp_carry__4_i_2__0_n_4\
    );
\cal_tmp_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(2),
      O => \remd_tmp_reg[23]_0\(2)
    );
\cal_tmp_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(20),
      O => \cal_tmp_carry__4_i_3__0_n_4\
    );
\cal_tmp_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(1),
      O => \remd_tmp_reg[23]_0\(1)
    );
\cal_tmp_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(19),
      O => \cal_tmp_carry__4_i_4__0_n_4\
    );
\cal_tmp_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(0),
      O => \remd_tmp_reg[23]_0\(0)
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_4\,
      CO(3 downto 2) => \NLW_cal_tmp_carry__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_2_out(0),
      CO(0) => \cal_tmp_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3) => \NLW_cal_tmp_carry__5_O_UNCONNECTED\(3),
      O(2) => p_0_in,
      O(1) => \NLW_cal_tmp_carry__5_O_UNCONNECTED\(1),
      O(0) => \cal_tmp_carry__5_n_11\,
      S(3 downto 2) => B"01",
      S(1) => \cal_tmp_carry__5_i_1__1_n_4\,
      S(0) => \cal_tmp_carry__5_i_2__0_n_4\
    );
\cal_tmp_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(7),
      O => \remd_tmp_reg[27]\(3)
    );
\cal_tmp_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(24),
      O => \cal_tmp_carry__5_i_1__1_n_4\
    );
\cal_tmp_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(23),
      O => \cal_tmp_carry__5_i_2__0_n_4\
    );
\cal_tmp_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(6),
      O => \remd_tmp_reg[27]\(2)
    );
\cal_tmp_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(5),
      O => \remd_tmp_reg[27]\(1)
    );
\cal_tmp_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(4),
      O => \remd_tmp_reg[27]\(0)
    );
\cal_tmp_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(11),
      O => \dividend_tmp_reg[0]_0\(3)
    );
\cal_tmp_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(10),
      O => \dividend_tmp_reg[0]_0\(2)
    );
\cal_tmp_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(9),
      O => \dividend_tmp_reg[0]_0\(1)
    );
\cal_tmp_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(8),
      O => \dividend_tmp_reg[0]_0\(0)
    );
\cal_tmp_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(13),
      O => S(1)
    );
\cal_tmp_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dividend_tmp_reg[1]_0\,
      I1 => remd_tmp(12),
      O => S(0)
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(2),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(2)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(1),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp_0(0),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(0)
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[19]_0\,
      I1 => \^dividend_tmp\(25),
      I2 => \r_stage_reg_n_4_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(2),
      I2 => divisor0(3),
      O => \cal_tmp_carry_i_5__0_n_4\
    );
\cal_tmp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(1),
      I2 => divisor0(2),
      O => \cal_tmp_carry_i_6__0_n_4\
    );
\cal_tmp_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp_0(0),
      I2 => divisor0(1),
      O => \cal_tmp_carry_i_7__0_n_4\
    );
\cal_tmp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => \^dividend_tmp\(25),
      I2 => \divisor0_reg[19]_0\,
      I3 => divisor0(0),
      O => \cal_tmp_carry_i_8__0_n_4\
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[3]_0\,
      I1 => \^dividend_tmp\(9),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[10]_i_1_n_4\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[4]_0\,
      I1 => \^dividend_tmp\(10),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[11]_i_1_n_4\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[5]_0\,
      I1 => \^dividend_tmp\(11),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[12]_i_1_n_4\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[6]_0\,
      I1 => \^dividend_tmp\(12),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[13]_i_1_n_4\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[7]_0\,
      I1 => \^dividend_tmp\(13),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[14]_i_1_n_4\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[8]_0\,
      I1 => \^dividend_tmp\(14),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[15]_i_1_n_4\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[9]_0\,
      I1 => \^dividend_tmp\(15),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[16]_i_1_n_4\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[10]_0\,
      I1 => \^dividend_tmp\(16),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[17]_i_1_n_4\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[11]_0\,
      I1 => \^dividend_tmp\(17),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[18]_i_1_n_4\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[12]_0\,
      I1 => \^dividend_tmp\(18),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[19]_i_1_n_4\
    );
\dividend_tmp[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(0),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[1]_i_1__0_n_4\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[13]_0\,
      I1 => \^dividend_tmp\(19),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[20]_i_1_n_4\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[14]_0\,
      I1 => \^dividend_tmp\(20),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[21]_i_1_n_4\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[15]_0\,
      I1 => \^dividend_tmp\(21),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[22]_i_1_n_4\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[16]_0\,
      I1 => \^dividend_tmp\(22),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[23]_i_1_n_4\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[17]_0\,
      I1 => \^dividend_tmp\(23),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[24]_i_1_n_4\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[18]_0\,
      I1 => \^dividend_tmp\(24),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[25]_i_1_n_4\
    );
\dividend_tmp[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(1),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[2]_i_1__0_n_4\
    );
\dividend_tmp[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(2),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[3]_i_1__0_n_4\
    );
\dividend_tmp[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(3),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[4]_i_1__0_n_4\
    );
\dividend_tmp[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(4),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[5]_i_1__0_n_4\
    );
\dividend_tmp[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(5),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[6]_i_1__0_n_4\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[0]_0\,
      I1 => \^dividend_tmp\(6),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[7]_i_1_n_4\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[1]_0\,
      I1 => \^dividend_tmp\(7),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[8]_i_1_n_4\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \divisor0_reg[2]_0\,
      I1 => \^dividend_tmp\(8),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[9]_i_1_n_4\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => \^dividend_tmp\(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_4\,
      Q => \^dividend_tmp\(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_4\,
      Q => \^dividend_tmp\(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_4\,
      Q => \^dividend_tmp\(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_4\,
      Q => \^dividend_tmp\(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_4\,
      Q => \^dividend_tmp\(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_4\,
      Q => \^dividend_tmp\(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_4\,
      Q => \^dividend_tmp\(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_4\,
      Q => \^dividend_tmp\(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_4\,
      Q => \^dividend_tmp\(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_4\,
      Q => \^dividend_tmp\(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__0_n_4\,
      Q => \^dividend_tmp\(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_4\,
      Q => \^dividend_tmp\(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_4\,
      Q => \^dividend_tmp\(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_4\,
      Q => \^dividend_tmp\(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_4\,
      Q => \^dividend_tmp\(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_4\,
      Q => \^dividend_tmp\(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_4\,
      Q => \^dividend_tmp\(25),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__0_n_4\,
      Q => \^dividend_tmp\(2),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__0_n_4\,
      Q => \^dividend_tmp\(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__0_n_4\,
      Q => \^dividend_tmp\(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__0_n_4\,
      Q => \^dividend_tmp\(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__0_n_4\,
      Q => \^dividend_tmp\(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_4\,
      Q => \^dividend_tmp\(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_4\,
      Q => \^dividend_tmp\(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_4\,
      Q => \^dividend_tmp\(9),
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => divisor0(0),
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => divisor0(10),
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => divisor0(11),
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => divisor0(12),
      R => '0'
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => divisor0(13),
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => divisor0(14),
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => divisor0(15),
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => divisor0(16),
      R => '0'
    );
\divisor0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => divisor0(17),
      R => '0'
    );
\divisor0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => divisor0(18),
      R => '0'
    );
\divisor0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => divisor0(19),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => divisor0(1),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => divisor0(2),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => divisor0(5),
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => divisor0(6),
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => divisor0(7),
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => divisor0(8),
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => divisor0(9),
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \r_stage_reg_n_4_[0]\,
      R => SR(0)
    );
\r_stage_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \^dividend_tmp_reg[1]_0\,
      R => SR(0)
    );
\r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10111",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_4_[0]\,
      Q => \r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_n_4\,
      Q31 => \NLW_r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_Q31_UNCONNECTED\
    );
\r_stage_reg[25]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[24]_srl24___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_22_n_4\,
      Q => \r_stage_reg[25]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_23_n_4\,
      R => '0'
    );
\r_stage_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_4,
      Q => \quot_reg[0]\(0),
      R => SR(0)
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[25]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_23_n_4\,
      I1 => r_stage_reg_r_23,
      O => r_stage_reg_gate_n_4
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \divisor0_reg[19]_0\,
      I1 => \^dividend_tmp\(25),
      I2 => \r_stage_reg_n_4_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_11,
      O => \remd_tmp[0]_i_1_n_4\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(9),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_9\,
      O => \remd_tmp[10]_i_1_n_4\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(10),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[11]_i_1_n_4\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(11),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_11\,
      O => \remd_tmp[12]_i_1_n_4\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(12),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_10\,
      O => \remd_tmp[13]_i_1_n_4\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(13),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_9\,
      O => \remd_tmp[14]_i_1_n_4\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(14),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[15]_i_1_n_4\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(15),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_11\,
      O => \remd_tmp[16]_i_1_n_4\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(16),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_10\,
      O => \remd_tmp[17]_i_1_n_4\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(17),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_9\,
      O => \remd_tmp[18]_i_1_n_4\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(18),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[19]_i_1_n_4\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(0),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_10,
      O => \remd_tmp[1]_i_1_n_4\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(19),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_11\,
      O => \remd_tmp[20]_i_1_n_4\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(20),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_10\,
      O => \remd_tmp[21]_i_1_n_4\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(21),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_9\,
      O => \remd_tmp[22]_i_1_n_4\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(22),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[23]_i_1_n_4\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(23),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_11\,
      O => \remd_tmp[24]_i_1_n_4\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(1),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_9,
      O => \remd_tmp[2]_i_1_n_4\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(2),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_8,
      O => \remd_tmp[3]_i_1_n_4\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(3),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_11\,
      O => \remd_tmp[4]_i_1_n_4\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(4),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_10\,
      O => \remd_tmp[5]_i_1_n_4\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(5),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_9\,
      O => \remd_tmp[6]_i_1_n_4\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(6),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[7]_i_1_n_4\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(7),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_11\,
      O => \remd_tmp[8]_i_1_n_4\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp_0(8),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_10\,
      O => \remd_tmp[9]_i_1_n_4\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_4\,
      Q => remd_tmp_0(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_4\,
      Q => remd_tmp_0(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_4\,
      Q => remd_tmp_0(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_4\,
      Q => remd_tmp_0(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_4\,
      Q => remd_tmp_0(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_4\,
      Q => remd_tmp_0(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_4\,
      Q => remd_tmp_0(15),
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_4\,
      Q => remd_tmp_0(16),
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_4\,
      Q => remd_tmp_0(17),
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_4\,
      Q => remd_tmp_0(18),
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_4\,
      Q => remd_tmp_0(19),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_4\,
      Q => remd_tmp_0(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_4\,
      Q => remd_tmp_0(20),
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_4\,
      Q => remd_tmp_0(21),
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_4\,
      Q => remd_tmp_0(22),
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_4\,
      Q => remd_tmp_0(23),
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_4\,
      Q => remd_tmp_0(24),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_4\,
      Q => remd_tmp_0(2),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_4\,
      Q => remd_tmp_0(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_4\,
      Q => remd_tmp_0(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_4\,
      Q => remd_tmp_0(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_4\,
      Q => remd_tmp_0(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_4\,
      Q => remd_tmp_0(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_4\,
      Q => remd_tmp_0(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_4\,
      Q => remd_tmp_0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u is
  port (
    \dividend_tmp_reg[7]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[8]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[9]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[10]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[11]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[12]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[13]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[14]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[15]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[16]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[17]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[18]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[19]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[20]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[21]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[22]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[23]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[24]_0\ : out STD_LOGIC;
    \dividend_tmp_reg[25]_0\ : out STD_LOGIC;
    \remd_tmp_reg[0]_0\ : out STD_LOGIC;
    \quot_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dividend_tmp : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \dividend_tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[6]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dividend0_reg[7]_0\ : in STD_LOGIC;
    \dividend0_reg[8]_0\ : in STD_LOGIC;
    \dividend0_reg[9]_0\ : in STD_LOGIC;
    \dividend0_reg[10]_0\ : in STD_LOGIC;
    \dividend0_reg[11]_0\ : in STD_LOGIC;
    \dividend0_reg[12]_0\ : in STD_LOGIC;
    \dividend0_reg[13]_0\ : in STD_LOGIC;
    \dividend0_reg[14]_0\ : in STD_LOGIC;
    \dividend0_reg[15]_0\ : in STD_LOGIC;
    \dividend0_reg[16]_0\ : in STD_LOGIC;
    \dividend0_reg[17]_0\ : in STD_LOGIC;
    \dividend0_reg[18]_0\ : in STD_LOGIC;
    \dividend0_reg[19]_0\ : in STD_LOGIC;
    \dividend0_reg[20]_0\ : in STD_LOGIC;
    \dividend0_reg[21]_0\ : in STD_LOGIC;
    \dividend0_reg[22]_0\ : in STD_LOGIC;
    \dividend0_reg[23]_0\ : in STD_LOGIC;
    \dividend0_reg[24]_0\ : in STD_LOGIC;
    divisor0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_stage_reg_r_5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_stage_reg[0]_rep_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u : entity is "hls_ocr_udiv_34nsdEe_div_u";
end hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u;

architecture STRUCTURE of hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u is
  signal \cal_tmp_carry__0_i_5__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_7__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_8__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_5__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_6__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_7__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_8__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_5__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_6__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_7__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_8__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__7_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__7_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry_i_8__1_n_4\ : STD_LOGIC;
  signal cal_tmp_carry_n_10 : STD_LOGIC;
  signal cal_tmp_carry_n_11 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal cal_tmp_carry_n_9 : STD_LOGIC;
  signal \dividend0_reg_n_4_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[32]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[33]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[9]\ : STD_LOGIC;
  signal \^dividend_tmp\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \dividend_tmp[10]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[32]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[33]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_4\ : STD_LOGIC;
  signal \^dividend_tmp_reg[0]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^dividend_tmp_reg[10]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[11]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[12]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[13]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[14]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[15]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[16]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[17]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[18]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[19]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[20]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[21]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[22]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[23]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[24]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[25]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[7]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[8]_0\ : STD_LOGIC;
  signal \^dividend_tmp_reg[9]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4_n_4\ : STD_LOGIC;
  signal \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_5_n_4\ : STD_LOGIC;
  signal r_stage_reg_gate_n_4 : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \remd_tmp[0]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[31]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[32]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_4\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^remd_tmp_reg[0]_0\ : STD_LOGIC;
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dividend_tmp[30]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dividend_tmp[32]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dividend_tmp[33]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair178";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4\ : label is "inst/\hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4\ : label is "inst/\hls_otsu_U0/hls_ocr_udiv_34nsdEe_U17/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4 ";
  attribute SOFT_HLUTNM of \remd_tmp[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \remd_tmp[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \remd_tmp[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \remd_tmp[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \remd_tmp[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \remd_tmp[6]_i_1\ : label is "soft_lutpair175";
begin
  dividend_tmp(33 downto 0) <= \^dividend_tmp\(33 downto 0);
  \dividend_tmp_reg[0]_0\(13 downto 0) <= \^dividend_tmp_reg[0]_0\(13 downto 0);
  \dividend_tmp_reg[10]_0\ <= \^dividend_tmp_reg[10]_0\;
  \dividend_tmp_reg[11]_0\ <= \^dividend_tmp_reg[11]_0\;
  \dividend_tmp_reg[12]_0\ <= \^dividend_tmp_reg[12]_0\;
  \dividend_tmp_reg[13]_0\ <= \^dividend_tmp_reg[13]_0\;
  \dividend_tmp_reg[14]_0\ <= \^dividend_tmp_reg[14]_0\;
  \dividend_tmp_reg[15]_0\ <= \^dividend_tmp_reg[15]_0\;
  \dividend_tmp_reg[16]_0\ <= \^dividend_tmp_reg[16]_0\;
  \dividend_tmp_reg[17]_0\ <= \^dividend_tmp_reg[17]_0\;
  \dividend_tmp_reg[18]_0\ <= \^dividend_tmp_reg[18]_0\;
  \dividend_tmp_reg[19]_0\ <= \^dividend_tmp_reg[19]_0\;
  \dividend_tmp_reg[20]_0\ <= \^dividend_tmp_reg[20]_0\;
  \dividend_tmp_reg[21]_0\ <= \^dividend_tmp_reg[21]_0\;
  \dividend_tmp_reg[22]_0\ <= \^dividend_tmp_reg[22]_0\;
  \dividend_tmp_reg[23]_0\ <= \^dividend_tmp_reg[23]_0\;
  \dividend_tmp_reg[24]_0\ <= \^dividend_tmp_reg[24]_0\;
  \dividend_tmp_reg[25]_0\ <= \^dividend_tmp_reg[25]_0\;
  \dividend_tmp_reg[7]_0\ <= \^dividend_tmp_reg[7]_0\;
  \dividend_tmp_reg[8]_0\ <= \^dividend_tmp_reg[8]_0\;
  \dividend_tmp_reg[9]_0\ <= \^dividend_tmp_reg[9]_0\;
  \remd_tmp_reg[0]_0\ <= \^remd_tmp_reg[0]_0\;
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_4,
      CO(2) => cal_tmp_carry_n_5,
      CO(1) => cal_tmp_carry_n_6,
      CO(0) => cal_tmp_carry_n_7,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_8,
      O(2) => cal_tmp_carry_n_9,
      O(1) => cal_tmp_carry_n_10,
      O(0) => cal_tmp_carry_n_11,
      S(3) => \cal_tmp_carry_i_5__1_n_4\,
      S(2) => \cal_tmp_carry_i_6__1_n_4\,
      S(1) => \cal_tmp_carry_i_7__1_n_4\,
      S(0) => \cal_tmp_carry_i_8__1_n_4\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_4,
      CO(3) => \cal_tmp_carry__0_n_4\,
      CO(2) => \cal_tmp_carry__0_n_5\,
      CO(1) => \cal_tmp_carry__0_n_6\,
      CO(0) => \cal_tmp_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_8\,
      O(2) => \cal_tmp_carry__0_n_9\,
      O(1) => \cal_tmp_carry__0_n_10\,
      O(0) => \cal_tmp_carry__0_n_11\,
      S(3) => \cal_tmp_carry__0_i_5__1_n_4\,
      S(2) => \cal_tmp_carry__0_i_6__1_n_4\,
      S(1) => \cal_tmp_carry__0_i_7__1_n_4\,
      S(0) => \cal_tmp_carry__0_i_8__1_n_4\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(6),
      I2 => \^dividend_tmp_reg[14]_0\,
      O => \cal_tmp_carry__0_i_5__1_n_4\
    );
\cal_tmp_carry__0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(5),
      I2 => \^dividend_tmp_reg[13]_0\,
      O => \cal_tmp_carry__0_i_6__1_n_4\
    );
\cal_tmp_carry__0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(4),
      I2 => \^dividend_tmp_reg[12]_0\,
      O => \cal_tmp_carry__0_i_7__1_n_4\
    );
\cal_tmp_carry__0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(3),
      I2 => \^dividend_tmp_reg[11]_0\,
      O => \cal_tmp_carry__0_i_8__1_n_4\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_4\,
      CO(3) => \cal_tmp_carry__1_n_4\,
      CO(2) => \cal_tmp_carry__1_n_5\,
      CO(1) => \cal_tmp_carry__1_n_6\,
      CO(0) => \cal_tmp_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(10 downto 7),
      O(3) => \cal_tmp_carry__1_n_8\,
      O(2) => \cal_tmp_carry__1_n_9\,
      O(1) => \cal_tmp_carry__1_n_10\,
      O(0) => \cal_tmp_carry__1_n_11\,
      S(3) => \cal_tmp_carry__1_i_5__1_n_4\,
      S(2) => \cal_tmp_carry__1_i_6__1_n_4\,
      S(1) => \cal_tmp_carry__1_i_7__1_n_4\,
      S(0) => \cal_tmp_carry__1_i_8__1_n_4\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(10)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(9)
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(10),
      I2 => \^dividend_tmp_reg[18]_0\,
      O => \cal_tmp_carry__1_i_5__1_n_4\
    );
\cal_tmp_carry__1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(9),
      I2 => \^dividend_tmp_reg[17]_0\,
      O => \cal_tmp_carry__1_i_6__1_n_4\
    );
\cal_tmp_carry__1_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(8),
      I2 => \^dividend_tmp_reg[16]_0\,
      O => \cal_tmp_carry__1_i_7__1_n_4\
    );
\cal_tmp_carry__1_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(7),
      I2 => \^dividend_tmp_reg[15]_0\,
      O => \cal_tmp_carry__1_i_8__1_n_4\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_4\,
      CO(3) => \cal_tmp_carry__2_n_4\,
      CO(2) => \cal_tmp_carry__2_n_5\,
      CO(1) => \cal_tmp_carry__2_n_6\,
      CO(0) => \cal_tmp_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(14 downto 11),
      O(3) => \cal_tmp_carry__2_n_8\,
      O(2) => \cal_tmp_carry__2_n_9\,
      O(1) => \cal_tmp_carry__2_n_10\,
      O(0) => \cal_tmp_carry__2_n_11\,
      S(3) => \cal_tmp_carry__2_i_5__1_n_4\,
      S(2) => \cal_tmp_carry__2_i_6__1_n_4\,
      S(1) => \cal_tmp_carry__2_i_7__1_n_4\,
      S(0) => \cal_tmp_carry__2_i_8__1_n_4\
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(14)
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(13)
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(12)
    );
\cal_tmp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(11)
    );
\cal_tmp_carry__2_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(14),
      I2 => \^dividend_tmp_reg[22]_0\,
      O => \cal_tmp_carry__2_i_5__1_n_4\
    );
\cal_tmp_carry__2_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(13),
      I2 => \^dividend_tmp_reg[21]_0\,
      O => \cal_tmp_carry__2_i_6__1_n_4\
    );
\cal_tmp_carry__2_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(12),
      I2 => \^dividend_tmp_reg[20]_0\,
      O => \cal_tmp_carry__2_i_7__1_n_4\
    );
\cal_tmp_carry__2_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(11),
      I2 => \^dividend_tmp_reg[19]_0\,
      O => \cal_tmp_carry__2_i_8__1_n_4\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_4\,
      CO(3) => \cal_tmp_carry__3_n_4\,
      CO(2) => \cal_tmp_carry__3_n_5\,
      CO(1) => \cal_tmp_carry__3_n_6\,
      CO(0) => \cal_tmp_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(18 downto 15),
      O(3) => \cal_tmp_carry__3_n_8\,
      O(2) => \cal_tmp_carry__3_n_9\,
      O(1) => \cal_tmp_carry__3_n_10\,
      O(0) => \cal_tmp_carry__3_n_11\,
      S(3) => \cal_tmp_carry__3_i_5__1_n_4\,
      S(2) => \cal_tmp_carry__3_i_6__1_n_4\,
      S(1) => \cal_tmp_carry__3_i_7__1_n_4\,
      S(0) => \cal_tmp_carry__3_i_8__1_n_4\
    );
\cal_tmp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(18),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(18)
    );
\cal_tmp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(17),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(17)
    );
\cal_tmp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(16),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(16)
    );
\cal_tmp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(15),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(15)
    );
\cal_tmp_carry__3_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(18),
      I2 => \^remd_tmp_reg[0]_0\,
      O => \cal_tmp_carry__3_i_5__1_n_4\
    );
\cal_tmp_carry__3_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(17),
      I2 => \^dividend_tmp_reg[25]_0\,
      O => \cal_tmp_carry__3_i_6__1_n_4\
    );
\cal_tmp_carry__3_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(16),
      I2 => \^dividend_tmp_reg[24]_0\,
      O => \cal_tmp_carry__3_i_7__1_n_4\
    );
\cal_tmp_carry__3_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(15),
      I2 => \^dividend_tmp_reg[23]_0\,
      O => \cal_tmp_carry__3_i_8__1_n_4\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_4\,
      CO(3) => \cal_tmp_carry__4_n_4\,
      CO(2) => \cal_tmp_carry__4_n_5\,
      CO(1) => \cal_tmp_carry__4_n_6\,
      CO(0) => \cal_tmp_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_8\,
      O(2) => \cal_tmp_carry__4_n_9\,
      O(1) => \cal_tmp_carry__4_n_10\,
      O(0) => \cal_tmp_carry__4_n_11\,
      S(3 downto 0) => \r_stage_reg[0]_rep\(3 downto 0)
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_4\,
      CO(3) => \cal_tmp_carry__5_n_4\,
      CO(2) => \cal_tmp_carry__5_n_5\,
      CO(1) => \cal_tmp_carry__5_n_6\,
      CO(0) => \cal_tmp_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_8\,
      O(2) => \cal_tmp_carry__5_n_9\,
      O(1) => \cal_tmp_carry__5_n_10\,
      O(0) => \cal_tmp_carry__5_n_11\,
      S(3 downto 0) => \r_stage_reg[0]_rep_0\(3 downto 0)
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_4\,
      CO(3) => \cal_tmp_carry__6_n_4\,
      CO(2) => \cal_tmp_carry__6_n_5\,
      CO(1) => \cal_tmp_carry__6_n_6\,
      CO(0) => \cal_tmp_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__6_n_8\,
      O(2) => \cal_tmp_carry__6_n_9\,
      O(1) => \cal_tmp_carry__6_n_10\,
      O(0) => \cal_tmp_carry__6_n_11\,
      S(3 downto 0) => \r_stage_reg[0]_rep_1\(3 downto 0)
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__6_n_4\,
      CO(3 downto 2) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_2_out(0),
      CO(0) => \cal_tmp_carry__7_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3),
      O(2) => p_0_in,
      O(1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(1),
      O(0) => \cal_tmp_carry__7_n_11\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => S(1 downto 0)
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(2)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg[0]_rep_2\,
      O => remd_tmp_mux(0)
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[33]\,
      I1 => \^dividend_tmp\(33),
      I2 => \r_stage_reg[0]_rep_2\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(2),
      I2 => \^dividend_tmp_reg[10]_0\,
      O => \cal_tmp_carry_i_5__1_n_4\
    );
\cal_tmp_carry_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(1),
      I2 => \^dividend_tmp_reg[9]_0\,
      O => \cal_tmp_carry_i_6__1_n_4\
    );
\cal_tmp_carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => remd_tmp(0),
      I2 => \^dividend_tmp_reg[8]_0\,
      O => \cal_tmp_carry_i_7__1_n_4\
    );
\cal_tmp_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_2\,
      I1 => \^dividend_tmp\(33),
      I2 => \dividend0_reg_n_4_[33]\,
      I3 => \^dividend_tmp_reg[7]_0\,
      O => \cal_tmp_carry_i_8__1_n_4\
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \dividend0_reg_n_4_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \dividend0_reg_n_4_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \dividend0_reg_n_4_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \dividend0_reg_n_4_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \dividend0_reg_n_4_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \dividend0_reg_n_4_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \dividend0_reg_n_4_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \dividend0_reg_n_4_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \dividend0_reg_n_4_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \dividend0_reg_n_4_[19]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \dividend0_reg_n_4_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \dividend0_reg_n_4_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \dividend0_reg_n_4_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \dividend0_reg_n_4_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \dividend0_reg_n_4_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \dividend0_reg_n_4_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \dividend0_reg_n_4_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \dividend0_reg_n_4_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \dividend0_reg_n_4_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \dividend0_reg_n_4_[29]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \dividend0_reg_n_4_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \dividend0_reg_n_4_[31]\,
      R => '0'
    );
\dividend0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \dividend0_reg_n_4_[32]\,
      R => '0'
    );
\dividend0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \dividend0_reg_n_4_[33]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \dividend0_reg_n_4_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \dividend0_reg_n_4_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \dividend0_reg_n_4_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \dividend0_reg_n_4_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[9]\,
      I1 => \^dividend_tmp\(9),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[10]_i_1_n_4\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[10]\,
      I1 => \^dividend_tmp\(10),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[11]_i_1_n_4\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[11]\,
      I1 => \^dividend_tmp\(11),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[12]_i_1_n_4\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[12]\,
      I1 => \^dividend_tmp\(12),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[13]_i_1_n_4\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[13]\,
      I1 => \^dividend_tmp\(13),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[14]_i_1_n_4\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[14]\,
      I1 => \^dividend_tmp\(14),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[15]_i_1_n_4\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[15]\,
      I1 => \^dividend_tmp\(15),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[16]_i_1_n_4\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[16]\,
      I1 => \^dividend_tmp\(16),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[17]_i_1_n_4\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[17]\,
      I1 => \^dividend_tmp\(17),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[18]_i_1_n_4\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[18]\,
      I1 => \^dividend_tmp\(18),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[19]_i_1_n_4\
    );
\dividend_tmp[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(0),
      I1 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[1]_i_1__1_n_4\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[19]\,
      I1 => \^dividend_tmp\(19),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[20]_i_1_n_4\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[20]\,
      I1 => \^dividend_tmp\(20),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[21]_i_1_n_4\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[21]\,
      I1 => \^dividend_tmp\(21),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[22]_i_1_n_4\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[22]\,
      I1 => \^dividend_tmp\(22),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[23]_i_1_n_4\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[23]\,
      I1 => \^dividend_tmp\(23),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[24]_i_1_n_4\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[24]\,
      I1 => \^dividend_tmp\(24),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[25]_i_1_n_4\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[25]\,
      I1 => \^dividend_tmp\(25),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[26]_i_1_n_4\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[26]\,
      I1 => \^dividend_tmp\(26),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[27]_i_1_n_4\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[27]\,
      I1 => \^dividend_tmp\(27),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[28]_i_1_n_4\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[28]\,
      I1 => \^dividend_tmp\(28),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[29]_i_1_n_4\
    );
\dividend_tmp[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(1),
      I1 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[2]_i_1__1_n_4\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[29]\,
      I1 => \^dividend_tmp\(29),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[30]_i_1_n_4\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[30]\,
      I1 => \^dividend_tmp\(30),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[31]_i_1_n_4\
    );
\dividend_tmp[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[31]\,
      I1 => \^dividend_tmp\(31),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[32]_i_1_n_4\
    );
\dividend_tmp[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[32]\,
      I1 => \^dividend_tmp\(32),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[33]_i_1_n_4\
    );
\dividend_tmp[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(2),
      I1 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[3]_i_1__1_n_4\
    );
\dividend_tmp[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(3),
      I1 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[4]_i_1__1_n_4\
    );
\dividend_tmp[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(4),
      I1 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[5]_i_1__1_n_4\
    );
\dividend_tmp[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(5),
      I1 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[6]_i_1__1_n_4\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[6]\,
      I1 => \^dividend_tmp\(6),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[7]_i_1_n_4\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[7]\,
      I1 => \^dividend_tmp\(7),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[8]_i_1_n_4\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[8]\,
      I1 => \^dividend_tmp\(8),
      I2 => \r_stage_reg[0]_rep_2\,
      O => \dividend_tmp[9]_i_1_n_4\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => \^dividend_tmp\(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_4\,
      Q => \^dividend_tmp\(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_4\,
      Q => \^dividend_tmp\(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_4\,
      Q => \^dividend_tmp\(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_4\,
      Q => \^dividend_tmp\(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_4\,
      Q => \^dividend_tmp\(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_4\,
      Q => \^dividend_tmp\(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_4\,
      Q => \^dividend_tmp\(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_4\,
      Q => \^dividend_tmp\(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_4\,
      Q => \^dividend_tmp\(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_4\,
      Q => \^dividend_tmp\(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__1_n_4\,
      Q => \^dividend_tmp\(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_4\,
      Q => \^dividend_tmp\(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_4\,
      Q => \^dividend_tmp\(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_4\,
      Q => \^dividend_tmp\(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_4\,
      Q => \^dividend_tmp\(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_4\,
      Q => \^dividend_tmp\(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_4\,
      Q => \^dividend_tmp\(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1_n_4\,
      Q => \^dividend_tmp\(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1_n_4\,
      Q => \^dividend_tmp\(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1_n_4\,
      Q => \^dividend_tmp\(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1_n_4\,
      Q => \^dividend_tmp\(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__1_n_4\,
      Q => \^dividend_tmp\(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1_n_4\,
      Q => \^dividend_tmp\(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1_n_4\,
      Q => \^dividend_tmp\(31),
      R => '0'
    );
\dividend_tmp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[32]_i_1_n_4\,
      Q => \^dividend_tmp\(32),
      R => '0'
    );
\dividend_tmp_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[33]_i_1_n_4\,
      Q => \^dividend_tmp\(33),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__1_n_4\,
      Q => \^dividend_tmp\(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__1_n_4\,
      Q => \^dividend_tmp\(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__1_n_4\,
      Q => \^dividend_tmp\(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__1_n_4\,
      Q => \^dividend_tmp\(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_4\,
      Q => \^dividend_tmp\(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_4\,
      Q => \^dividend_tmp\(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_4\,
      Q => \^dividend_tmp\(9),
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[6]_0\,
      Q => \^dividend_tmp_reg[7]_0\,
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[16]_0\,
      Q => \^dividend_tmp_reg[17]_0\,
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[17]_0\,
      Q => \^dividend_tmp_reg[18]_0\,
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[18]_0\,
      Q => \^dividend_tmp_reg[19]_0\,
      R => '0'
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[19]_0\,
      Q => \^dividend_tmp_reg[20]_0\,
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[20]_0\,
      Q => \^dividend_tmp_reg[21]_0\,
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[21]_0\,
      Q => \^dividend_tmp_reg[22]_0\,
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[22]_0\,
      Q => \^dividend_tmp_reg[23]_0\,
      R => '0'
    );
\divisor0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[23]_0\,
      Q => \^dividend_tmp_reg[24]_0\,
      R => '0'
    );
\divisor0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[24]_0\,
      Q => \^dividend_tmp_reg[25]_0\,
      R => '0'
    );
\divisor0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor0(0),
      Q => \^remd_tmp_reg[0]_0\,
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[7]_0\,
      Q => \^dividend_tmp_reg[8]_0\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[8]_0\,
      Q => \^dividend_tmp_reg[9]_0\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[9]_0\,
      Q => \^dividend_tmp_reg[10]_0\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[10]_0\,
      Q => \^dividend_tmp_reg[11]_0\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[11]_0\,
      Q => \^dividend_tmp_reg[12]_0\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[12]_0\,
      Q => \^dividend_tmp_reg[13]_0\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[13]_0\,
      Q => \^dividend_tmp_reg[14]_0\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[14]_0\,
      Q => \^dividend_tmp_reg[15]_0\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[15]_0\,
      Q => \^dividend_tmp_reg[16]_0\,
      R => '0'
    );
\r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg[26]\(0),
      Q => \r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4_n_4\
    );
\r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[32]_srl6___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_4_n_4\,
      Q => \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_5_n_4\,
      R => '0'
    );
\r_stage_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_4,
      Q => \quot_reg[0]\(0),
      R => SR(0)
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_5_n_4\,
      I1 => r_stage_reg_r_5,
      O => r_stage_reg_gate_n_4
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_4_[33]\,
      I1 => \^dividend_tmp\(33),
      I2 => \r_stage_reg[0]_rep_2\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_11,
      O => \remd_tmp[0]_i_1_n_4\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_9\,
      O => \remd_tmp[10]_i_1_n_4\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[11]_i_1_n_4\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_11\,
      O => \remd_tmp[12]_i_1_n_4\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_10\,
      O => \remd_tmp[13]_i_1_n_4\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_9\,
      O => \remd_tmp[14]_i_1_n_4\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[15]_i_1_n_4\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(15),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_11\,
      O => \remd_tmp[16]_i_1_n_4\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(16),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_10\,
      O => \remd_tmp[17]_i_1_n_4\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(17),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_9\,
      O => \remd_tmp[18]_i_1_n_4\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(18),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[19]_i_1_n_4\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_10,
      O => \remd_tmp[1]_i_1_n_4\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(0),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_11\,
      O => \remd_tmp[20]_i_1_n_4\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(1),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_10\,
      O => \remd_tmp[21]_i_1_n_4\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(2),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_9\,
      O => \remd_tmp[22]_i_1_n_4\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(3),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[23]_i_1_n_4\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(4),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_11\,
      O => \remd_tmp[24]_i_1_n_4\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(5),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_10\,
      O => \remd_tmp[25]_i_1_n_4\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(6),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_9\,
      O => \remd_tmp[26]_i_1_n_4\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(7),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[27]_i_1_n_4\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(8),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_11\,
      O => \remd_tmp[28]_i_1_n_4\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(9),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_10\,
      O => \remd_tmp[29]_i_1_n_4\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_9,
      O => \remd_tmp[2]_i_1_n_4\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(10),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_9\,
      O => \remd_tmp[30]_i_1_n_4\
    );
\remd_tmp[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(11),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[31]_i_1_n_4\
    );
\remd_tmp[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^dividend_tmp_reg[0]_0\(12),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__7_n_11\,
      O => \remd_tmp[32]_i_1_n_4\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_8,
      O => \remd_tmp[3]_i_1_n_4\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_11\,
      O => \remd_tmp[4]_i_1_n_4\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_10\,
      O => \remd_tmp[5]_i_1_n_4\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_9\,
      O => \remd_tmp[6]_i_1_n_4\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[7]_i_1_n_4\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_11\,
      O => \remd_tmp[8]_i_1_n_4\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg[0]_rep_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_10\,
      O => \remd_tmp[9]_i_1_n_4\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_4\,
      Q => remd_tmp(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_4\,
      Q => remd_tmp(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_4\,
      Q => remd_tmp(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_4\,
      Q => remd_tmp(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_4\,
      Q => remd_tmp(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_4\,
      Q => remd_tmp(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_4\,
      Q => remd_tmp(15),
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_4\,
      Q => remd_tmp(16),
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_4\,
      Q => remd_tmp(17),
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_4\,
      Q => remd_tmp(18),
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(0),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_4\,
      Q => remd_tmp(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(1),
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(2),
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(3),
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(4),
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(5),
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(6),
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(7),
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(8),
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(9),
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(10),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_4\,
      Q => remd_tmp(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(11),
      R => '0'
    );
\remd_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[31]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(12),
      R => '0'
    );
\remd_tmp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[32]_i_1_n_4\,
      Q => \^dividend_tmp_reg[0]_0\(13),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_4\,
      Q => remd_tmp(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_4\,
      Q => remd_tmp(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_4\,
      Q => remd_tmp(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_4\,
      Q => remd_tmp(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_4\,
      Q => remd_tmp(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_4\,
      Q => remd_tmp(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_4\,
      Q => remd_tmp(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u_9 is
  port (
    \r_stage_reg[34]_0\ : out STD_LOGIC;
    r_stage_reg_r_6_0 : out STD_LOGIC;
    r_stage_reg_r_24_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dividend_tmp : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ap_clk : in STD_LOGIC;
    start0_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \divisor0_reg[19]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u_9 : entity is "hls_ocr_udiv_34nsdEe_div_u";
end hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u_9;

architecture STRUCTURE of hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u_9 is
  signal \cal_tmp_carry__0_i_5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_7_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_8_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_7_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_8_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_7_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_8_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_10\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__7_i_1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__7_i_2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__7_n_11\ : STD_LOGIC;
  signal \cal_tmp_carry__7_n_7\ : STD_LOGIC;
  signal cal_tmp_carry_i_5_n_4 : STD_LOGIC;
  signal cal_tmp_carry_i_6_n_4 : STD_LOGIC;
  signal cal_tmp_carry_i_7_n_4 : STD_LOGIC;
  signal cal_tmp_carry_i_8_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_10 : STD_LOGIC;
  signal cal_tmp_carry_n_11 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal cal_tmp_carry_n_9 : STD_LOGIC;
  signal \dividend0_reg_n_4_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[32]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[33]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_4_[9]\ : STD_LOGIC;
  signal \^dividend_tmp\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \dividend_tmp[10]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[32]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[33]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_4\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_4\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[0]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[10]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[11]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[12]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[13]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[14]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[15]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[16]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[17]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[18]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[19]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_n_4\ : STD_LOGIC;
  signal \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_31_n_4\ : STD_LOGIC;
  signal \^r_stage_reg[34]_0\ : STD_LOGIC;
  signal r_stage_reg_gate_n_4 : STD_LOGIC;
  signal \r_stage_reg_n_4_[0]\ : STD_LOGIC;
  signal r_stage_reg_r_0_n_4 : STD_LOGIC;
  signal r_stage_reg_r_10_n_4 : STD_LOGIC;
  signal r_stage_reg_r_11_n_4 : STD_LOGIC;
  signal r_stage_reg_r_12_n_4 : STD_LOGIC;
  signal r_stage_reg_r_13_n_4 : STD_LOGIC;
  signal r_stage_reg_r_14_n_4 : STD_LOGIC;
  signal r_stage_reg_r_15_n_4 : STD_LOGIC;
  signal r_stage_reg_r_16_n_4 : STD_LOGIC;
  signal r_stage_reg_r_17_n_4 : STD_LOGIC;
  signal r_stage_reg_r_18_n_4 : STD_LOGIC;
  signal r_stage_reg_r_19_n_4 : STD_LOGIC;
  signal r_stage_reg_r_1_n_4 : STD_LOGIC;
  signal r_stage_reg_r_20_n_4 : STD_LOGIC;
  signal r_stage_reg_r_21_n_4 : STD_LOGIC;
  signal r_stage_reg_r_22_n_4 : STD_LOGIC;
  signal \^r_stage_reg_r_24_0\ : STD_LOGIC;
  signal r_stage_reg_r_24_n_4 : STD_LOGIC;
  signal r_stage_reg_r_25_n_4 : STD_LOGIC;
  signal r_stage_reg_r_26_n_4 : STD_LOGIC;
  signal r_stage_reg_r_27_n_4 : STD_LOGIC;
  signal r_stage_reg_r_28_n_4 : STD_LOGIC;
  signal r_stage_reg_r_29_n_4 : STD_LOGIC;
  signal r_stage_reg_r_2_n_4 : STD_LOGIC;
  signal r_stage_reg_r_30_n_4 : STD_LOGIC;
  signal r_stage_reg_r_31_n_4 : STD_LOGIC;
  signal r_stage_reg_r_3_n_4 : STD_LOGIC;
  signal r_stage_reg_r_4_n_4 : STD_LOGIC;
  signal \^r_stage_reg_r_6_0\ : STD_LOGIC;
  signal r_stage_reg_r_6_n_4 : STD_LOGIC;
  signal r_stage_reg_r_7_n_4 : STD_LOGIC;
  signal r_stage_reg_r_8_n_4 : STD_LOGIC;
  signal r_stage_reg_r_9_n_4 : STD_LOGIC;
  signal r_stage_reg_r_n_4 : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \remd_tmp[0]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[31]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[32]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_4\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_4\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \dividend_tmp[30]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dividend_tmp[31]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dividend_tmp[32]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dividend_tmp[33]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair159";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30\ : label is "inst/\hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30\ : label is "inst/\hls_otsu_U0/hls_ocr_udiv_34nsdEe_U15/hls_ocr_udiv_34nsdEe_div_U/hls_ocr_udiv_34nsdEe_div_u_0/r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30 ";
  attribute SOFT_HLUTNM of \remd_tmp[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \remd_tmp[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \remd_tmp[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \remd_tmp[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \remd_tmp[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \remd_tmp[6]_i_1\ : label is "soft_lutpair156";
begin
  dividend_tmp(33 downto 0) <= \^dividend_tmp\(33 downto 0);
  \r_stage_reg[34]_0\ <= \^r_stage_reg[34]_0\;
  r_stage_reg_r_24_0 <= \^r_stage_reg_r_24_0\;
  r_stage_reg_r_6_0 <= \^r_stage_reg_r_6_0\;
\AXI_video_strm_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^r_stage_reg[34]_0\
    );
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_4,
      CO(2) => cal_tmp_carry_n_5,
      CO(1) => cal_tmp_carry_n_6,
      CO(0) => cal_tmp_carry_n_7,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_8,
      O(2) => cal_tmp_carry_n_9,
      O(1) => cal_tmp_carry_n_10,
      O(0) => cal_tmp_carry_n_11,
      S(3) => cal_tmp_carry_i_5_n_4,
      S(2) => cal_tmp_carry_i_6_n_4,
      S(1) => cal_tmp_carry_i_7_n_4,
      S(0) => cal_tmp_carry_i_8_n_4
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_4,
      CO(3) => \cal_tmp_carry__0_n_4\,
      CO(2) => \cal_tmp_carry__0_n_5\,
      CO(1) => \cal_tmp_carry__0_n_6\,
      CO(0) => \cal_tmp_carry__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_8\,
      O(2) => \cal_tmp_carry__0_n_9\,
      O(1) => \cal_tmp_carry__0_n_10\,
      O(0) => \cal_tmp_carry__0_n_11\,
      S(3) => \cal_tmp_carry__0_i_5_n_4\,
      S(2) => \cal_tmp_carry__0_i_6_n_4\,
      S(1) => \cal_tmp_carry__0_i_7_n_4\,
      S(0) => \cal_tmp_carry__0_i_8_n_4\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(6),
      I2 => \divisor0_reg_n_4_[7]\,
      O => \cal_tmp_carry__0_i_5_n_4\
    );
\cal_tmp_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(5),
      I2 => \divisor0_reg_n_4_[6]\,
      O => \cal_tmp_carry__0_i_6_n_4\
    );
\cal_tmp_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(4),
      I2 => \divisor0_reg_n_4_[5]\,
      O => \cal_tmp_carry__0_i_7_n_4\
    );
\cal_tmp_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(3),
      I2 => \divisor0_reg_n_4_[4]\,
      O => \cal_tmp_carry__0_i_8_n_4\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_4\,
      CO(3) => \cal_tmp_carry__1_n_4\,
      CO(2) => \cal_tmp_carry__1_n_5\,
      CO(1) => \cal_tmp_carry__1_n_6\,
      CO(0) => \cal_tmp_carry__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(10 downto 7),
      O(3) => \cal_tmp_carry__1_n_8\,
      O(2) => \cal_tmp_carry__1_n_9\,
      O(1) => \cal_tmp_carry__1_n_10\,
      O(0) => \cal_tmp_carry__1_n_11\,
      S(3) => \cal_tmp_carry__1_i_5_n_4\,
      S(2) => \cal_tmp_carry__1_i_6_n_4\,
      S(1) => \cal_tmp_carry__1_i_7_n_4\,
      S(0) => \cal_tmp_carry__1_i_8_n_4\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(10)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(9)
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(10),
      I2 => \divisor0_reg_n_4_[11]\,
      O => \cal_tmp_carry__1_i_5_n_4\
    );
\cal_tmp_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(9),
      I2 => \divisor0_reg_n_4_[10]\,
      O => \cal_tmp_carry__1_i_6_n_4\
    );
\cal_tmp_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(8),
      I2 => \divisor0_reg_n_4_[9]\,
      O => \cal_tmp_carry__1_i_7_n_4\
    );
\cal_tmp_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(7),
      I2 => \divisor0_reg_n_4_[8]\,
      O => \cal_tmp_carry__1_i_8_n_4\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_4\,
      CO(3) => \cal_tmp_carry__2_n_4\,
      CO(2) => \cal_tmp_carry__2_n_5\,
      CO(1) => \cal_tmp_carry__2_n_6\,
      CO(0) => \cal_tmp_carry__2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(14 downto 11),
      O(3) => \cal_tmp_carry__2_n_8\,
      O(2) => \cal_tmp_carry__2_n_9\,
      O(1) => \cal_tmp_carry__2_n_10\,
      O(0) => \cal_tmp_carry__2_n_11\,
      S(3) => \cal_tmp_carry__2_i_5_n_4\,
      S(2) => \cal_tmp_carry__2_i_6_n_4\,
      S(1) => \cal_tmp_carry__2_i_7_n_4\,
      S(0) => \cal_tmp_carry__2_i_8_n_4\
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(14)
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(13)
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(12)
    );
\cal_tmp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(11)
    );
\cal_tmp_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(14),
      I2 => \divisor0_reg_n_4_[15]\,
      O => \cal_tmp_carry__2_i_5_n_4\
    );
\cal_tmp_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(13),
      I2 => \divisor0_reg_n_4_[14]\,
      O => \cal_tmp_carry__2_i_6_n_4\
    );
\cal_tmp_carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(12),
      I2 => \divisor0_reg_n_4_[13]\,
      O => \cal_tmp_carry__2_i_7_n_4\
    );
\cal_tmp_carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(11),
      I2 => \divisor0_reg_n_4_[12]\,
      O => \cal_tmp_carry__2_i_8_n_4\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_4\,
      CO(3) => \cal_tmp_carry__3_n_4\,
      CO(2) => \cal_tmp_carry__3_n_5\,
      CO(1) => \cal_tmp_carry__3_n_6\,
      CO(0) => \cal_tmp_carry__3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(18 downto 15),
      O(3) => \cal_tmp_carry__3_n_8\,
      O(2) => \cal_tmp_carry__3_n_9\,
      O(1) => \cal_tmp_carry__3_n_10\,
      O(0) => \cal_tmp_carry__3_n_11\,
      S(3) => \cal_tmp_carry__3_i_5_n_4\,
      S(2) => \cal_tmp_carry__3_i_6_n_4\,
      S(1) => \cal_tmp_carry__3_i_7_n_4\,
      S(0) => \cal_tmp_carry__3_i_8_n_4\
    );
\cal_tmp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(18),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(18)
    );
\cal_tmp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(17),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(17)
    );
\cal_tmp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(16),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(16)
    );
\cal_tmp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(15),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(15)
    );
\cal_tmp_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(18),
      I2 => \divisor0_reg_n_4_[19]\,
      O => \cal_tmp_carry__3_i_5_n_4\
    );
\cal_tmp_carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(17),
      I2 => \divisor0_reg_n_4_[18]\,
      O => \cal_tmp_carry__3_i_6_n_4\
    );
\cal_tmp_carry__3_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(16),
      I2 => \divisor0_reg_n_4_[17]\,
      O => \cal_tmp_carry__3_i_7_n_4\
    );
\cal_tmp_carry__3_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(15),
      I2 => \divisor0_reg_n_4_[16]\,
      O => \cal_tmp_carry__3_i_8_n_4\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_4\,
      CO(3) => \cal_tmp_carry__4_n_4\,
      CO(2) => \cal_tmp_carry__4_n_5\,
      CO(1) => \cal_tmp_carry__4_n_6\,
      CO(0) => \cal_tmp_carry__4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_8\,
      O(2) => \cal_tmp_carry__4_n_9\,
      O(1) => \cal_tmp_carry__4_n_10\,
      O(0) => \cal_tmp_carry__4_n_11\,
      S(3) => \cal_tmp_carry__4_i_1_n_4\,
      S(2) => \cal_tmp_carry__4_i_2_n_4\,
      S(1) => \cal_tmp_carry__4_i_3_n_4\,
      S(0) => \cal_tmp_carry__4_i_4_n_4\
    );
\cal_tmp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(22),
      O => \cal_tmp_carry__4_i_1_n_4\
    );
\cal_tmp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(21),
      O => \cal_tmp_carry__4_i_2_n_4\
    );
\cal_tmp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(20),
      O => \cal_tmp_carry__4_i_3_n_4\
    );
\cal_tmp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(19),
      O => \cal_tmp_carry__4_i_4_n_4\
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_4\,
      CO(3) => \cal_tmp_carry__5_n_4\,
      CO(2) => \cal_tmp_carry__5_n_5\,
      CO(1) => \cal_tmp_carry__5_n_6\,
      CO(0) => \cal_tmp_carry__5_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_8\,
      O(2) => \cal_tmp_carry__5_n_9\,
      O(1) => \cal_tmp_carry__5_n_10\,
      O(0) => \cal_tmp_carry__5_n_11\,
      S(3) => \cal_tmp_carry__5_i_1_n_4\,
      S(2) => \cal_tmp_carry__5_i_2_n_4\,
      S(1) => \cal_tmp_carry__5_i_3_n_4\,
      S(0) => \cal_tmp_carry__5_i_4_n_4\
    );
\cal_tmp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(26),
      O => \cal_tmp_carry__5_i_1_n_4\
    );
\cal_tmp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(25),
      O => \cal_tmp_carry__5_i_2_n_4\
    );
\cal_tmp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(24),
      O => \cal_tmp_carry__5_i_3_n_4\
    );
\cal_tmp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(23),
      O => \cal_tmp_carry__5_i_4_n_4\
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_4\,
      CO(3) => \cal_tmp_carry__6_n_4\,
      CO(2) => \cal_tmp_carry__6_n_5\,
      CO(1) => \cal_tmp_carry__6_n_6\,
      CO(0) => \cal_tmp_carry__6_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__6_n_8\,
      O(2) => \cal_tmp_carry__6_n_9\,
      O(1) => \cal_tmp_carry__6_n_10\,
      O(0) => \cal_tmp_carry__6_n_11\,
      S(3) => \cal_tmp_carry__6_i_1_n_4\,
      S(2) => \cal_tmp_carry__6_i_2_n_4\,
      S(1) => \cal_tmp_carry__6_i_3_n_4\,
      S(0) => \cal_tmp_carry__6_i_4_n_4\
    );
\cal_tmp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(30),
      O => \cal_tmp_carry__6_i_1_n_4\
    );
\cal_tmp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(29),
      O => \cal_tmp_carry__6_i_2_n_4\
    );
\cal_tmp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(28),
      O => \cal_tmp_carry__6_i_3_n_4\
    );
\cal_tmp_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(27),
      O => \cal_tmp_carry__6_i_4_n_4\
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__6_n_4\,
      CO(3 downto 2) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_2_out(0),
      CO(0) => \cal_tmp_carry__7_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3),
      O(2) => p_0_in,
      O(1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(1),
      O(0) => \cal_tmp_carry__7_n_11\,
      S(3 downto 2) => B"01",
      S(1) => \cal_tmp_carry__7_i_1_n_4\,
      S(0) => \cal_tmp_carry__7_i_2_n_4\
    );
\cal_tmp_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(32),
      O => \cal_tmp_carry__7_i_1_n_4\
    );
\cal_tmp_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(31),
      O => \cal_tmp_carry__7_i_2_n_4\
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(2)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg_n_4_[0]\,
      O => remd_tmp_mux(0)
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[33]\,
      I1 => \^dividend_tmp\(33),
      I2 => \r_stage_reg_n_4_[0]\,
      O => p_1_in0
    );
cal_tmp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(2),
      I2 => \divisor0_reg_n_4_[3]\,
      O => cal_tmp_carry_i_5_n_4
    );
cal_tmp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(1),
      I2 => \divisor0_reg_n_4_[2]\,
      O => cal_tmp_carry_i_6_n_4
    );
cal_tmp_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => remd_tmp(0),
      I2 => \divisor0_reg_n_4_[1]\,
      O => cal_tmp_carry_i_7_n_4
    );
cal_tmp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \r_stage_reg_n_4_[0]\,
      I1 => \^dividend_tmp\(33),
      I2 => \dividend0_reg_n_4_[33]\,
      I3 => \divisor0_reg_n_4_[0]\,
      O => cal_tmp_carry_i_8_n_4
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(4),
      Q => \dividend0_reg_n_4_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(5),
      Q => \dividend0_reg_n_4_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(6),
      Q => \dividend0_reg_n_4_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(7),
      Q => \dividend0_reg_n_4_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(8),
      Q => \dividend0_reg_n_4_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(9),
      Q => \dividend0_reg_n_4_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(10),
      Q => \dividend0_reg_n_4_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(11),
      Q => \dividend0_reg_n_4_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(12),
      Q => \dividend0_reg_n_4_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(13),
      Q => \dividend0_reg_n_4_[19]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(14),
      Q => \dividend0_reg_n_4_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(15),
      Q => \dividend0_reg_n_4_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(16),
      Q => \dividend0_reg_n_4_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(17),
      Q => \dividend0_reg_n_4_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(18),
      Q => \dividend0_reg_n_4_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(19),
      Q => \dividend0_reg_n_4_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(20),
      Q => \dividend0_reg_n_4_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(21),
      Q => \dividend0_reg_n_4_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(22),
      Q => \dividend0_reg_n_4_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(23),
      Q => \dividend0_reg_n_4_[29]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(24),
      Q => \dividend0_reg_n_4_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(25),
      Q => \dividend0_reg_n_4_[31]\,
      R => '0'
    );
\dividend0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(26),
      Q => \dividend0_reg_n_4_[32]\,
      R => '0'
    );
\dividend0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(27),
      Q => \dividend0_reg_n_4_[33]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(0),
      Q => \dividend0_reg_n_4_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(1),
      Q => \dividend0_reg_n_4_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(2),
      Q => \dividend0_reg_n_4_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => D(3),
      Q => \dividend0_reg_n_4_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[9]\,
      I1 => \^dividend_tmp\(9),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[10]_i_1_n_4\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[10]\,
      I1 => \^dividend_tmp\(10),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[11]_i_1_n_4\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[11]\,
      I1 => \^dividend_tmp\(11),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[12]_i_1_n_4\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[12]\,
      I1 => \^dividend_tmp\(12),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[13]_i_1_n_4\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[13]\,
      I1 => \^dividend_tmp\(13),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[14]_i_1_n_4\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[14]\,
      I1 => \^dividend_tmp\(14),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[15]_i_1_n_4\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[15]\,
      I1 => \^dividend_tmp\(15),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[16]_i_1_n_4\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[16]\,
      I1 => \^dividend_tmp\(16),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[17]_i_1_n_4\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[17]\,
      I1 => \^dividend_tmp\(17),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[18]_i_1_n_4\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[18]\,
      I1 => \^dividend_tmp\(18),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[19]_i_1_n_4\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(0),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[1]_i_1_n_4\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[19]\,
      I1 => \^dividend_tmp\(19),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[20]_i_1_n_4\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[20]\,
      I1 => \^dividend_tmp\(20),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[21]_i_1_n_4\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[21]\,
      I1 => \^dividend_tmp\(21),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[22]_i_1_n_4\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[22]\,
      I1 => \^dividend_tmp\(22),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[23]_i_1_n_4\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[23]\,
      I1 => \^dividend_tmp\(23),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[24]_i_1_n_4\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[24]\,
      I1 => \^dividend_tmp\(24),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[25]_i_1_n_4\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[25]\,
      I1 => \^dividend_tmp\(25),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[26]_i_1_n_4\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[26]\,
      I1 => \^dividend_tmp\(26),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[27]_i_1_n_4\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[27]\,
      I1 => \^dividend_tmp\(27),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[28]_i_1_n_4\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[28]\,
      I1 => \^dividend_tmp\(28),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[29]_i_1_n_4\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(1),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[2]_i_1_n_4\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[29]\,
      I1 => \^dividend_tmp\(29),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[30]_i_1_n_4\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[30]\,
      I1 => \^dividend_tmp\(30),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[31]_i_1_n_4\
    );
\dividend_tmp[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[31]\,
      I1 => \^dividend_tmp\(31),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[32]_i_1_n_4\
    );
\dividend_tmp[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[32]\,
      I1 => \^dividend_tmp\(32),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[33]_i_1_n_4\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(2),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[3]_i_1_n_4\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(3),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[4]_i_1_n_4\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(4),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[5]_i_1_n_4\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dividend_tmp\(5),
      I1 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[6]_i_1_n_4\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[6]\,
      I1 => \^dividend_tmp\(6),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[7]_i_1_n_4\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[7]\,
      I1 => \^dividend_tmp\(7),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[8]_i_1_n_4\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_4_[8]\,
      I1 => \^dividend_tmp\(8),
      I2 => \r_stage_reg_n_4_[0]\,
      O => \dividend_tmp[9]_i_1_n_4\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => \^dividend_tmp\(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_4\,
      Q => \^dividend_tmp\(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_4\,
      Q => \^dividend_tmp\(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_4\,
      Q => \^dividend_tmp\(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_4\,
      Q => \^dividend_tmp\(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_4\,
      Q => \^dividend_tmp\(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_4\,
      Q => \^dividend_tmp\(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_4\,
      Q => \^dividend_tmp\(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_4\,
      Q => \^dividend_tmp\(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_4\,
      Q => \^dividend_tmp\(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_4\,
      Q => \^dividend_tmp\(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_4\,
      Q => \^dividend_tmp\(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_4\,
      Q => \^dividend_tmp\(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_4\,
      Q => \^dividend_tmp\(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_4\,
      Q => \^dividend_tmp\(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_4\,
      Q => \^dividend_tmp\(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_4\,
      Q => \^dividend_tmp\(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_4\,
      Q => \^dividend_tmp\(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1_n_4\,
      Q => \^dividend_tmp\(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1_n_4\,
      Q => \^dividend_tmp\(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1_n_4\,
      Q => \^dividend_tmp\(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1_n_4\,
      Q => \^dividend_tmp\(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_4\,
      Q => \^dividend_tmp\(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1_n_4\,
      Q => \^dividend_tmp\(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1_n_4\,
      Q => \^dividend_tmp\(31),
      R => '0'
    );
\dividend_tmp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[32]_i_1_n_4\,
      Q => \^dividend_tmp\(32),
      R => '0'
    );
\dividend_tmp_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[33]_i_1_n_4\,
      Q => \^dividend_tmp\(33),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_4\,
      Q => \^dividend_tmp\(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_4\,
      Q => \^dividend_tmp\(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_4\,
      Q => \^dividend_tmp\(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_4\,
      Q => \^dividend_tmp\(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_4\,
      Q => \^dividend_tmp\(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_4\,
      Q => \^dividend_tmp\(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_4\,
      Q => \^dividend_tmp\(9),
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(0),
      Q => \divisor0_reg_n_4_[0]\,
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(10),
      Q => \divisor0_reg_n_4_[10]\,
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(11),
      Q => \divisor0_reg_n_4_[11]\,
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(12),
      Q => \divisor0_reg_n_4_[12]\,
      R => '0'
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(13),
      Q => \divisor0_reg_n_4_[13]\,
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(14),
      Q => \divisor0_reg_n_4_[14]\,
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(15),
      Q => \divisor0_reg_n_4_[15]\,
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(16),
      Q => \divisor0_reg_n_4_[16]\,
      R => '0'
    );
\divisor0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(17),
      Q => \divisor0_reg_n_4_[17]\,
      R => '0'
    );
\divisor0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(18),
      Q => \divisor0_reg_n_4_[18]\,
      R => '0'
    );
\divisor0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(19),
      Q => \divisor0_reg_n_4_[19]\,
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(1),
      Q => \divisor0_reg_n_4_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(2),
      Q => \divisor0_reg_n_4_[2]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(3),
      Q => \divisor0_reg_n_4_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(4),
      Q => \divisor0_reg_n_4_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(5),
      Q => \divisor0_reg_n_4_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(6),
      Q => \divisor0_reg_n_4_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(7),
      Q => \divisor0_reg_n_4_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(8),
      Q => \divisor0_reg_n_4_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => start0_reg(0),
      D => \divisor0_reg[19]_0\(9),
      Q => \divisor0_reg_n_4_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => start0_reg(0),
      Q => \r_stage_reg_n_4_[0]\,
      R => \^r_stage_reg[34]_0\
    );
\r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_4_[0]\,
      Q => \r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_n_4\,
      Q31 => \NLW_r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_Q31_UNCONNECTED\
    );
\r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_31\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[32]_srl32___hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_30_n_4\,
      Q => \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_31_n_4\,
      R => '0'
    );
\r_stage_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_4,
      Q => E(0),
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[33]_hls_otsu_U0_hls_ocr_udiv_34nsdEe_U15_hls_ocr_udiv_34nsdEe_div_U_hls_ocr_udiv_34nsdEe_div_u_0_r_stage_reg_r_31_n_4\,
      I1 => r_stage_reg_r_31_n_4,
      O => r_stage_reg_gate_n_4
    );
r_stage_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => r_stage_reg_r_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_n_4,
      Q => r_stage_reg_r_0_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_0_n_4,
      Q => r_stage_reg_r_1_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_10: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_9_n_4,
      Q => r_stage_reg_r_10_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_11: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_10_n_4,
      Q => r_stage_reg_r_11_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_12: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_11_n_4,
      Q => r_stage_reg_r_12_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_13: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_12_n_4,
      Q => r_stage_reg_r_13_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_14: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_13_n_4,
      Q => r_stage_reg_r_14_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_15: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_14_n_4,
      Q => r_stage_reg_r_15_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_16: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_15_n_4,
      Q => r_stage_reg_r_16_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_17: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_16_n_4,
      Q => r_stage_reg_r_17_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_18: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_17_n_4,
      Q => r_stage_reg_r_18_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_19: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_18_n_4,
      Q => r_stage_reg_r_19_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_1_n_4,
      Q => r_stage_reg_r_2_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_20: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_19_n_4,
      Q => r_stage_reg_r_20_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_21: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_20_n_4,
      Q => r_stage_reg_r_21_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_22: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_21_n_4,
      Q => r_stage_reg_r_22_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_23: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_22_n_4,
      Q => \^r_stage_reg_r_24_0\,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_24: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^r_stage_reg_r_24_0\,
      Q => r_stage_reg_r_24_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_25: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_24_n_4,
      Q => r_stage_reg_r_25_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_26: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_25_n_4,
      Q => r_stage_reg_r_26_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_27: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_26_n_4,
      Q => r_stage_reg_r_27_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_28: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_27_n_4,
      Q => r_stage_reg_r_28_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_29: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_28_n_4,
      Q => r_stage_reg_r_29_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_2_n_4,
      Q => r_stage_reg_r_3_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_30: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_29_n_4,
      Q => r_stage_reg_r_30_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_31: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_30_n_4,
      Q => r_stage_reg_r_31_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_3_n_4,
      Q => r_stage_reg_r_4_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_4_n_4,
      Q => \^r_stage_reg_r_6_0\,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^r_stage_reg_r_6_0\,
      Q => r_stage_reg_r_6_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_7: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_6_n_4,
      Q => r_stage_reg_r_7_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_8: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_7_n_4,
      Q => r_stage_reg_r_8_n_4,
      R => \^r_stage_reg[34]_0\
    );
r_stage_reg_r_9: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_8_n_4,
      Q => r_stage_reg_r_9_n_4,
      R => \^r_stage_reg[34]_0\
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_4_[33]\,
      I1 => \^dividend_tmp\(33),
      I2 => \r_stage_reg_n_4_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_11,
      O => \remd_tmp[0]_i_1_n_4\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_9\,
      O => \remd_tmp[10]_i_1_n_4\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[11]_i_1_n_4\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_11\,
      O => \remd_tmp[12]_i_1_n_4\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_10\,
      O => \remd_tmp[13]_i_1_n_4\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_9\,
      O => \remd_tmp[14]_i_1_n_4\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[15]_i_1_n_4\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(15),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_11\,
      O => \remd_tmp[16]_i_1_n_4\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(16),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_10\,
      O => \remd_tmp[17]_i_1_n_4\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(17),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_9\,
      O => \remd_tmp[18]_i_1_n_4\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(18),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[19]_i_1_n_4\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_10,
      O => \remd_tmp[1]_i_1_n_4\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(19),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_11\,
      O => \remd_tmp[20]_i_1_n_4\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(20),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_10\,
      O => \remd_tmp[21]_i_1_n_4\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(21),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_9\,
      O => \remd_tmp[22]_i_1_n_4\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(22),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[23]_i_1_n_4\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(23),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_11\,
      O => \remd_tmp[24]_i_1_n_4\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(24),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_10\,
      O => \remd_tmp[25]_i_1_n_4\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(25),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_9\,
      O => \remd_tmp[26]_i_1_n_4\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(26),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[27]_i_1_n_4\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(27),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_11\,
      O => \remd_tmp[28]_i_1_n_4\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(28),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_10\,
      O => \remd_tmp[29]_i_1_n_4\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_9,
      O => \remd_tmp[2]_i_1_n_4\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(29),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_9\,
      O => \remd_tmp[30]_i_1_n_4\
    );
\remd_tmp[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(30),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[31]_i_1_n_4\
    );
\remd_tmp[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(31),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__7_n_11\,
      O => \remd_tmp[32]_i_1_n_4\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_8,
      O => \remd_tmp[3]_i_1_n_4\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_11\,
      O => \remd_tmp[4]_i_1_n_4\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_10\,
      O => \remd_tmp[5]_i_1_n_4\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_9\,
      O => \remd_tmp[6]_i_1_n_4\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[7]_i_1_n_4\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_11\,
      O => \remd_tmp[8]_i_1_n_4\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg_n_4_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_10\,
      O => \remd_tmp[9]_i_1_n_4\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_4\,
      Q => remd_tmp(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_4\,
      Q => remd_tmp(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_4\,
      Q => remd_tmp(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_4\,
      Q => remd_tmp(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_4\,
      Q => remd_tmp(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_4\,
      Q => remd_tmp(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_4\,
      Q => remd_tmp(15),
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_4\,
      Q => remd_tmp(16),
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_4\,
      Q => remd_tmp(17),
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_4\,
      Q => remd_tmp(18),
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_4\,
      Q => remd_tmp(19),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_4\,
      Q => remd_tmp(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_4\,
      Q => remd_tmp(20),
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_4\,
      Q => remd_tmp(21),
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_4\,
      Q => remd_tmp(22),
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_4\,
      Q => remd_tmp(23),
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_4\,
      Q => remd_tmp(24),
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1_n_4\,
      Q => remd_tmp(25),
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1_n_4\,
      Q => remd_tmp(26),
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1_n_4\,
      Q => remd_tmp(27),
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1_n_4\,
      Q => remd_tmp(28),
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1_n_4\,
      Q => remd_tmp(29),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_4\,
      Q => remd_tmp(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1_n_4\,
      Q => remd_tmp(30),
      R => '0'
    );
\remd_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[31]_i_1_n_4\,
      Q => remd_tmp(31),
      R => '0'
    );
\remd_tmp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[32]_i_1_n_4\,
      Q => remd_tmp(32),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_4\,
      Q => remd_tmp(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_4\,
      Q => remd_tmp(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_4\,
      Q => remd_tmp(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_4\,
      Q => remd_tmp(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_4\,
      Q => remd_tmp(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_4\,
      Q => remd_tmp(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_4\,
      Q => remd_tmp(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_otsu_front_grcud_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    O185 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_clk : in STD_LOGIC;
    front_grays_V_d0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    front_grays_tmp_V_1_fu_2460 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_15_i_reg_1491 : in STD_LOGIC;
    \tmp_2_i_reg_1463_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \val_assign_reg_444_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \front_grays_V_load_reg_1495_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_otsu_front_grcud_ram : entity is "hls_otsu_front_grcud_ram";
end hls_ocr_0_hls_otsu_front_grcud_ram;

architecture STRUCTURE of hls_ocr_0_hls_otsu_front_grcud_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \black_grays_V_reg_1528[11]_i_2_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[11]_i_3_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[11]_i_4_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[11]_i_5_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[15]_i_2_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[15]_i_3_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[15]_i_4_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[15]_i_5_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[19]_i_2_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[19]_i_3_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[19]_i_4_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[19]_i_5_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[23]_i_2_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[23]_i_3_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[23]_i_4_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[23]_i_5_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[27]_i_2_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[27]_i_3_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[27]_i_4_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[27]_i_5_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[3]_i_2_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[3]_i_3_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[3]_i_4_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[3]_i_5_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[7]_i_2_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[7]_i_3_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[7]_i_4_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528[7]_i_5_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \black_grays_V_reg_1528_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal front_grays_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal front_grays_V_ce0 : STD_LOGIC;
  signal \NLW_black_grays_V_reg_1528_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 7168;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 255;
  attribute bram_ext_slice_begin : integer;
  attribute bram_ext_slice_begin of ram_reg : label is 18;
  attribute bram_ext_slice_end : integer;
  attribute bram_ext_slice_end of ram_reg : label is 27;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
begin
  D(27 downto 0) <= \^d\(27 downto 0);
  WEBWE(0) <= \^webwe\(0);
\black_grays_V_reg_1528[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(11),
      I1 => \^d\(11),
      O => \black_grays_V_reg_1528[11]_i_2_n_4\
    );
\black_grays_V_reg_1528[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(10),
      I1 => \^d\(10),
      O => \black_grays_V_reg_1528[11]_i_3_n_4\
    );
\black_grays_V_reg_1528[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(9),
      I1 => \^d\(9),
      O => \black_grays_V_reg_1528[11]_i_4_n_4\
    );
\black_grays_V_reg_1528[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(8),
      I1 => \^d\(8),
      O => \black_grays_V_reg_1528[11]_i_5_n_4\
    );
\black_grays_V_reg_1528[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(15),
      I1 => \^d\(15),
      O => \black_grays_V_reg_1528[15]_i_2_n_4\
    );
\black_grays_V_reg_1528[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(14),
      I1 => \^d\(14),
      O => \black_grays_V_reg_1528[15]_i_3_n_4\
    );
\black_grays_V_reg_1528[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(13),
      I1 => \^d\(13),
      O => \black_grays_V_reg_1528[15]_i_4_n_4\
    );
\black_grays_V_reg_1528[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(12),
      I1 => \^d\(12),
      O => \black_grays_V_reg_1528[15]_i_5_n_4\
    );
\black_grays_V_reg_1528[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(19),
      I1 => \^d\(19),
      O => \black_grays_V_reg_1528[19]_i_2_n_4\
    );
\black_grays_V_reg_1528[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(18),
      I1 => \^d\(18),
      O => \black_grays_V_reg_1528[19]_i_3_n_4\
    );
\black_grays_V_reg_1528[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(17),
      I1 => \^d\(17),
      O => \black_grays_V_reg_1528[19]_i_4_n_4\
    );
\black_grays_V_reg_1528[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(16),
      I1 => \^d\(16),
      O => \black_grays_V_reg_1528[19]_i_5_n_4\
    );
\black_grays_V_reg_1528[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(23),
      I1 => \^d\(23),
      O => \black_grays_V_reg_1528[23]_i_2_n_4\
    );
\black_grays_V_reg_1528[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(22),
      I1 => \^d\(22),
      O => \black_grays_V_reg_1528[23]_i_3_n_4\
    );
\black_grays_V_reg_1528[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(21),
      I1 => \^d\(21),
      O => \black_grays_V_reg_1528[23]_i_4_n_4\
    );
\black_grays_V_reg_1528[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(20),
      I1 => \^d\(20),
      O => \black_grays_V_reg_1528[23]_i_5_n_4\
    );
\black_grays_V_reg_1528[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(27),
      I1 => \^d\(27),
      O => \black_grays_V_reg_1528[27]_i_2_n_4\
    );
\black_grays_V_reg_1528[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(26),
      I1 => \^d\(26),
      O => \black_grays_V_reg_1528[27]_i_3_n_4\
    );
\black_grays_V_reg_1528[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(25),
      I1 => \^d\(25),
      O => \black_grays_V_reg_1528[27]_i_4_n_4\
    );
\black_grays_V_reg_1528[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(24),
      I1 => \^d\(24),
      O => \black_grays_V_reg_1528[27]_i_5_n_4\
    );
\black_grays_V_reg_1528[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(3),
      I1 => \^d\(3),
      O => \black_grays_V_reg_1528[3]_i_2_n_4\
    );
\black_grays_V_reg_1528[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(2),
      I1 => \^d\(2),
      O => \black_grays_V_reg_1528[3]_i_3_n_4\
    );
\black_grays_V_reg_1528[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(1),
      I1 => \^d\(1),
      O => \black_grays_V_reg_1528[3]_i_4_n_4\
    );
\black_grays_V_reg_1528[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(0),
      I1 => \^d\(0),
      O => \black_grays_V_reg_1528[3]_i_5_n_4\
    );
\black_grays_V_reg_1528[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(7),
      I1 => \^d\(7),
      O => \black_grays_V_reg_1528[7]_i_2_n_4\
    );
\black_grays_V_reg_1528[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(6),
      I1 => \^d\(6),
      O => \black_grays_V_reg_1528[7]_i_3_n_4\
    );
\black_grays_V_reg_1528[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(5),
      I1 => \^d\(5),
      O => \black_grays_V_reg_1528[7]_i_4_n_4\
    );
\black_grays_V_reg_1528[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \front_grays_V_load_reg_1495_reg[27]\(4),
      I1 => \^d\(4),
      O => \black_grays_V_reg_1528[7]_i_5_n_4\
    );
\black_grays_V_reg_1528_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \black_grays_V_reg_1528_reg[7]_i_1_n_4\,
      CO(3) => \black_grays_V_reg_1528_reg[11]_i_1_n_4\,
      CO(2) => \black_grays_V_reg_1528_reg[11]_i_1_n_5\,
      CO(1) => \black_grays_V_reg_1528_reg[11]_i_1_n_6\,
      CO(0) => \black_grays_V_reg_1528_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \front_grays_V_load_reg_1495_reg[27]\(11 downto 8),
      O(3 downto 0) => O185(11 downto 8),
      S(3) => \black_grays_V_reg_1528[11]_i_2_n_4\,
      S(2) => \black_grays_V_reg_1528[11]_i_3_n_4\,
      S(1) => \black_grays_V_reg_1528[11]_i_4_n_4\,
      S(0) => \black_grays_V_reg_1528[11]_i_5_n_4\
    );
\black_grays_V_reg_1528_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \black_grays_V_reg_1528_reg[11]_i_1_n_4\,
      CO(3) => \black_grays_V_reg_1528_reg[15]_i_1_n_4\,
      CO(2) => \black_grays_V_reg_1528_reg[15]_i_1_n_5\,
      CO(1) => \black_grays_V_reg_1528_reg[15]_i_1_n_6\,
      CO(0) => \black_grays_V_reg_1528_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \front_grays_V_load_reg_1495_reg[27]\(15 downto 12),
      O(3 downto 0) => O185(15 downto 12),
      S(3) => \black_grays_V_reg_1528[15]_i_2_n_4\,
      S(2) => \black_grays_V_reg_1528[15]_i_3_n_4\,
      S(1) => \black_grays_V_reg_1528[15]_i_4_n_4\,
      S(0) => \black_grays_V_reg_1528[15]_i_5_n_4\
    );
\black_grays_V_reg_1528_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \black_grays_V_reg_1528_reg[15]_i_1_n_4\,
      CO(3) => \black_grays_V_reg_1528_reg[19]_i_1_n_4\,
      CO(2) => \black_grays_V_reg_1528_reg[19]_i_1_n_5\,
      CO(1) => \black_grays_V_reg_1528_reg[19]_i_1_n_6\,
      CO(0) => \black_grays_V_reg_1528_reg[19]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \front_grays_V_load_reg_1495_reg[27]\(19 downto 16),
      O(3 downto 0) => O185(19 downto 16),
      S(3) => \black_grays_V_reg_1528[19]_i_2_n_4\,
      S(2) => \black_grays_V_reg_1528[19]_i_3_n_4\,
      S(1) => \black_grays_V_reg_1528[19]_i_4_n_4\,
      S(0) => \black_grays_V_reg_1528[19]_i_5_n_4\
    );
\black_grays_V_reg_1528_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \black_grays_V_reg_1528_reg[19]_i_1_n_4\,
      CO(3) => \black_grays_V_reg_1528_reg[23]_i_1_n_4\,
      CO(2) => \black_grays_V_reg_1528_reg[23]_i_1_n_5\,
      CO(1) => \black_grays_V_reg_1528_reg[23]_i_1_n_6\,
      CO(0) => \black_grays_V_reg_1528_reg[23]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \front_grays_V_load_reg_1495_reg[27]\(23 downto 20),
      O(3 downto 0) => O185(23 downto 20),
      S(3) => \black_grays_V_reg_1528[23]_i_2_n_4\,
      S(2) => \black_grays_V_reg_1528[23]_i_3_n_4\,
      S(1) => \black_grays_V_reg_1528[23]_i_4_n_4\,
      S(0) => \black_grays_V_reg_1528[23]_i_5_n_4\
    );
\black_grays_V_reg_1528_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \black_grays_V_reg_1528_reg[23]_i_1_n_4\,
      CO(3) => \NLW_black_grays_V_reg_1528_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \black_grays_V_reg_1528_reg[27]_i_1_n_5\,
      CO(1) => \black_grays_V_reg_1528_reg[27]_i_1_n_6\,
      CO(0) => \black_grays_V_reg_1528_reg[27]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \front_grays_V_load_reg_1495_reg[27]\(26 downto 24),
      O(3 downto 0) => O185(27 downto 24),
      S(3) => \black_grays_V_reg_1528[27]_i_2_n_4\,
      S(2) => \black_grays_V_reg_1528[27]_i_3_n_4\,
      S(1) => \black_grays_V_reg_1528[27]_i_4_n_4\,
      S(0) => \black_grays_V_reg_1528[27]_i_5_n_4\
    );
\black_grays_V_reg_1528_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \black_grays_V_reg_1528_reg[3]_i_1_n_4\,
      CO(2) => \black_grays_V_reg_1528_reg[3]_i_1_n_5\,
      CO(1) => \black_grays_V_reg_1528_reg[3]_i_1_n_6\,
      CO(0) => \black_grays_V_reg_1528_reg[3]_i_1_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => \front_grays_V_load_reg_1495_reg[27]\(3 downto 0),
      O(3 downto 0) => O185(3 downto 0),
      S(3) => \black_grays_V_reg_1528[3]_i_2_n_4\,
      S(2) => \black_grays_V_reg_1528[3]_i_3_n_4\,
      S(1) => \black_grays_V_reg_1528[3]_i_4_n_4\,
      S(0) => \black_grays_V_reg_1528[3]_i_5_n_4\
    );
\black_grays_V_reg_1528_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \black_grays_V_reg_1528_reg[3]_i_1_n_4\,
      CO(3) => \black_grays_V_reg_1528_reg[7]_i_1_n_4\,
      CO(2) => \black_grays_V_reg_1528_reg[7]_i_1_n_5\,
      CO(1) => \black_grays_V_reg_1528_reg[7]_i_1_n_6\,
      CO(0) => \black_grays_V_reg_1528_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \front_grays_V_load_reg_1495_reg[27]\(7 downto 4),
      O(3 downto 0) => O185(7 downto 4),
      S(3) => \black_grays_V_reg_1528[7]_i_2_n_4\,
      S(2) => \black_grays_V_reg_1528[7]_i_3_n_4\,
      S(1) => \black_grays_V_reg_1528[7]_i_4_n_4\,
      S(0) => \black_grays_V_reg_1528[7]_i_5_n_4\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => front_grays_V_address0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => front_grays_V_address0(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => front_grays_V_d0(15 downto 0),
      DIBDI(15 downto 10) => B"111111",
      DIBDI(9 downto 0) => front_grays_V_d0(27 downto 18),
      DIPADIP(1 downto 0) => front_grays_V_d0(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^d\(15 downto 0),
      DOBDO(15 downto 10) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 10),
      DOBDO(9 downto 0) => \^d\(27 downto 18),
      DOPADOP(1 downto 0) => \^d\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => front_grays_V_ce0,
      ENBWREN => front_grays_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^webwe\(0),
      WEA(0) => \^webwe\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => front_grays_V_ce0
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4040000F404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_2_i_reg_1463_reg[7]\(7),
      I4 => Q(3),
      I5 => \val_assign_reg_444_reg[7]\(7),
      O => front_grays_V_address0(7)
    );
ram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => Q(2),
      I2 => tmp_15_i_reg_1491,
      O => \^webwe\(0)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4040000F404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_2_i_reg_1463_reg[7]\(6),
      I4 => Q(3),
      I5 => \val_assign_reg_444_reg[7]\(6),
      O => front_grays_V_address0(6)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4040000F404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_2_i_reg_1463_reg[7]\(5),
      I4 => Q(3),
      I5 => \val_assign_reg_444_reg[7]\(5),
      O => front_grays_V_address0(5)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4040000F404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_2_i_reg_1463_reg[7]\(4),
      I4 => Q(3),
      I5 => \val_assign_reg_444_reg[7]\(4),
      O => front_grays_V_address0(4)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4040000F404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_2_i_reg_1463_reg[7]\(3),
      I4 => Q(3),
      I5 => \val_assign_reg_444_reg[7]\(3),
      O => front_grays_V_address0(3)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4040000F404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_2_i_reg_1463_reg[7]\(2),
      I4 => Q(3),
      I5 => \val_assign_reg_444_reg[7]\(2),
      O => front_grays_V_address0(2)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4040000F404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_2_i_reg_1463_reg[7]\(1),
      I4 => Q(3),
      I5 => \val_assign_reg_444_reg[7]\(1),
      O => front_grays_V_address0(1)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4040000F404"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \tmp_2_i_reg_1463_reg[7]\(0),
      I4 => Q(3),
      I5 => \val_assign_reg_444_reg[7]\(0),
      O => front_grays_V_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_otsu_front_pibkb_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    \front_pixs_tmp_V_1_fu_250_reg[19]\ : out STD_LOGIC;
    \front_pixs_tmp_V_1_fu_250_reg[19]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \val_assign_reg_444_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_2_i_reg_1463_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_op_assign_reg_432_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \total_pixs_V_reg_1438_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \front_pixs_V_d0__0\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_otsu_front_pibkb_ram : entity is "hls_otsu_front_pibkb_ram";
end hls_ocr_0_hls_otsu_front_pibkb_ram;

architecture STRUCTURE of hls_ocr_0_hls_otsu_front_pibkb_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dopadop\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \f_op_V_1_reg_1536[11]_i_2_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[11]_i_3_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[11]_i_4_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[11]_i_5_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[15]_i_2_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[15]_i_3_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[15]_i_4_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[15]_i_5_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_10_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_11_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_12_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_13_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_14_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_15_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_4_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_5_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_6_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_7_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[19]_i_9_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[3]_i_2_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[3]_i_3_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[3]_i_4_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[3]_i_5_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[7]_i_2_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[7]_i_3_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[7]_i_4_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536[7]_i_5_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[19]_i_8_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[19]_i_8_n_5\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[19]_i_8_n_6\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[19]_i_8_n_7\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal front_pixs_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal front_pixs_V_ce0 : STD_LOGIC;
  signal front_pixs_V_d0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal front_pixs_V_we0 : STD_LOGIC;
  signal \^front_pixs_tmp_v_1_fu_250_reg[19]\ : STD_LOGIC;
  signal \^front_pixs_tmp_v_1_fu_250_reg[19]_0\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal ram_reg_i_37_n_4 : STD_LOGIC;
  signal \ram_reg_i_38__0_n_4\ : STD_LOGIC;
  signal ram_reg_i_39_n_4 : STD_LOGIC;
  signal \ram_reg_i_40__0_n_4\ : STD_LOGIC;
  signal ram_reg_i_41_n_4 : STD_LOGIC;
  signal \NLW_f_op_V_1_reg_1536_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_f_op_V_1_reg_1536_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_f_op_V_1_reg_1536_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_f_op_V_1_reg_1536_reg[19]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 255;
  attribute bram_ext_slice_begin : integer;
  attribute bram_ext_slice_begin of ram_reg : label is 18;
  attribute bram_ext_slice_end : integer;
  attribute bram_ext_slice_end of ram_reg : label is 19;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_31 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ram_reg_i_38__0\ : label is "soft_lutpair135";
begin
  DOADO(15 downto 0) <= \^doado\(15 downto 0);
  DOBDO(1 downto 0) <= \^dobdo\(1 downto 0);
  DOPADOP(1 downto 0) <= \^dopadop\(1 downto 0);
  \front_pixs_tmp_V_1_fu_250_reg[19]\ <= \^front_pixs_tmp_v_1_fu_250_reg[19]\;
  \front_pixs_tmp_V_1_fu_250_reg[19]_0\ <= \^front_pixs_tmp_v_1_fu_250_reg[19]_0\;
  ram_reg_0 <= \^ram_reg_0\;
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg[8]\(6),
      I1 => \i_op_assign_reg_432_reg[8]\(4),
      I2 => \i_op_assign_reg_432_reg[8]\(5),
      I3 => \i_op_assign_reg_432_reg[8]\(7),
      I4 => \i_op_assign_reg_432_reg[8]\(1),
      O => \^front_pixs_tmp_v_1_fu_250_reg[19]_0\
    );
\f_op_V_1_reg_1536[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \total_pixs_V_reg_1438_reg[19]\(11),
      O => \f_op_V_1_reg_1536[11]_i_2_n_4\
    );
\f_op_V_1_reg_1536[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \total_pixs_V_reg_1438_reg[19]\(10),
      I1 => \^doado\(10),
      O => \f_op_V_1_reg_1536[11]_i_3_n_4\
    );
\f_op_V_1_reg_1536[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(9),
      I1 => \total_pixs_V_reg_1438_reg[19]\(9),
      O => \f_op_V_1_reg_1536[11]_i_4_n_4\
    );
\f_op_V_1_reg_1536[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \total_pixs_V_reg_1438_reg[19]\(8),
      O => \f_op_V_1_reg_1536[11]_i_5_n_4\
    );
\f_op_V_1_reg_1536[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \total_pixs_V_reg_1438_reg[19]\(15),
      O => \f_op_V_1_reg_1536[15]_i_2_n_4\
    );
\f_op_V_1_reg_1536[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \total_pixs_V_reg_1438_reg[19]\(14),
      O => \f_op_V_1_reg_1536[15]_i_3_n_4\
    );
\f_op_V_1_reg_1536[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \total_pixs_V_reg_1438_reg[19]\(13),
      I1 => \^doado\(13),
      O => \f_op_V_1_reg_1536[15]_i_4_n_4\
    );
\f_op_V_1_reg_1536[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \total_pixs_V_reg_1438_reg[19]\(12),
      O => \f_op_V_1_reg_1536[15]_i_5_n_4\
    );
\f_op_V_1_reg_1536[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dopadop\(0),
      I1 => \total_pixs_V_reg_1438_reg[19]\(16),
      I2 => \total_pixs_V_reg_1438_reg[19]\(17),
      I3 => \^dopadop\(1),
      I4 => \total_pixs_V_reg_1438_reg[19]\(15),
      I5 => \^doado\(15),
      O => \f_op_V_1_reg_1536[19]_i_10_n_4\
    );
\f_op_V_1_reg_1536[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \total_pixs_V_reg_1438_reg[19]\(13),
      I2 => \total_pixs_V_reg_1438_reg[19]\(14),
      I3 => \^doado\(14),
      I4 => \total_pixs_V_reg_1438_reg[19]\(12),
      I5 => \^doado\(12),
      O => \f_op_V_1_reg_1536[19]_i_11_n_4\
    );
\f_op_V_1_reg_1536[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \total_pixs_V_reg_1438_reg[19]\(10),
      I2 => \total_pixs_V_reg_1438_reg[19]\(11),
      I3 => \^doado\(11),
      I4 => \total_pixs_V_reg_1438_reg[19]\(9),
      I5 => \^doado\(9),
      O => \f_op_V_1_reg_1536[19]_i_12_n_4\
    );
\f_op_V_1_reg_1536[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \total_pixs_V_reg_1438_reg[19]\(6),
      I2 => \total_pixs_V_reg_1438_reg[19]\(8),
      I3 => \^doado\(8),
      I4 => \total_pixs_V_reg_1438_reg[19]\(7),
      I5 => \^doado\(7),
      O => \f_op_V_1_reg_1536[19]_i_13_n_4\
    );
\f_op_V_1_reg_1536[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \total_pixs_V_reg_1438_reg[19]\(3),
      I2 => \total_pixs_V_reg_1438_reg[19]\(5),
      I3 => \^doado\(5),
      I4 => \total_pixs_V_reg_1438_reg[19]\(4),
      I5 => \^doado\(4),
      O => \f_op_V_1_reg_1536[19]_i_14_n_4\
    );
\f_op_V_1_reg_1536[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \total_pixs_V_reg_1438_reg[19]\(0),
      I2 => \total_pixs_V_reg_1438_reg[19]\(2),
      I3 => \^doado\(2),
      I4 => \total_pixs_V_reg_1438_reg[19]\(1),
      I5 => \^doado\(1),
      O => \f_op_V_1_reg_1536[19]_i_15_n_4\
    );
\f_op_V_1_reg_1536[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \total_pixs_V_reg_1438_reg[19]\(19),
      O => \f_op_V_1_reg_1536[19]_i_4_n_4\
    );
\f_op_V_1_reg_1536[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \total_pixs_V_reg_1438_reg[19]\(18),
      O => \f_op_V_1_reg_1536[19]_i_5_n_4\
    );
\f_op_V_1_reg_1536[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dopadop\(1),
      I1 => \total_pixs_V_reg_1438_reg[19]\(17),
      O => \f_op_V_1_reg_1536[19]_i_6_n_4\
    );
\f_op_V_1_reg_1536[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \total_pixs_V_reg_1438_reg[19]\(16),
      I1 => \^dopadop\(0),
      O => \f_op_V_1_reg_1536[19]_i_7_n_4\
    );
\f_op_V_1_reg_1536[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \total_pixs_V_reg_1438_reg[19]\(19),
      I2 => \^dobdo\(0),
      I3 => \total_pixs_V_reg_1438_reg[19]\(18),
      O => \f_op_V_1_reg_1536[19]_i_9_n_4\
    );
\f_op_V_1_reg_1536[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \total_pixs_V_reg_1438_reg[19]\(3),
      I1 => \^doado\(3),
      O => \f_op_V_1_reg_1536[3]_i_2_n_4\
    );
\f_op_V_1_reg_1536[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \total_pixs_V_reg_1438_reg[19]\(2),
      O => \f_op_V_1_reg_1536[3]_i_3_n_4\
    );
\f_op_V_1_reg_1536[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \total_pixs_V_reg_1438_reg[19]\(1),
      O => \f_op_V_1_reg_1536[3]_i_4_n_4\
    );
\f_op_V_1_reg_1536[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \total_pixs_V_reg_1438_reg[19]\(0),
      I1 => \^doado\(0),
      O => \f_op_V_1_reg_1536[3]_i_5_n_4\
    );
\f_op_V_1_reg_1536[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \total_pixs_V_reg_1438_reg[19]\(7),
      O => \f_op_V_1_reg_1536[7]_i_2_n_4\
    );
\f_op_V_1_reg_1536[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \total_pixs_V_reg_1438_reg[19]\(6),
      I1 => \^doado\(6),
      O => \f_op_V_1_reg_1536[7]_i_3_n_4\
    );
\f_op_V_1_reg_1536[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \total_pixs_V_reg_1438_reg[19]\(5),
      O => \f_op_V_1_reg_1536[7]_i_4_n_4\
    );
\f_op_V_1_reg_1536[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \total_pixs_V_reg_1438_reg[19]\(4),
      O => \f_op_V_1_reg_1536[7]_i_5_n_4\
    );
\f_op_V_1_reg_1536_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_op_V_1_reg_1536_reg[7]_i_1_n_4\,
      CO(3) => \f_op_V_1_reg_1536_reg[11]_i_1_n_4\,
      CO(2) => \f_op_V_1_reg_1536_reg[11]_i_1_n_5\,
      CO(1) => \f_op_V_1_reg_1536_reg[11]_i_1_n_6\,
      CO(0) => \f_op_V_1_reg_1536_reg[11]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \total_pixs_V_reg_1438_reg[19]\(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3) => \f_op_V_1_reg_1536[11]_i_2_n_4\,
      S(2) => \f_op_V_1_reg_1536[11]_i_3_n_4\,
      S(1) => \f_op_V_1_reg_1536[11]_i_4_n_4\,
      S(0) => \f_op_V_1_reg_1536[11]_i_5_n_4\
    );
\f_op_V_1_reg_1536_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_op_V_1_reg_1536_reg[11]_i_1_n_4\,
      CO(3) => \f_op_V_1_reg_1536_reg[15]_i_1_n_4\,
      CO(2) => \f_op_V_1_reg_1536_reg[15]_i_1_n_5\,
      CO(1) => \f_op_V_1_reg_1536_reg[15]_i_1_n_6\,
      CO(0) => \f_op_V_1_reg_1536_reg[15]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \total_pixs_V_reg_1438_reg[19]\(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3) => \f_op_V_1_reg_1536[15]_i_2_n_4\,
      S(2) => \f_op_V_1_reg_1536[15]_i_3_n_4\,
      S(1) => \f_op_V_1_reg_1536[15]_i_4_n_4\,
      S(0) => \f_op_V_1_reg_1536[15]_i_5_n_4\
    );
\f_op_V_1_reg_1536_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_op_V_1_reg_1536_reg[15]_i_1_n_4\,
      CO(3) => \NLW_f_op_V_1_reg_1536_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \f_op_V_1_reg_1536_reg[19]_i_2_n_5\,
      CO(1) => \f_op_V_1_reg_1536_reg[19]_i_2_n_6\,
      CO(0) => \f_op_V_1_reg_1536_reg[19]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \total_pixs_V_reg_1438_reg[19]\(18 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3) => \f_op_V_1_reg_1536[19]_i_4_n_4\,
      S(2) => \f_op_V_1_reg_1536[19]_i_5_n_4\,
      S(1) => \f_op_V_1_reg_1536[19]_i_6_n_4\,
      S(0) => \f_op_V_1_reg_1536[19]_i_7_n_4\
    );
\f_op_V_1_reg_1536_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_op_V_1_reg_1536_reg[19]_i_8_n_4\,
      CO(3) => \NLW_f_op_V_1_reg_1536_reg[19]_i_3_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \f_op_V_1_reg_1536_reg[19]_i_3_n_6\,
      CO(0) => \f_op_V_1_reg_1536_reg[19]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_f_op_V_1_reg_1536_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \f_op_V_1_reg_1536[19]_i_9_n_4\,
      S(1) => \f_op_V_1_reg_1536[19]_i_10_n_4\,
      S(0) => \f_op_V_1_reg_1536[19]_i_11_n_4\
    );
\f_op_V_1_reg_1536_reg[19]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \f_op_V_1_reg_1536_reg[19]_i_8_n_4\,
      CO(2) => \f_op_V_1_reg_1536_reg[19]_i_8_n_5\,
      CO(1) => \f_op_V_1_reg_1536_reg[19]_i_8_n_6\,
      CO(0) => \f_op_V_1_reg_1536_reg[19]_i_8_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_f_op_V_1_reg_1536_reg[19]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \f_op_V_1_reg_1536[19]_i_12_n_4\,
      S(2) => \f_op_V_1_reg_1536[19]_i_13_n_4\,
      S(1) => \f_op_V_1_reg_1536[19]_i_14_n_4\,
      S(0) => \f_op_V_1_reg_1536[19]_i_15_n_4\
    );
\f_op_V_1_reg_1536_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \f_op_V_1_reg_1536_reg[3]_i_1_n_4\,
      CO(2) => \f_op_V_1_reg_1536_reg[3]_i_1_n_5\,
      CO(1) => \f_op_V_1_reg_1536_reg[3]_i_1_n_6\,
      CO(0) => \f_op_V_1_reg_1536_reg[3]_i_1_n_7\,
      CYINIT => '1',
      DI(3 downto 0) => \total_pixs_V_reg_1438_reg[19]\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \f_op_V_1_reg_1536[3]_i_2_n_4\,
      S(2) => \f_op_V_1_reg_1536[3]_i_3_n_4\,
      S(1) => \f_op_V_1_reg_1536[3]_i_4_n_4\,
      S(0) => \f_op_V_1_reg_1536[3]_i_5_n_4\
    );
\f_op_V_1_reg_1536_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \f_op_V_1_reg_1536_reg[3]_i_1_n_4\,
      CO(3) => \f_op_V_1_reg_1536_reg[7]_i_1_n_4\,
      CO(2) => \f_op_V_1_reg_1536_reg[7]_i_1_n_5\,
      CO(1) => \f_op_V_1_reg_1536_reg[7]_i_1_n_6\,
      CO(0) => \f_op_V_1_reg_1536_reg[7]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \total_pixs_V_reg_1438_reg[19]\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \f_op_V_1_reg_1536[7]_i_2_n_4\,
      S(2) => \f_op_V_1_reg_1536[7]_i_3_n_4\,
      S(1) => \f_op_V_1_reg_1536[7]_i_4_n_4\,
      S(0) => \f_op_V_1_reg_1536[7]_i_5_n_4\
    );
\front_pixs_tmp_V_1_fu_250[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\(0),
      I1 => \i_op_assign_reg_432_reg[8]\(8),
      I2 => \i_op_assign_reg_432_reg[8]\(2),
      I3 => \i_op_assign_reg_432_reg[8]\(3),
      I4 => \i_op_assign_reg_432_reg[8]\(0),
      I5 => \^front_pixs_tmp_v_1_fu_250_reg[19]_0\,
      O => \^front_pixs_tmp_v_1_fu_250_reg[19]\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => front_pixs_V_address0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => front_pixs_V_address0(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => front_pixs_V_d0(15 downto 0),
      DIBDI(15 downto 2) => B"11111111111111",
      DIBDI(1 downto 0) => front_pixs_V_d0(19 downto 18),
      DIPADIP(1 downto 0) => front_pixs_V_d0(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^doado\(15 downto 0),
      DOBDO(15 downto 2) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 2),
      DOBDO(1 downto 0) => \^dobdo\(1 downto 0),
      DOPADOP(1 downto 0) => \^dopadop\(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => front_pixs_V_ce0,
      ENBWREN => front_pixs_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => front_pixs_V_we0,
      WEA(0) => front_pixs_V_we0,
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => front_pixs_V_we0,
      WEBWE(0) => front_pixs_V_we0
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(15),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(15)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(14),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(14)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(13),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(13)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(12),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(12)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(11),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(11)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(10),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(10)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(9),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(9)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(8),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(8)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(7),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(7)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(6),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(6)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\(0),
      I1 => \ap_CS_fsm_reg[13]\(2),
      I2 => \ap_CS_fsm_reg[13]\(3),
      I3 => \ap_CS_fsm_reg[13]\(1),
      O => front_pixs_V_ce0
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Q(7),
      I1 => \^ram_reg_0\,
      I2 => \val_assign_reg_444_reg[7]\(7),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \tmp_2_i_reg_1463_reg[7]\(7),
      I5 => \^front_pixs_tmp_v_1_fu_250_reg[19]\,
      O => front_pixs_V_address0(7)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(5),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(5)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(4),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(4)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(3),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(3)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(2),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(2)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(1),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(1)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\(2),
      I1 => \front_pixs_V_d0__0\(0),
      O => front_pixs_V_d0(0)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(19),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(19)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(18),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(18)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(17),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(17)
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \front_pixs_V_d0__0\(16),
      I1 => \ap_CS_fsm_reg[13]\(2),
      O => front_pixs_V_d0(16)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Q(6),
      I1 => \^ram_reg_0\,
      I2 => \val_assign_reg_444_reg[7]\(6),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \tmp_2_i_reg_1463_reg[7]\(6),
      I5 => \^front_pixs_tmp_v_1_fu_250_reg[19]\,
      O => front_pixs_V_address0(6)
    );
ram_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\(0),
      I1 => ram_reg_i_37_n_4,
      I2 => \ram_reg_i_38__0_n_4\,
      I3 => ram_reg_i_39_n_4,
      I4 => \ram_reg_i_40__0_n_4\,
      I5 => ram_reg_i_41_n_4,
      O => front_pixs_V_we0
    );
ram_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]\(2),
      I1 => \ap_CS_fsm_reg[13]\(3),
      O => \^ram_reg_0\
    );
ram_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^doado\(5),
      I2 => \^doado\(0),
      I3 => \^doado\(8),
      O => ram_reg_i_37_n_4
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \^doado\(10),
      I2 => \ap_CS_fsm_reg[13]\(2),
      I3 => \^dobdo\(0),
      O => \ram_reg_i_38__0_n_4\
    );
ram_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \^doado\(13),
      I2 => \^doado\(6),
      I3 => \^doado\(12),
      O => ram_reg_i_39_n_4
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Q(5),
      I1 => \^ram_reg_0\,
      I2 => \val_assign_reg_444_reg[7]\(5),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \tmp_2_i_reg_1463_reg[7]\(5),
      I5 => \^front_pixs_tmp_v_1_fu_250_reg[19]\,
      O => front_pixs_V_address0(5)
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \^doado\(7),
      I2 => \^doado\(9),
      O => \ram_reg_i_40__0_n_4\
    );
ram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \^dobdo\(1),
      I2 => \^dopadop\(1),
      I3 => \^doado\(15),
      I4 => \^dopadop\(0),
      I5 => \^doado\(1),
      O => ram_reg_i_41_n_4
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Q(4),
      I1 => \^ram_reg_0\,
      I2 => \val_assign_reg_444_reg[7]\(4),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \tmp_2_i_reg_1463_reg[7]\(4),
      I5 => \^front_pixs_tmp_v_1_fu_250_reg[19]\,
      O => front_pixs_V_address0(4)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Q(3),
      I1 => \^ram_reg_0\,
      I2 => \val_assign_reg_444_reg[7]\(3),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \tmp_2_i_reg_1463_reg[7]\(3),
      I5 => \^front_pixs_tmp_v_1_fu_250_reg[19]\,
      O => front_pixs_V_address0(3)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \^ram_reg_0\,
      I2 => \val_assign_reg_444_reg[7]\(2),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \tmp_2_i_reg_1463_reg[7]\(2),
      I5 => \^front_pixs_tmp_v_1_fu_250_reg[19]\,
      O => front_pixs_V_address0(2)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \^ram_reg_0\,
      I2 => \val_assign_reg_444_reg[7]\(1),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \tmp_2_i_reg_1463_reg[7]\(1),
      I5 => \^front_pixs_tmp_v_1_fu_250_reg[19]\,
      O => front_pixs_V_address0(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \^ram_reg_0\,
      I2 => \val_assign_reg_444_reg[7]\(0),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \tmp_2_i_reg_1463_reg[7]\(0),
      I5 => \^front_pixs_tmp_v_1_fu_250_reg[19]\,
      O => front_pixs_V_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_otsu_hist_out_V_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 18 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    hist_win_val_0_V_2_1_fu_849_p2 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \hist_win_val_0_V_1_4_fu_234_reg[18]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[17]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[16]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[15]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[14]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[13]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[12]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[11]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[10]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[9]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[8]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[7]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[6]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[5]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[4]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[3]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[2]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[1]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[0]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_tmp_V_1_fu_250_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_tmp_V_1_fu_250_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_tmp_V_1_fu_250_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_tmp_V_1_fu_250_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_V_d0__0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_6_i_reg_1350_pp0_iter1_reg : in STD_LOGIC;
    otusImg_data_stream_s_full_n : in STD_LOGIC;
    srcImg_data_stream_0_empty_n : in STD_LOGIC;
    tmp_6_i_reg_1350 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \i_op_assign_reg_432_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_3_reg_1359_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    col_assign_reg_421 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hist_win_val_0_V_1_4_fu_234 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \hist_win_val_0_V_2_fu_230_reg[18]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    tmp_49_1_i_reg_1384 : in STD_LOGIC;
    \addr_win_val_0_V_2_fu_214_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_win_val_0_V_1_2_fu_218_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_win_val_0_V_2_2_reg_1373_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    sel_tmp5_reg_1411 : in STD_LOGIC;
    tmp_34_i_reg_1396 : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_0\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_1\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_2\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_3\ : in STD_LOGIC;
    \icmp_reg_1406_reg[0]\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_4\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_5\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_6\ : in STD_LOGIC;
    \icmp_reg_1406_reg[0]_0\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_7\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_8\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_9\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_10\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_11\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_12\ : in STD_LOGIC;
    \icmp_reg_1406_reg[0]_1\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_13\ : in STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[0]_0\ : in STD_LOGIC;
    \hist_win_val_0_V_3_4_fu_242_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    front_pixs_tmp_V_1_fu_250_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    tmp_6_i_reg_1350_pp0_iter2_reg : in STD_LOGIC;
    front_grays_tmp_V_1_fu_2460 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_otsu_hist_out_V_ram : entity is "hls_otsu_hist_out_V_ram";
end hls_ocr_0_hls_otsu_hist_out_V_ram;

architecture STRUCTURE of hls_ocr_0_hls_otsu_hist_out_V_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \front_pixs_tmp_V_1_fu_250[0]_i_3_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[0]_i_4_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[0]_i_5_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[0]_i_6_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[12]_i_2_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[12]_i_3_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[12]_i_4_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[12]_i_5_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[16]_i_2_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[16]_i_3_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[16]_i_4_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[4]_i_2_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[4]_i_3_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[4]_i_4_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[4]_i_5_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[8]_i_2_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[8]_i_3_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[8]_i_4_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250[8]_i_5_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal hist_out_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hist_out_V_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hist_out_V_ce0 : STD_LOGIC;
  signal hist_out_V_d1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal hist_out_V_we1 : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_8\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_9\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_10\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_11\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_8\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_9\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_10\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_11\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_10\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_11\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_8\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_9\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_11\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \^hist_win_val_0_v_2_1_fu_849_p2\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \ram_reg_i_32__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_32__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_32__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_32__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_33__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_33__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_33__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_33__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_34__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_34__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_34__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_34__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_35__1_n_4\ : STD_LOGIC;
  signal \ram_reg_i_35__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_35__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_35__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_36__1_n_5\ : STD_LOGIC;
  signal \ram_reg_i_36__1_n_6\ : STD_LOGIC;
  signal \ram_reg_i_36__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_39__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_41__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_42__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_42_n_4 : STD_LOGIC;
  signal \ram_reg_i_43__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_43__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_43__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_43__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_43_n_4 : STD_LOGIC;
  signal \ram_reg_i_44__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_44__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_44__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_44__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_44_n_4 : STD_LOGIC;
  signal \ram_reg_i_45__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_45_n_4 : STD_LOGIC;
  signal \ram_reg_i_46__0_n_4\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_5\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_6\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_46_n_4 : STD_LOGIC;
  signal ram_reg_i_47_n_4 : STD_LOGIC;
  signal ram_reg_i_48_n_4 : STD_LOGIC;
  signal ram_reg_i_49_n_4 : STD_LOGIC;
  signal ram_reg_i_50_n_4 : STD_LOGIC;
  signal ram_reg_i_51_n_4 : STD_LOGIC;
  signal ram_reg_i_52_n_4 : STD_LOGIC;
  signal ram_reg_i_53_n_4 : STD_LOGIC;
  signal ram_reg_i_54_n_4 : STD_LOGIC;
  signal ram_reg_i_55_n_4 : STD_LOGIC;
  signal ram_reg_i_56_n_4 : STD_LOGIC;
  signal ram_reg_i_57_n_4 : STD_LOGIC;
  signal ram_reg_i_59_n_4 : STD_LOGIC;
  signal ram_reg_i_60_n_4 : STD_LOGIC;
  signal ram_reg_i_61_n_4 : STD_LOGIC;
  signal \NLW_front_pixs_tmp_V_1_fu_250_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 19 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ram_reg_i_36__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_i_42__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_42__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d19";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d19";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 18;
begin
  DOADO(18 downto 0) <= \^doado\(18 downto 0);
  WEA(0) <= \^wea\(0);
  hist_win_val_0_V_2_1_fu_849_p2(17 downto 0) <= \^hist_win_val_0_v_2_1_fu_849_p2\(17 downto 0);
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
\front_pixs_tmp_V_1_fu_250[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => front_pixs_tmp_V_1_fu_250_reg(3),
      O => \front_pixs_tmp_V_1_fu_250[0]_i_3_n_4\
    );
\front_pixs_tmp_V_1_fu_250[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => front_pixs_tmp_V_1_fu_250_reg(2),
      O => \front_pixs_tmp_V_1_fu_250[0]_i_4_n_4\
    );
\front_pixs_tmp_V_1_fu_250[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => front_pixs_tmp_V_1_fu_250_reg(1),
      O => \front_pixs_tmp_V_1_fu_250[0]_i_5_n_4\
    );
\front_pixs_tmp_V_1_fu_250[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => front_pixs_tmp_V_1_fu_250_reg(0),
      O => \front_pixs_tmp_V_1_fu_250[0]_i_6_n_4\
    );
\front_pixs_tmp_V_1_fu_250[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(15),
      I1 => front_pixs_tmp_V_1_fu_250_reg(15),
      O => \front_pixs_tmp_V_1_fu_250[12]_i_2_n_4\
    );
\front_pixs_tmp_V_1_fu_250[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(14),
      I1 => front_pixs_tmp_V_1_fu_250_reg(14),
      O => \front_pixs_tmp_V_1_fu_250[12]_i_3_n_4\
    );
\front_pixs_tmp_V_1_fu_250[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(13),
      I1 => front_pixs_tmp_V_1_fu_250_reg(13),
      O => \front_pixs_tmp_V_1_fu_250[12]_i_4_n_4\
    );
\front_pixs_tmp_V_1_fu_250[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(12),
      I1 => front_pixs_tmp_V_1_fu_250_reg(12),
      O => \front_pixs_tmp_V_1_fu_250[12]_i_5_n_4\
    );
\front_pixs_tmp_V_1_fu_250[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(18),
      I1 => front_pixs_tmp_V_1_fu_250_reg(18),
      O => \front_pixs_tmp_V_1_fu_250[16]_i_2_n_4\
    );
\front_pixs_tmp_V_1_fu_250[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(17),
      I1 => front_pixs_tmp_V_1_fu_250_reg(17),
      O => \front_pixs_tmp_V_1_fu_250[16]_i_3_n_4\
    );
\front_pixs_tmp_V_1_fu_250[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(16),
      I1 => front_pixs_tmp_V_1_fu_250_reg(16),
      O => \front_pixs_tmp_V_1_fu_250[16]_i_4_n_4\
    );
\front_pixs_tmp_V_1_fu_250[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => front_pixs_tmp_V_1_fu_250_reg(7),
      O => \front_pixs_tmp_V_1_fu_250[4]_i_2_n_4\
    );
\front_pixs_tmp_V_1_fu_250[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => front_pixs_tmp_V_1_fu_250_reg(6),
      O => \front_pixs_tmp_V_1_fu_250[4]_i_3_n_4\
    );
\front_pixs_tmp_V_1_fu_250[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => front_pixs_tmp_V_1_fu_250_reg(5),
      O => \front_pixs_tmp_V_1_fu_250[4]_i_4_n_4\
    );
\front_pixs_tmp_V_1_fu_250[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => front_pixs_tmp_V_1_fu_250_reg(4),
      O => \front_pixs_tmp_V_1_fu_250[4]_i_5_n_4\
    );
\front_pixs_tmp_V_1_fu_250[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(11),
      I1 => front_pixs_tmp_V_1_fu_250_reg(11),
      O => \front_pixs_tmp_V_1_fu_250[8]_i_2_n_4\
    );
\front_pixs_tmp_V_1_fu_250[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(10),
      I1 => front_pixs_tmp_V_1_fu_250_reg(10),
      O => \front_pixs_tmp_V_1_fu_250[8]_i_3_n_4\
    );
\front_pixs_tmp_V_1_fu_250[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(9),
      I1 => front_pixs_tmp_V_1_fu_250_reg(9),
      O => \front_pixs_tmp_V_1_fu_250[8]_i_4_n_4\
    );
\front_pixs_tmp_V_1_fu_250[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(8),
      I1 => front_pixs_tmp_V_1_fu_250_reg(8),
      O => \front_pixs_tmp_V_1_fu_250[8]_i_5_n_4\
    );
\front_pixs_tmp_V_1_fu_250_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_4\,
      CO(2) => \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_5\,
      CO(1) => \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_6\,
      CO(0) => \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^doado\(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \front_pixs_tmp_V_1_fu_250[0]_i_3_n_4\,
      S(2) => \front_pixs_tmp_V_1_fu_250[0]_i_4_n_4\,
      S(1) => \front_pixs_tmp_V_1_fu_250[0]_i_5_n_4\,
      S(0) => \front_pixs_tmp_V_1_fu_250[0]_i_6_n_4\
    );
\front_pixs_tmp_V_1_fu_250_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_4\,
      CO(3) => \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_4\,
      CO(2) => \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_5\,
      CO(1) => \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_6\,
      CO(0) => \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^doado\(15 downto 12),
      O(3 downto 0) => \front_pixs_tmp_V_1_fu_250_reg[15]\(3 downto 0),
      S(3) => \front_pixs_tmp_V_1_fu_250[12]_i_2_n_4\,
      S(2) => \front_pixs_tmp_V_1_fu_250[12]_i_3_n_4\,
      S(1) => \front_pixs_tmp_V_1_fu_250[12]_i_4_n_4\,
      S(0) => \front_pixs_tmp_V_1_fu_250[12]_i_5_n_4\
    );
\front_pixs_tmp_V_1_fu_250_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \front_pixs_tmp_V_1_fu_250_reg[12]_i_1_n_4\,
      CO(3) => \NLW_front_pixs_tmp_V_1_fu_250_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_5\,
      CO(1) => \front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_6\,
      CO(0) => \front_pixs_tmp_V_1_fu_250_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^doado\(18 downto 16),
      O(3 downto 0) => \front_pixs_tmp_V_1_fu_250_reg[19]\(3 downto 0),
      S(3) => front_pixs_tmp_V_1_fu_250_reg(19),
      S(2) => \front_pixs_tmp_V_1_fu_250[16]_i_2_n_4\,
      S(1) => \front_pixs_tmp_V_1_fu_250[16]_i_3_n_4\,
      S(0) => \front_pixs_tmp_V_1_fu_250[16]_i_4_n_4\
    );
\front_pixs_tmp_V_1_fu_250_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \front_pixs_tmp_V_1_fu_250_reg[0]_i_2_n_4\,
      CO(3) => \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_4\,
      CO(2) => \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_5\,
      CO(1) => \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_6\,
      CO(0) => \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^doado\(7 downto 4),
      O(3 downto 0) => \front_pixs_tmp_V_1_fu_250_reg[7]\(3 downto 0),
      S(3) => \front_pixs_tmp_V_1_fu_250[4]_i_2_n_4\,
      S(2) => \front_pixs_tmp_V_1_fu_250[4]_i_3_n_4\,
      S(1) => \front_pixs_tmp_V_1_fu_250[4]_i_4_n_4\,
      S(0) => \front_pixs_tmp_V_1_fu_250[4]_i_5_n_4\
    );
\front_pixs_tmp_V_1_fu_250_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \front_pixs_tmp_V_1_fu_250_reg[4]_i_1_n_4\,
      CO(3) => \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_4\,
      CO(2) => \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_5\,
      CO(1) => \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_6\,
      CO(0) => \front_pixs_tmp_V_1_fu_250_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^doado\(11 downto 8),
      O(3 downto 0) => \front_pixs_tmp_V_1_fu_250_reg[11]\(3 downto 0),
      S(3) => \front_pixs_tmp_V_1_fu_250[8]_i_2_n_4\,
      S(2) => \front_pixs_tmp_V_1_fu_250[8]_i_3_n_4\,
      S(1) => \front_pixs_tmp_V_1_fu_250[8]_i_4_n_4\,
      S(0) => \front_pixs_tmp_V_1_fu_250[8]_i_5_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001DFF1D"
    )
        port map (
      I0 => \hist_win_val_0_V_1_4_fu_234_reg[0]_0\,
      I1 => tmp_34_i_reg_1396,
      I2 => \^doado\(0),
      I3 => sel_tmp5_reg_1411,
      I4 => \hist_win_val_0_V_3_4_fu_242_reg[0]\(0),
      O => \hist_win_val_0_V_1_4_fu_234_reg[0]\
    );
\hist_win_val_0_V_1_4_fu_234[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(9),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_10\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_6\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[10]\
    );
\hist_win_val_0_V_1_4_fu_234[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data0(10),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_9\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_5\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[11]\
    );
\hist_win_val_0_V_1_4_fu_234[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(11),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_8\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_4\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[12]\
    );
\hist_win_val_0_V_1_4_fu_234[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(12),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_11\,
      I3 => tmp_34_i_reg_1396,
      I4 => \icmp_reg_1406_reg[0]\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[13]\
    );
\hist_win_val_0_V_1_4_fu_234[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data0(13),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_10\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_3\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[14]\
    );
\hist_win_val_0_V_1_4_fu_234[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data0(14),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_9\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_2\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[15]\
    );
\hist_win_val_0_V_1_4_fu_234[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data0(15),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_8\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_1\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[16]\
    );
\hist_win_val_0_V_1_4_fu_234[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(16),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_11\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_0\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[17]\
    );
\hist_win_val_0_V_1_4_fu_234[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data0(17),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_10\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[18]\
    );
\hist_win_val_0_V_1_4_fu_234[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(0),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_11\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_13\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[1]\
    );
\hist_win_val_0_V_1_4_fu_234[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(1),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_10\,
      I3 => tmp_34_i_reg_1396,
      I4 => \icmp_reg_1406_reg[0]_1\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[2]\
    );
\hist_win_val_0_V_1_4_fu_234[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data0(2),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_9\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_12\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[3]\
    );
\hist_win_val_0_V_1_4_fu_234[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(3),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_8\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_11\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[4]\
    );
\hist_win_val_0_V_1_4_fu_234[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(4),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_11\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_10\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[5]\
    );
\hist_win_val_0_V_1_4_fu_234[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data0(5),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_10\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_9\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[6]\
    );
\hist_win_val_0_V_1_4_fu_234[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(6),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_9\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_8\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[7]\
    );
\hist_win_val_0_V_1_4_fu_234[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data0(7),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_8\,
      I3 => tmp_34_i_reg_1396,
      I4 => \tmp_51_2_i_reg_1390_reg[0]_7\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[8]\
    );
\hist_win_val_0_V_1_4_fu_234[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => data0(8),
      I1 => sel_tmp5_reg_1411,
      I2 => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_11\,
      I3 => tmp_34_i_reg_1396,
      I4 => \icmp_reg_1406_reg[0]_0\,
      O => \hist_win_val_0_V_1_4_fu_234_reg[9]\
    );
\hist_win_val_0_V_1_4_fu_234_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_4\,
      CO(3) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_4\,
      CO(2) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_5\,
      CO(1) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_6\,
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_8\,
      O(2) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_9\,
      O(1) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_10\,
      O(0) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_11\,
      S(3 downto 0) => \^doado\(12 downto 9)
    );
\hist_win_val_0_V_1_4_fu_234_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_3_n_4\,
      CO(3) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_4\,
      CO(2) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_5\,
      CO(1) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_6\,
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_8\,
      O(2) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_9\,
      O(1) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_10\,
      O(0) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_11\,
      S(3 downto 0) => \^doado\(16 downto 13)
    );
\hist_win_val_0_V_1_4_fu_234_reg[18]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_3_n_4\,
      CO(3 downto 1) => \NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_10\,
      O(0) => \hist_win_val_0_V_1_4_fu_234_reg[18]_i_3_n_11\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^doado\(18 downto 17)
    );
\hist_win_val_0_V_1_4_fu_234_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_4\,
      CO(2) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_5\,
      CO(1) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_6\,
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_7\,
      CYINIT => \^doado\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_8\,
      O(2) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_9\,
      O(1) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_10\,
      O(0) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_11\,
      S(3 downto 0) => \^doado\(4 downto 1)
    );
\hist_win_val_0_V_1_4_fu_234_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_3_n_4\,
      CO(3) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_4\,
      CO(2) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_5\,
      CO(1) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_6\,
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_8\,
      O(2) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_9\,
      O(1) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_10\,
      O(0) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_3_n_11\,
      S(3 downto 0) => \^doado\(8 downto 5)
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"111",
      ADDRARDADDR(12 downto 5) => hist_out_V_address0(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 13) => B"111",
      ADDRBWRADDR(12 downto 5) => hist_out_V_address1(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 19) => B"0000000000000",
      DIBDI(18 downto 0) => hist_out_V_d1(18 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 19) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 19),
      DOADO(18 downto 0) => \^doado\(18 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => hist_out_V_ce0,
      ENBWREN => hist_out_V_we1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \ram_reg_i_39__0_n_4\,
      WEBWE(2) => \ram_reg_i_39__0_n_4\,
      WEBWE(1) => \ram_reg_i_39__0_n_4\,
      WEBWE(0) => \ram_reg_i_39__0_n_4\
    );
ram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg,
      I1 => \^ram_reg_1\,
      I2 => \ap_CS_fsm_reg[7]\(2),
      I3 => \ap_CS_fsm_reg[7]\(0),
      O => hist_out_V_ce0
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg[7]\(0),
      I1 => \ap_CS_fsm_reg[7]\(2),
      I2 => \tmp_3_reg_1359_reg[7]\(0),
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => Q(0),
      O => hist_out_V_address0(0)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \addr_win_val_0_V_2_fu_214_reg[7]\(7),
      I1 => col_assign_reg_421(1),
      I2 => col_assign_reg_421(0),
      I3 => \addr_win_val_0_V_1_2_fu_218_reg[7]\(7),
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \addr_win_val_0_V_2_2_reg_1373_reg[7]\(7),
      O => hist_out_V_address1(7)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \addr_win_val_0_V_2_fu_214_reg[7]\(6),
      I1 => col_assign_reg_421(1),
      I2 => col_assign_reg_421(0),
      I3 => \addr_win_val_0_V_1_2_fu_218_reg[7]\(6),
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \addr_win_val_0_V_2_2_reg_1373_reg[7]\(6),
      O => hist_out_V_address1(6)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \addr_win_val_0_V_2_fu_214_reg[7]\(5),
      I1 => col_assign_reg_421(1),
      I2 => col_assign_reg_421(0),
      I3 => \addr_win_val_0_V_1_2_fu_218_reg[7]\(5),
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \addr_win_val_0_V_2_2_reg_1373_reg[7]\(5),
      O => hist_out_V_address1(5)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \addr_win_val_0_V_2_fu_214_reg[7]\(4),
      I1 => col_assign_reg_421(1),
      I2 => col_assign_reg_421(0),
      I3 => \addr_win_val_0_V_1_2_fu_218_reg[7]\(4),
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \addr_win_val_0_V_2_2_reg_1373_reg[7]\(4),
      O => hist_out_V_address1(4)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \addr_win_val_0_V_2_fu_214_reg[7]\(3),
      I1 => col_assign_reg_421(1),
      I2 => col_assign_reg_421(0),
      I3 => \addr_win_val_0_V_1_2_fu_218_reg[7]\(3),
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \addr_win_val_0_V_2_2_reg_1373_reg[7]\(3),
      O => hist_out_V_address1(3)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \addr_win_val_0_V_2_fu_214_reg[7]\(2),
      I1 => col_assign_reg_421(1),
      I2 => col_assign_reg_421(0),
      I3 => \addr_win_val_0_V_1_2_fu_218_reg[7]\(2),
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \addr_win_val_0_V_2_2_reg_1373_reg[7]\(2),
      O => hist_out_V_address1(2)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \addr_win_val_0_V_2_fu_214_reg[7]\(1),
      I1 => col_assign_reg_421(1),
      I2 => col_assign_reg_421(0),
      I3 => \addr_win_val_0_V_1_2_fu_218_reg[7]\(1),
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \addr_win_val_0_V_2_2_reg_1373_reg[7]\(1),
      O => hist_out_V_address1(1)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => \addr_win_val_0_V_2_fu_214_reg[7]\(0),
      I1 => col_assign_reg_421(1),
      I2 => col_assign_reg_421(0),
      I3 => \addr_win_val_0_V_1_2_fu_218_reg[7]\(0),
      I4 => \ap_CS_fsm_reg[7]\(1),
      I5 => \addr_win_val_0_V_2_2_reg_1373_reg[7]\(0),
      O => hist_out_V_address1(0)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(18),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(17),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(18),
      O => hist_out_V_d1(18)
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(17),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(16),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(17),
      O => hist_out_V_d1(17)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(16),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(15),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(16),
      O => hist_out_V_d1(16)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(15),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(14),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(15),
      O => hist_out_V_d1(15)
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(14),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(13),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(14),
      O => hist_out_V_d1(14)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(13),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(12),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(13),
      O => hist_out_V_d1(13)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(12),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(11),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(12),
      O => hist_out_V_d1(12)
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(11),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(10),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(11),
      O => hist_out_V_d1(11)
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(10),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(9),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(10),
      O => hist_out_V_d1(10)
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(9),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(8),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(9),
      O => hist_out_V_d1(9)
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(8),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(7),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(8),
      O => hist_out_V_d1(8)
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF80808080"
    )
        port map (
      I0 => tmp_6_i_reg_1350_pp0_iter2_reg,
      I1 => \^ram_reg_1\,
      I2 => ap_enable_reg_pp0_iter3_reg,
      I3 => col_assign_reg_421(1),
      I4 => col_assign_reg_421(0),
      I5 => \ap_CS_fsm_reg[7]\(1),
      O => hist_out_V_we1
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(7),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(6),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(7),
      O => hist_out_V_d1(7)
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(6),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(5),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(6),
      O => hist_out_V_d1(6)
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(5),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(4),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(5),
      O => hist_out_V_d1(5)
    );
\ram_reg_i_32__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_33__1_n_4\,
      CO(3) => \ram_reg_i_32__1_n_4\,
      CO(2) => \ram_reg_i_32__1_n_5\,
      CO(1) => \ram_reg_i_32__1_n_6\,
      CO(0) => \ram_reg_i_32__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^doado\(15 downto 12),
      O(3 downto 0) => \front_pixs_V_d0__0\(15 downto 12),
      S(3) => ram_reg_i_42_n_4,
      S(2) => ram_reg_i_43_n_4,
      S(1) => ram_reg_i_44_n_4,
      S(0) => ram_reg_i_45_n_4
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(4),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(3),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(4),
      O => hist_out_V_d1(4)
    );
\ram_reg_i_33__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_34__1_n_4\,
      CO(3) => \ram_reg_i_33__1_n_4\,
      CO(2) => \ram_reg_i_33__1_n_5\,
      CO(1) => \ram_reg_i_33__1_n_6\,
      CO(0) => \ram_reg_i_33__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^doado\(11 downto 8),
      O(3 downto 0) => \front_pixs_V_d0__0\(11 downto 8),
      S(3) => ram_reg_i_46_n_4,
      S(2) => ram_reg_i_47_n_4,
      S(1) => ram_reg_i_48_n_4,
      S(0) => ram_reg_i_49_n_4
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(3),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(2),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(3),
      O => hist_out_V_d1(3)
    );
\ram_reg_i_34__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_35__1_n_4\,
      CO(3) => \ram_reg_i_34__1_n_4\,
      CO(2) => \ram_reg_i_34__1_n_5\,
      CO(1) => \ram_reg_i_34__1_n_6\,
      CO(0) => \ram_reg_i_34__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^doado\(7 downto 4),
      O(3 downto 0) => \front_pixs_V_d0__0\(7 downto 4),
      S(3) => ram_reg_i_50_n_4,
      S(2) => ram_reg_i_51_n_4,
      S(1) => ram_reg_i_52_n_4,
      S(0) => ram_reg_i_53_n_4
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(2),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(1),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(2),
      O => hist_out_V_d1(2)
    );
\ram_reg_i_35__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_35__1_n_4\,
      CO(2) => \ram_reg_i_35__1_n_5\,
      CO(1) => \ram_reg_i_35__1_n_6\,
      CO(0) => \ram_reg_i_35__1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => \^doado\(3 downto 0),
      O(3 downto 0) => \front_pixs_V_d0__0\(3 downto 0),
      S(3) => ram_reg_i_54_n_4,
      S(2) => ram_reg_i_55_n_4,
      S(1) => ram_reg_i_56_n_4,
      S(0) => ram_reg_i_57_n_4
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \ram_reg_i_41__0_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(1),
      I2 => \ap_CS_fsm_reg[7]\(1),
      I3 => \^hist_win_val_0_v_2_1_fu_849_p2\(0),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg[18]\(1),
      O => hist_out_V_d1(1)
    );
\ram_reg_i_36__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_32__1_n_4\,
      CO(3) => \NLW_ram_reg_i_36__1_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_i_36__1_n_5\,
      CO(1) => \ram_reg_i_36__1_n_6\,
      CO(0) => \ram_reg_i_36__1_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^doado\(18 downto 16),
      O(3 downto 0) => \front_pixs_V_d0__0\(19 downto 16),
      S(3) => S(0),
      S(2) => ram_reg_i_59_n_4,
      S(1) => ram_reg_i_60_n_4,
      S(0) => ram_reg_i_61_n_4
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE10FE1000FFFF00"
    )
        port map (
      I0 => col_assign_reg_421(1),
      I1 => col_assign_reg_421(0),
      I2 => hist_win_val_0_V_1_4_fu_234(0),
      I3 => \hist_win_val_0_V_2_fu_230_reg[18]\(0),
      I4 => tmp_49_1_i_reg_1384,
      I5 => \ap_CS_fsm_reg[7]\(1),
      O => hist_out_V_d1(0)
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(1),
      I3 => \^ram_reg_0\,
      I4 => \ap_CS_fsm_reg[7]\(0),
      O => \^wea\(0)
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]\(1),
      I1 => \^ram_reg_1\,
      I2 => ap_enable_reg_pp0_iter3_reg,
      O => \ram_reg_i_39__0_n_4\
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg[7]\(7),
      I1 => \ap_CS_fsm_reg[7]\(2),
      I2 => \tmp_3_reg_1359_reg[7]\(7),
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => Q(7),
      O => hist_out_V_address0(7)
    );
ram_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => tmp_6_i_reg_1350_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => otusImg_data_stream_s_full_n,
      I3 => srcImg_data_stream_0_empty_n,
      I4 => tmp_6_i_reg_1350,
      I5 => ap_enable_reg_pp0_iter1,
      O => \^ram_reg_1\
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => col_assign_reg_421(1),
      I1 => col_assign_reg_421(0),
      O => \ram_reg_i_41__0_n_4\
    );
ram_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(15),
      I2 => \^doado\(15),
      O => ram_reg_i_42_n_4
    );
\ram_reg_i_42__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_43__0_n_4\,
      CO(3 downto 1) => \NLW_ram_reg_i_42__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_i_42__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ram_reg_i_42__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^hist_win_val_0_v_2_1_fu_849_p2\(17 downto 16),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \hist_win_val_0_V_2_fu_230_reg[18]\(18 downto 17)
    );
ram_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(14),
      I2 => \^doado\(14),
      O => ram_reg_i_43_n_4
    );
\ram_reg_i_43__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_44__0_n_4\,
      CO(3) => \ram_reg_i_43__0_n_4\,
      CO(2) => \ram_reg_i_43__0_n_5\,
      CO(1) => \ram_reg_i_43__0_n_6\,
      CO(0) => \ram_reg_i_43__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^hist_win_val_0_v_2_1_fu_849_p2\(15 downto 12),
      S(3 downto 0) => \hist_win_val_0_V_2_fu_230_reg[18]\(16 downto 13)
    );
ram_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(13),
      I2 => \^doado\(13),
      O => ram_reg_i_44_n_4
    );
\ram_reg_i_44__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_45__0_n_4\,
      CO(3) => \ram_reg_i_44__0_n_4\,
      CO(2) => \ram_reg_i_44__0_n_5\,
      CO(1) => \ram_reg_i_44__0_n_6\,
      CO(0) => \ram_reg_i_44__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^hist_win_val_0_v_2_1_fu_849_p2\(11 downto 8),
      S(3 downto 0) => \hist_win_val_0_V_2_fu_230_reg[18]\(12 downto 9)
    );
ram_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(12),
      I2 => \^doado\(12),
      O => ram_reg_i_45_n_4
    );
\ram_reg_i_45__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_46__0_n_4\,
      CO(3) => \ram_reg_i_45__0_n_4\,
      CO(2) => \ram_reg_i_45__0_n_5\,
      CO(1) => \ram_reg_i_45__0_n_6\,
      CO(0) => \ram_reg_i_45__0_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^hist_win_val_0_v_2_1_fu_849_p2\(7 downto 4),
      S(3 downto 0) => \hist_win_val_0_V_2_fu_230_reg[18]\(8 downto 5)
    );
ram_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(11),
      I2 => \^doado\(11),
      O => ram_reg_i_46_n_4
    );
\ram_reg_i_46__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_46__0_n_4\,
      CO(2) => \ram_reg_i_46__0_n_5\,
      CO(1) => \ram_reg_i_46__0_n_6\,
      CO(0) => \ram_reg_i_46__0_n_7\,
      CYINIT => \hist_win_val_0_V_2_fu_230_reg[18]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^hist_win_val_0_v_2_1_fu_849_p2\(3 downto 0),
      S(3 downto 0) => \hist_win_val_0_V_2_fu_230_reg[18]\(4 downto 1)
    );
ram_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(10),
      I2 => \^doado\(10),
      O => ram_reg_i_47_n_4
    );
\ram_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => Q(8),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(0),
      I5 => Q(7),
      O => \^ram_reg_0\
    );
ram_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(9),
      I2 => \^doado\(9),
      O => ram_reg_i_48_n_4
    );
ram_reg_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(8),
      I2 => \^doado\(8),
      O => ram_reg_i_49_n_4
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg[7]\(6),
      I1 => \ap_CS_fsm_reg[7]\(2),
      I2 => \tmp_3_reg_1359_reg[7]\(6),
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => Q(6),
      O => hist_out_V_address0(6)
    );
ram_reg_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(7),
      I2 => \^doado\(7),
      O => ram_reg_i_50_n_4
    );
ram_reg_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(6),
      I2 => \^doado\(6),
      O => ram_reg_i_51_n_4
    );
ram_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(5),
      I2 => \^doado\(5),
      O => ram_reg_i_52_n_4
    );
ram_reg_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(4),
      I2 => \^doado\(4),
      O => ram_reg_i_53_n_4
    );
ram_reg_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(3),
      I2 => \^doado\(3),
      O => ram_reg_i_54_n_4
    );
ram_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(2),
      I2 => \^doado\(2),
      O => ram_reg_i_55_n_4
    );
ram_reg_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(1),
      I2 => \^doado\(1),
      O => ram_reg_i_56_n_4
    );
ram_reg_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(0),
      I2 => \^doado\(0),
      O => ram_reg_i_57_n_4
    );
ram_reg_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(18),
      I2 => \^doado\(18),
      O => ram_reg_i_59_n_4
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg[7]\(5),
      I1 => \ap_CS_fsm_reg[7]\(2),
      I2 => \tmp_3_reg_1359_reg[7]\(5),
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => Q(5),
      O => hist_out_V_address0(5)
    );
ram_reg_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(17),
      I2 => \^doado\(17),
      O => ram_reg_i_60_n_4
    );
ram_reg_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => front_grays_tmp_V_1_fu_2460,
      I1 => front_pixs_tmp_V_1_fu_250_reg(16),
      I2 => \^doado\(16),
      O => ram_reg_i_61_n_4
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg[7]\(4),
      I1 => \ap_CS_fsm_reg[7]\(2),
      I2 => \tmp_3_reg_1359_reg[7]\(4),
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => Q(4),
      O => hist_out_V_address0(4)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg[7]\(3),
      I1 => \ap_CS_fsm_reg[7]\(2),
      I2 => \tmp_3_reg_1359_reg[7]\(3),
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => Q(3),
      O => hist_out_V_address0(3)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg[7]\(2),
      I1 => \ap_CS_fsm_reg[7]\(2),
      I2 => \tmp_3_reg_1359_reg[7]\(2),
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => Q(2),
      O => hist_out_V_address0(2)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg[7]\(1),
      I1 => \ap_CS_fsm_reg[7]\(2),
      I2 => \tmp_3_reg_1359_reg[7]\(1),
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => Q(1),
      O => hist_out_V_address0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_start_for_Dilate_U0 is
  port (
    start_for_Dilate_U0_full_n : out STD_LOGIC;
    Dilate_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Dilate_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    Erode_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_start_for_Dilate_U0 : entity is "start_for_Dilate_U0";
end hls_ocr_0_start_for_Dilate_U0;

architecture STRUCTURE of hls_ocr_0_start_for_Dilate_U0 is
  signal \^dilate_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__4_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^start_for_dilate_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__8\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__4\ : label is "soft_lutpair264";
begin
  Dilate_U0_ap_start <= \^dilate_u0_ap_start\;
  start_for_Dilate_U0_full_n <= \^start_for_dilate_u0_full_n\;
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^dilate_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__4_n_4\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__10_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_4\,
      Q => \^dilate_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__4_n_4\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^start_for_dilate_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__10_n_4\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_4\,
      Q => \^start_for_dilate_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^dilate_u0_ap_start\,
      I1 => Dilate_U0_ap_ready,
      I2 => \^start_for_dilate_u0_full_n\,
      I3 => Erode_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__4_n_4\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => Dilate_U0_ap_ready,
      I1 => \^dilate_u0_ap_start\,
      I2 => start_once_reg,
      I3 => Erode_U0_ap_start,
      I4 => \^start_for_dilate_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^dilate_u0_ap_start\,
      I1 => Dilate_U0_ap_ready,
      I2 => \^start_for_dilate_u0_full_n\,
      I3 => Erode_U0_ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__4_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_start_for_Erode_U0 is
  port (
    start_for_Erode_U0_full_n : out STD_LOGIC;
    Erode_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Erode_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    hls_otsu_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_start_for_Erode_U0 : entity is "start_for_Erode_U0";
end hls_ocr_0_start_for_Erode_U0;

architecture STRUCTURE of hls_ocr_0_start_for_Erode_U0 is
  signal \^erode_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__3_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^start_for_erode_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__7\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__3\ : label is "soft_lutpair265";
begin
  Erode_U0_ap_start <= \^erode_u0_ap_start\;
  start_for_Erode_U0_full_n <= \^start_for_erode_u0_full_n\;
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^erode_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__3_n_4\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__9_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_4\,
      Q => \^erode_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__3_n_4\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^start_for_erode_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__9_n_4\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_4\,
      Q => \^start_for_erode_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^erode_u0_ap_start\,
      I1 => Erode_U0_ap_ready,
      I2 => \^start_for_erode_u0_full_n\,
      I3 => hls_otsu_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__3_n_4\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => Erode_U0_ap_ready,
      I1 => \^erode_u0_ap_start\,
      I2 => start_once_reg,
      I3 => hls_otsu_U0_ap_start,
      I4 => \^start_for_erode_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^erode_u0_ap_start\,
      I1 => Erode_U0_ap_ready,
      I2 => \^start_for_erode_u0_full_n\,
      I3 => hls_otsu_U0_ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__3_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_start_for_Mat2AXIocq is
  port (
    start_for_Mat2AXIvideo_U0_full_n : out STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    threshold_filter_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \AXI_video_strm_V_id_V_1_state_reg[1]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_start_for_Mat2AXIocq : entity is "start_for_Mat2AXIocq";
end hls_ocr_0_start_for_Mat2AXIocq;

architecture STRUCTURE of hls_ocr_0_start_for_Mat2AXIocq is
  signal \^mat2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__6_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^start_for_mat2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__10\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__6\ : label is "soft_lutpair266";
begin
  Mat2AXIvideo_U0_ap_start <= \^mat2axivideo_u0_ap_start\;
  start_for_Mat2AXIvideo_U0_full_n <= \^start_for_mat2axivideo_u0_full_n\;
ap_idle_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_for_mat2axivideo_u0_full_n\,
      I1 => start_once_reg,
      I2 => threshold_filter_U0_ap_start,
      O => ap_idle
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__6_n_4\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__12_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_4\,
      Q => \^mat2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__6_n_4\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^start_for_mat2axivideo_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__12_n_4\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_4\,
      Q => \^start_for_mat2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => \AXI_video_strm_V_id_V_1_state_reg[1]\,
      I2 => \^start_for_mat2axivideo_u0_full_n\,
      I3 => threshold_filter_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__6_n_4\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr[1]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg[1]\,
      I1 => \^mat2axivideo_u0_ap_start\,
      I2 => start_once_reg,
      I3 => threshold_filter_U0_ap_start,
      I4 => \^start_for_mat2axivideo_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => \AXI_video_strm_V_id_V_1_state_reg[1]\,
      I2 => \^start_for_mat2axivideo_u0_full_n\,
      I3 => threshold_filter_U0_ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__6_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_start_for_hls_otsmb6 is
  port (
    start_for_hls_otsu_U0_full_n : out STD_LOGIC;
    hls_otsu_U0_ap_start : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ap_idle_0 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    srcImg_cols_V_c_empty_n : in STD_LOGIC;
    srcImg_cols_V_c13_full_n : in STD_LOGIC;
    srcImg_rows_V_c12_full_n : in STD_LOGIC;
    srcImg_rows_V_c_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_for_Erode_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    hls_otsu_U0_ap_ready : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_start_for_hls_otsmb6 : entity is "start_for_hls_otsmb6";
end hls_ocr_0_start_for_hls_otsmb6;

architecture STRUCTURE of hls_ocr_0_start_for_hls_otsmb6 is
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \^hls_otsu_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__0_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^start_for_hls_otsu_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__0\ : label is "soft_lutpair267";
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  hls_otsu_U0_ap_start <= \^hls_otsu_u0_ap_start\;
  start_for_hls_otsu_U0_full_n <= \^start_for_hls_otsu_u0_full_n\;
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => srcImg_cols_V_c_empty_n,
      I2 => srcImg_cols_V_c13_full_n,
      I3 => srcImg_rows_V_c12_full_n,
      I4 => srcImg_rows_V_c_empty_n,
      O => \ap_CS_fsm_reg[0]\
    );
ap_idle_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => Q(0),
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg[0]_1\(0),
      I4 => internal_full_n_reg_0,
      I5 => \ap_CS_fsm_reg[0]_2\,
      O => ap_idle
    );
ap_idle_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^start_for_hls_otsu_u0_full_n\,
      I1 => start_once_reg,
      I2 => ap_start,
      O => \^ap_cs_fsm_reg[0]_0\
    );
ap_idle_INST_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^hls_otsu_u0_ap_start\,
      I1 => start_for_Erode_U0_full_n,
      I2 => start_once_reg_0,
      O => ap_idle_0
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^hls_otsu_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__0_n_4\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__8_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_4\,
      Q => \^hls_otsu_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__0_n_4\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^start_for_hls_otsu_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__8_n_4\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_4\,
      Q => \^start_for_hls_otsu_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^hls_otsu_u0_ap_start\,
      I1 => hls_otsu_U0_ap_ready,
      I2 => \^start_for_hls_otsu_u0_full_n\,
      I3 => ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__0_n_4\,
      I3 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => hls_otsu_U0_ap_ready,
      I1 => \^hls_otsu_u0_ap_start\,
      I2 => start_once_reg,
      I3 => ap_start,
      I4 => \^start_for_hls_otsu_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^hls_otsu_u0_ap_start\,
      I1 => hls_otsu_U0_ap_ready,
      I2 => \^start_for_hls_otsu_u0_full_n\,
      I3 => ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__0_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_start_for_threshoncg is
  port (
    start_for_threshold_filter_U0_full_n : out STD_LOGIC;
    threshold_filter_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : in STD_LOGIC;
    Dilate_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_start_for_threshoncg : entity is "start_for_threshoncg";
end hls_ocr_0_start_for_threshoncg;

architecture STRUCTURE of hls_ocr_0_start_for_threshoncg is
  signal \internal_empty_n_i_1__11_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^start_for_threshold_filter_u0_full_n\ : STD_LOGIC;
  signal \^threshold_filter_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair268";
begin
  start_for_threshold_filter_U0_full_n <= \^start_for_threshold_filter_u0_full_n\;
  threshold_filter_U0_ap_start <= \^threshold_filter_u0_ap_start\;
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => start_once_reg_reg,
      I2 => \^threshold_filter_u0_ap_start\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__11_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_4\,
      Q => \^threshold_filter_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_4\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^start_for_threshold_filter_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__11_n_4\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^threshold_filter_u0_ap_start\,
      I1 => Q(0),
      I2 => \^start_for_threshold_filter_u0_full_n\,
      I3 => Dilate_U0_ap_start,
      I4 => start_once_reg,
      O => \internal_full_n_i_2__5_n_4\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => Q(0),
      I1 => \^threshold_filter_u0_ap_start\,
      I2 => start_once_reg,
      I3 => Dilate_U0_ap_start,
      I4 => \^start_for_threshold_filter_u0_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_4\,
      Q => \^start_for_threshold_filter_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^threshold_filter_u0_ap_start\,
      I1 => Q(0),
      I2 => \^start_for_threshold_filter_u0_full_n\,
      I3 => Dilate_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1_n_4\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => start_once_reg_reg,
      I2 => Q(0),
      I3 => \^threshold_filter_u0_ap_start\,
      I4 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_threshold_filter is
  port (
    start_once_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    exitcond_flatten_reg_112_pp0_iter1_reg : out STD_LOGIC;
    threshold_filter_U0_dstImg_data_stream_V_din : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_1\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    \tmp_6_reg_121_reg[0]_0\ : out STD_LOGIC;
    \tmp_6_reg_121_reg[0]_1\ : out STD_LOGIC;
    \tmp_6_reg_121_reg[0]_2\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \exitcond_flatten_reg_112_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    threshold_filter_U0_ap_start : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    dilateImg_data_strea_empty_n : in STD_LOGIC;
    dstImg_data_stream_0_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_V_read : in STD_LOGIC;
    dstImg_data_stream_0_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_threshold_filter : entity is "threshold_filter";
end hls_ocr_0_threshold_filter;

architecture STRUCTURE of hls_ocr_0_threshold_filter is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__1_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_4\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_4\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal exitcond_flatten_fu_86_p2 : STD_LOGIC;
  signal \exitcond_flatten_reg_112[0]_i_1_n_4\ : STD_LOGIC;
  signal \^exitcond_flatten_reg_112_pp0_iter1_reg\ : STD_LOGIC;
  signal \exitcond_flatten_reg_112_pp0_iter1_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal indvar_flatten_reg_75 : STD_LOGIC;
  signal indvar_flatten_reg_750 : STD_LOGIC;
  signal \indvar_flatten_reg_75[0]_i_4_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_75[0]_i_5_n_4\ : STD_LOGIC;
  signal indvar_flatten_reg_75_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \indvar_flatten_reg_75_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_75_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^moutptr_reg[0]\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__3_n_4\ : STD_LOGIC;
  signal \^threshold_filter_u0_dstimg_data_stream_v_din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_6_reg_121[0]_i_6_n_4\ : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_75_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten_reg_75_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__0\ : label is "soft_lutpair271";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_112[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_112_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tmp_6_reg_121[0]_i_5\ : label is "soft_lutpair269";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  exitcond_flatten_reg_112_pp0_iter1_reg <= \^exitcond_flatten_reg_112_pp0_iter1_reg\;
  \mOutPtr_reg[0]\ <= \^moutptr_reg[0]\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
  threshold_filter_U0_dstImg_data_stream_V_din(0) <= \^threshold_filter_u0_dstimg_data_stream_v_din\(0);
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \^threshold_filter_u0_dstimg_data_stream_v_din\(0),
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => \^exitcond_flatten_reg_112_pp0_iter1_reg\,
      I4 => dstImg_data_stream_0_full_n,
      I5 => \SRL_SIG_reg[0]_1\(0),
      O => \SRL_SIG_reg[0][7]\
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333233323333333"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^q\(0),
      I3 => threshold_filter_U0_ap_start,
      I4 => \^start_once_reg\,
      I5 => start_for_Mat2AXIvideo_U0_full_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FEF0F"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_4\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \ap_CS_fsm[1]_i_3__0_n_4\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_flatten_fu_86_p2,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      O => \ap_CS_fsm[1]_i_2__0_n_4\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \^q\(0),
      I1 => threshold_filter_U0_ap_start,
      I2 => \^start_once_reg\,
      I3 => start_for_Mat2AXIvideo_U0_full_n,
      O => \ap_CS_fsm[1]_i_3__0_n_4\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EA0000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => exitcond_flatten_fu_86_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \^ap_block_pp0_stage0_subdone\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => indvar_flatten_reg_75_reg(2),
      I1 => indvar_flatten_reg_75_reg(1),
      I2 => indvar_flatten_reg_75_reg(0),
      I3 => \ap_CS_fsm[2]_i_4__1_n_4\,
      I4 => \ap_CS_fsm[2]_i_5__0_n_4\,
      O => exitcond_flatten_fu_86_p2
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => dilateImg_data_strea_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \^moutptr_reg[0]\,
      I3 => dstImg_data_stream_0_full_n,
      I4 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I5 => \^exitcond_flatten_reg_112_pp0_iter1_reg\,
      O => \^ap_block_pp0_stage0_subdone\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => indvar_flatten_reg_75_reg(3),
      I1 => indvar_flatten_reg_75_reg(4),
      I2 => indvar_flatten_reg_75_reg(5),
      I3 => indvar_flatten_reg_75_reg(6),
      I4 => \ap_CS_fsm[2]_i_6_n_4\,
      O => \ap_CS_fsm[2]_i_4__1_n_4\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => indvar_flatten_reg_75_reg(15),
      I1 => indvar_flatten_reg_75_reg(16),
      I2 => indvar_flatten_reg_75_reg(18),
      I3 => indvar_flatten_reg_75_reg(17),
      I4 => \ap_CS_fsm[2]_i_7_n_4\,
      O => \ap_CS_fsm[2]_i_5__0_n_4\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_reg_75_reg(10),
      I1 => indvar_flatten_reg_75_reg(9),
      I2 => indvar_flatten_reg_75_reg(8),
      I3 => indvar_flatten_reg_75_reg(7),
      O => \ap_CS_fsm[2]_i_6_n_4\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => indvar_flatten_reg_75_reg(14),
      I1 => indvar_flatten_reg_75_reg(13),
      I2 => indvar_flatten_reg_75_reg(11),
      I3 => indvar_flatten_reg_75_reg(12),
      O => \ap_CS_fsm[2]_i_7_n_4\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A008A8A8A8A8A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[1]_i_3__0_n_4\,
      I3 => exitcond_flatten_fu_86_p2,
      I4 => \^ap_block_pp0_stage0_subdone\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_4\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_4\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_flatten_fu_86_p2,
      I4 => \^ap_block_pp0_stage0_subdone\,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_4\,
      Q => ap_enable_reg_pp0_iter1_reg_n_4,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A000A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => \ap_CS_fsm[1]_i_3__0_n_4\,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_4\,
      Q => \^ap_enable_reg_pp0_iter2_reg_0\,
      R => '0'
    );
\exitcond_flatten_reg_112[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_flatten_fu_86_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => \^moutptr_reg[0]\,
      O => \exitcond_flatten_reg_112[0]_i_1_n_4\
    );
\exitcond_flatten_reg_112_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^moutptr_reg[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => \^exitcond_flatten_reg_112_pp0_iter1_reg\,
      O => \exitcond_flatten_reg_112_pp0_iter1_reg[0]_i_1_n_4\
    );
\exitcond_flatten_reg_112_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_112_pp0_iter1_reg[0]_i_1_n_4\,
      Q => \^exitcond_flatten_reg_112_pp0_iter1_reg\,
      R => '0'
    );
\exitcond_flatten_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_112[0]_i_1_n_4\,
      Q => \^moutptr_reg[0]\,
      R => '0'
    );
\indvar_flatten_reg_75[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
        port map (
      I0 => \indvar_flatten_reg_75[0]_i_4_n_4\,
      I1 => start_for_Mat2AXIvideo_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => threshold_filter_U0_ap_start,
      I4 => \^q\(0),
      O => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_reg_75[0]_i_4_n_4\,
      O => indvar_flatten_reg_750
    );
\indvar_flatten_reg_75[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => exitcond_flatten_fu_86_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_block_pp0_stage0_subdone\,
      O => \indvar_flatten_reg_75[0]_i_4_n_4\
    );
\indvar_flatten_reg_75[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_75_reg(0),
      O => \indvar_flatten_reg_75[0]_i_5_n_4\
    );
\indvar_flatten_reg_75_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[0]_i_3_n_11\,
      Q => indvar_flatten_reg_75_reg(0),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_75_reg[0]_i_3_n_4\,
      CO(2) => \indvar_flatten_reg_75_reg[0]_i_3_n_5\,
      CO(1) => \indvar_flatten_reg_75_reg[0]_i_3_n_6\,
      CO(0) => \indvar_flatten_reg_75_reg[0]_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_reg_75_reg[0]_i_3_n_8\,
      O(2) => \indvar_flatten_reg_75_reg[0]_i_3_n_9\,
      O(1) => \indvar_flatten_reg_75_reg[0]_i_3_n_10\,
      O(0) => \indvar_flatten_reg_75_reg[0]_i_3_n_11\,
      S(3 downto 1) => indvar_flatten_reg_75_reg(3 downto 1),
      S(0) => \indvar_flatten_reg_75[0]_i_5_n_4\
    );
\indvar_flatten_reg_75_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[8]_i_1_n_9\,
      Q => indvar_flatten_reg_75_reg(10),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[8]_i_1_n_8\,
      Q => indvar_flatten_reg_75_reg(11),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[12]_i_1_n_11\,
      Q => indvar_flatten_reg_75_reg(12),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_75_reg[8]_i_1_n_4\,
      CO(3) => \indvar_flatten_reg_75_reg[12]_i_1_n_4\,
      CO(2) => \indvar_flatten_reg_75_reg[12]_i_1_n_5\,
      CO(1) => \indvar_flatten_reg_75_reg[12]_i_1_n_6\,
      CO(0) => \indvar_flatten_reg_75_reg[12]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_75_reg[12]_i_1_n_8\,
      O(2) => \indvar_flatten_reg_75_reg[12]_i_1_n_9\,
      O(1) => \indvar_flatten_reg_75_reg[12]_i_1_n_10\,
      O(0) => \indvar_flatten_reg_75_reg[12]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten_reg_75_reg(15 downto 12)
    );
\indvar_flatten_reg_75_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[12]_i_1_n_10\,
      Q => indvar_flatten_reg_75_reg(13),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[12]_i_1_n_9\,
      Q => indvar_flatten_reg_75_reg(14),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[12]_i_1_n_8\,
      Q => indvar_flatten_reg_75_reg(15),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[16]_i_1_n_11\,
      Q => indvar_flatten_reg_75_reg(16),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_75_reg[12]_i_1_n_4\,
      CO(3 downto 2) => \NLW_indvar_flatten_reg_75_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \indvar_flatten_reg_75_reg[16]_i_1_n_6\,
      CO(0) => \indvar_flatten_reg_75_reg[16]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_indvar_flatten_reg_75_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \indvar_flatten_reg_75_reg[16]_i_1_n_9\,
      O(1) => \indvar_flatten_reg_75_reg[16]_i_1_n_10\,
      O(0) => \indvar_flatten_reg_75_reg[16]_i_1_n_11\,
      S(3) => '0',
      S(2 downto 0) => indvar_flatten_reg_75_reg(18 downto 16)
    );
\indvar_flatten_reg_75_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[16]_i_1_n_10\,
      Q => indvar_flatten_reg_75_reg(17),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[16]_i_1_n_9\,
      Q => indvar_flatten_reg_75_reg(18),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[0]_i_3_n_10\,
      Q => indvar_flatten_reg_75_reg(1),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[0]_i_3_n_9\,
      Q => indvar_flatten_reg_75_reg(2),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[0]_i_3_n_8\,
      Q => indvar_flatten_reg_75_reg(3),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[4]_i_1_n_11\,
      Q => indvar_flatten_reg_75_reg(4),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_75_reg[0]_i_3_n_4\,
      CO(3) => \indvar_flatten_reg_75_reg[4]_i_1_n_4\,
      CO(2) => \indvar_flatten_reg_75_reg[4]_i_1_n_5\,
      CO(1) => \indvar_flatten_reg_75_reg[4]_i_1_n_6\,
      CO(0) => \indvar_flatten_reg_75_reg[4]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_75_reg[4]_i_1_n_8\,
      O(2) => \indvar_flatten_reg_75_reg[4]_i_1_n_9\,
      O(1) => \indvar_flatten_reg_75_reg[4]_i_1_n_10\,
      O(0) => \indvar_flatten_reg_75_reg[4]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten_reg_75_reg(7 downto 4)
    );
\indvar_flatten_reg_75_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[4]_i_1_n_10\,
      Q => indvar_flatten_reg_75_reg(5),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[4]_i_1_n_9\,
      Q => indvar_flatten_reg_75_reg(6),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[4]_i_1_n_8\,
      Q => indvar_flatten_reg_75_reg(7),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[8]_i_1_n_11\,
      Q => indvar_flatten_reg_75_reg(8),
      R => indvar_flatten_reg_75
    );
\indvar_flatten_reg_75_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_75_reg[4]_i_1_n_4\,
      CO(3) => \indvar_flatten_reg_75_reg[8]_i_1_n_4\,
      CO(2) => \indvar_flatten_reg_75_reg[8]_i_1_n_5\,
      CO(1) => \indvar_flatten_reg_75_reg[8]_i_1_n_6\,
      CO(0) => \indvar_flatten_reg_75_reg[8]_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_75_reg[8]_i_1_n_8\,
      O(2) => \indvar_flatten_reg_75_reg[8]_i_1_n_9\,
      O(1) => \indvar_flatten_reg_75_reg[8]_i_1_n_10\,
      O(0) => \indvar_flatten_reg_75_reg[8]_i_1_n_11\,
      S(3 downto 0) => indvar_flatten_reg_75_reg(11 downto 8)
    );
\indvar_flatten_reg_75_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_750,
      D => \indvar_flatten_reg_75_reg[8]_i_1_n_10\,
      Q => indvar_flatten_reg_75_reg(9),
      R => indvar_flatten_reg_75
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000700000"
    )
        port map (
      I0 => dstImg_data_stream_0_empty_n,
      I1 => Mat2AXIvideo_U0_img_data_stream_V_read,
      I2 => dstImg_data_stream_0_full_n,
      I3 => \^exitcond_flatten_reg_112_pp0_iter1_reg\,
      I4 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I5 => \^ap_block_pp0_stage0_subdone\,
      O => mOutPtr0
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAA00000000"
    )
        port map (
      I0 => Mat2AXIvideo_U0_img_data_stream_V_read,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I3 => \^exitcond_flatten_reg_112_pp0_iter1_reg\,
      I4 => dstImg_data_stream_0_full_n,
      I5 => dstImg_data_stream_0_empty_n,
      O => mOutPtr110_out_0
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF00200020FFDF"
    )
        port map (
      I0 => dilateImg_data_strea_empty_n,
      I1 => \^moutptr_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      I3 => \^moutptr_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter4_reg,
      I5 => \mOutPtr_reg[0]_2\,
      O => \mOutPtr_reg[0]_1\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      I3 => \^moutptr_reg[0]\,
      I4 => dilateImg_data_strea_empty_n,
      I5 => ap_enable_reg_pp0_iter4_reg,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => dilateImg_data_strea_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => \^moutptr_reg[0]\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => \^exitcond_flatten_reg_112_pp0_iter1_reg\,
      I5 => dstImg_data_stream_0_full_n,
      O => shiftReg_ce
    );
\mOutPtr[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDFFF"
    )
        port map (
      I0 => dilateImg_data_strea_empty_n,
      I1 => \^moutptr_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^ap_block_pp0_stage0_subdone\,
      I5 => ap_enable_reg_pp0_iter4_reg,
      O => \mOutPtr_reg[1]\
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EC"
    )
        port map (
      I0 => threshold_filter_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => \^q\(1),
      O => \start_once_reg_i_1__3_n_4\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__3_n_4\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\tmp_6_reg_121[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355F3FF5F55FFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[0][7]_0\(6),
      I1 => \SRL_SIG_reg[1][7]\(6),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg[0]_2\,
      I4 => \SRL_SIG_reg[0][7]_0\(5),
      I5 => \SRL_SIG_reg[1][7]\(5),
      O => \tmp_6_reg_121_reg[0]_1\
    );
\tmp_6_reg_121[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0][7]_0\(1),
      I1 => \SRL_SIG_reg[1][7]\(1),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg[0]_2\,
      I4 => \SRL_SIG_reg[0][7]_0\(0),
      I5 => \SRL_SIG_reg[1][7]\(0),
      O => \tmp_6_reg_121_reg[0]_2\
    );
\tmp_6_reg_121[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFBAFF"
    )
        port map (
      I0 => \tmp_6_reg_121[0]_i_6_n_4\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_2\,
      I3 => \SRL_SIG_reg[0][7]_0\(4),
      I4 => \SRL_SIG_reg[1][7]\(4),
      O => \tmp_6_reg_121_reg[0]_0\
    );
\tmp_6_reg_121[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \^moutptr_reg[0]_0\
    );
\tmp_6_reg_121[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355F3FF5F55FFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[0][7]_0\(2),
      I1 => \SRL_SIG_reg[1][7]\(2),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg[0]_2\,
      I4 => \SRL_SIG_reg[0][7]_0\(3),
      I5 => \SRL_SIG_reg[1][7]\(3),
      O => \tmp_6_reg_121[0]_i_6_n_4\
    );
\tmp_6_reg_121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_112_reg[0]_0\,
      Q => \^threshold_filter_u0_dstimg_data_stream_v_din\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3 is
  port (
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \col_buf_0_val_0_0_reg_870_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_8_reg_877_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_8_reg_877_reg[2]\ : out STD_LOGIC;
    \src_kernel_win_0_va_8_reg_877_reg[3]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    otusImg_data_stream_s_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    col_buf_0_val_0_0_reg_8700 : in STD_LOGIC;
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    \tmp_114_2_reg_803_reg[0]\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_5_reg_807 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_0_va_6_fu_146_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3 : entity is "Erode_k_buf_0_val_3";
end hls_ocr_0_Erode_k_buf_0_val_3;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3 is
begin
Erode_k_buf_0_val_3_ram_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_ram_16
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(0) => D(0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      brmerge_reg_841 => brmerge_reg_841,
      col_buf_0_val_0_0_reg_8700 => col_buf_0_val_0_0_reg_8700,
      \col_buf_0_val_0_0_reg_870_reg[7]\(7 downto 0) => \col_buf_0_val_0_0_reg_870_reg[7]\(7 downto 0),
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg[0]\,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      otusImg_data_stream_s_dout(0) => otusImg_data_stream_s_dout(0),
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1(0) => ram_reg_0(0),
      \src_kernel_win_0_va_6_fu_146_reg[7]\(7 downto 0) => \src_kernel_win_0_va_6_fu_146_reg[7]\(7 downto 0),
      \src_kernel_win_0_va_8_reg_877_reg[1]\ => \src_kernel_win_0_va_8_reg_877_reg[1]\,
      \src_kernel_win_0_va_8_reg_877_reg[2]\ => \src_kernel_win_0_va_8_reg_877_reg[2]\,
      \src_kernel_win_0_va_8_reg_877_reg[3]\ => \src_kernel_win_0_va_8_reg_877_reg[3]\,
      \tmp_114_2_reg_803_reg[0]\ => \tmp_114_2_reg_803_reg[0]\,
      tmp_5_reg_807 => tmp_5_reg_807,
      tmp_s_reg_785 => tmp_s_reg_785
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_13 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_1_fu_154_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_8_reg_877_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    otusImg_data_stream_s_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_15_reg_836_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_5_reg_807 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \right_border_buf_0_1_fu_154_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC;
    \row_assign_7_1_t_reg_813_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_13 : entity is "Erode_k_buf_0_val_3";
end hls_ocr_0_Erode_k_buf_0_val_3_13;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_13 is
begin
Erode_k_buf_0_val_3_ram_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_ram_15
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      brmerge_reg_841 => brmerge_reg_841,
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg[0]\,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      otusImg_data_stream_s_dout(0) => otusImg_data_stream_s_dout(0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(6 downto 0) => ram_reg_0(6 downto 0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      \right_border_buf_0_1_fu_154_reg[7]\(7 downto 0) => \right_border_buf_0_1_fu_154_reg[7]\(7 downto 0),
      \right_border_buf_0_1_fu_154_reg[7]_0\(7 downto 0) => \right_border_buf_0_1_fu_154_reg[7]_0\(7 downto 0),
      \row_assign_7_1_t_reg_813_reg[1]\(1 downto 0) => \row_assign_7_1_t_reg_813_reg[1]\(1 downto 0),
      \src_kernel_win_0_va_8_reg_877_reg[7]\(3 downto 0) => \src_kernel_win_0_va_8_reg_877_reg[7]\(3 downto 0),
      \tmp_15_reg_836_reg[0]\(7 downto 0) => \tmp_15_reg_836_reg[0]\(7 downto 0),
      tmp_5_reg_807 => tmp_5_reg_807,
      tmp_s_reg_785 => tmp_s_reg_785
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_14 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    \k_buf_0_val_3_addr_reg_848_reg[4]\ : out STD_LOGIC;
    col_buf_0_val_0_0_reg_8700 : out STD_LOGIC;
    \col_buf_0_val_0_0_reg_870_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_0_s_fu_150_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_8_reg_877_reg[6]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    \tmp_4_reg_799_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    or_cond_i_i_reg_866_pp0_iter3_reg : in STD_LOGIC;
    erodeImg_data_stream_full_n : in STD_LOGIC;
    otusImg_data_stream_s_empty_n : in STD_LOGIC;
    \tmp_15_reg_836_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_5_reg_807 : in STD_LOGIC;
    \row_assign_7_1_t_reg_813_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_15_reg_836_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_0_s_fu_150_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_14 : entity is "Erode_k_buf_0_val_3";
end hls_ocr_0_Erode_k_buf_0_val_3_14;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_14 is
begin
Erode_k_buf_0_val_3_ram_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_ram
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(2 downto 0) => D(2 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter4_reg => ap_enable_reg_pp0_iter4_reg,
      brmerge_reg_841 => brmerge_reg_841,
      col_buf_0_val_0_0_reg_8700 => col_buf_0_val_0_0_reg_8700,
      \col_buf_0_val_0_0_reg_870_reg[0]\ => \col_buf_0_val_0_0_reg_870_reg[0]\,
      erodeImg_data_stream_full_n => erodeImg_data_stream_full_n,
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg[0]\,
      \k_buf_0_val_3_addr_reg_848_reg[4]\ => \k_buf_0_val_3_addr_reg_848_reg[4]\,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      or_cond_i_i_reg_866_pp0_iter3_reg => or_cond_i_i_reg_866_pp0_iter3_reg,
      otusImg_data_stream_s_empty_n => otusImg_data_stream_s_empty_n,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      \right_border_buf_0_s_fu_150_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_150_reg[7]\(7 downto 0),
      \right_border_buf_0_s_fu_150_reg[7]_0\(7 downto 0) => \right_border_buf_0_s_fu_150_reg[7]_0\(7 downto 0),
      \row_assign_7_1_t_reg_813_reg[1]\(1 downto 0) => \row_assign_7_1_t_reg_813_reg[1]\(1 downto 0),
      \src_kernel_win_0_va_8_reg_877_reg[6]\ => \src_kernel_win_0_va_8_reg_877_reg[6]\,
      \tmp_15_reg_836_reg[0]\(2 downto 0) => \tmp_15_reg_836_reg[0]\(2 downto 0),
      \tmp_15_reg_836_reg[0]_0\(2 downto 0) => \tmp_15_reg_836_reg[0]_0\(2 downto 0),
      \tmp_4_reg_799_reg[0]\ => \tmp_4_reg_799_reg[0]\,
      tmp_5_reg_807 => tmp_5_reg_807,
      tmp_s_reg_785 => tmp_s_reg_785
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_17 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC;
    col_buf_0_val_0_0_reg_8700 : out STD_LOGIC;
    \col_buf_0_val_0_0_reg_870_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_26_reg_877_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_26_reg_877_reg[6]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    \tmp_217_2_reg_803_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    or_cond_i_i_reg_866_pp0_iter3_reg : in STD_LOGIC;
    dilateImg_data_strea_full_n : in STD_LOGIC;
    erodeImg_data_stream_empty_n : in STD_LOGIC;
    \src_kernel_win_0_va_24_fu_146_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_17 : entity is "Erode_k_buf_0_val_3";
end hls_ocr_0_Erode_k_buf_0_val_3_17;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_17 is
begin
Erode_k_buf_0_val_3_ram_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_ram_22
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter4_reg => ap_enable_reg_pp0_iter4_reg,
      brmerge_reg_841 => brmerge_reg_841,
      col_buf_0_val_0_0_reg_8700 => col_buf_0_val_0_0_reg_8700,
      \col_buf_0_val_0_0_reg_870_reg[0]\ => \col_buf_0_val_0_0_reg_870_reg[0]\,
      dilateImg_data_strea_full_n => dilateImg_data_strea_full_n,
      erodeImg_data_stream_empty_n => erodeImg_data_stream_empty_n,
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg[0]\,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      or_cond_i_i_reg_866_pp0_iter3_reg => or_cond_i_i_reg_866_pp0_iter3_reg,
      ram_reg_0 => ram_reg,
      \src_kernel_win_0_va_24_fu_146_reg[7]\(7 downto 0) => \src_kernel_win_0_va_24_fu_146_reg[7]\(7 downto 0),
      \src_kernel_win_0_va_26_reg_877_reg[1]\ => \src_kernel_win_0_va_26_reg_877_reg[1]\,
      \src_kernel_win_0_va_26_reg_877_reg[6]\ => \src_kernel_win_0_va_26_reg_877_reg[6]\,
      \tmp_217_2_reg_803_reg[0]\ => \tmp_217_2_reg_803_reg[0]\,
      tmp_s_reg_785 => tmp_s_reg_785
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_18 is
  port (
    \right_border_buf_0_4_fu_154_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_4_fu_154_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_27_reg_884_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_27_reg_884_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_26_reg_877_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_27_reg_884_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_27_reg_884_reg[2]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_32_reg_836_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    tmp_14_reg_807 : in STD_LOGIC;
    \right_border_buf_0_4_fu_154_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    \row_assign_13_1_t_reg_813_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_18 : entity is "Erode_k_buf_0_val_3";
end hls_ocr_0_Erode_k_buf_0_val_3_18;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_18 is
begin
Erode_k_buf_0_val_3_ram_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_ram_21
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      brmerge_reg_841 => brmerge_reg_841,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      \right_border_buf_0_4_fu_154_reg[7]\(7 downto 0) => \right_border_buf_0_4_fu_154_reg[7]\(7 downto 0),
      \right_border_buf_0_4_fu_154_reg[7]_0\(7 downto 0) => \right_border_buf_0_4_fu_154_reg[7]_0\(7 downto 0),
      \right_border_buf_0_4_fu_154_reg[7]_1\(7 downto 0) => \right_border_buf_0_4_fu_154_reg[7]_1\(7 downto 0),
      \row_assign_13_1_t_reg_813_reg[1]\(1 downto 0) => \row_assign_13_1_t_reg_813_reg[1]\(1 downto 0),
      \src_kernel_win_0_va_26_reg_877_reg[4]\(1 downto 0) => \src_kernel_win_0_va_26_reg_877_reg[4]\(1 downto 0),
      \src_kernel_win_0_va_27_reg_884_reg[2]\ => \src_kernel_win_0_va_27_reg_884_reg[2]\,
      \src_kernel_win_0_va_27_reg_884_reg[3]\ => \src_kernel_win_0_va_27_reg_884_reg[3]\,
      \src_kernel_win_0_va_27_reg_884_reg[5]\ => \src_kernel_win_0_va_27_reg_884_reg[5]\,
      \src_kernel_win_0_va_27_reg_884_reg[6]\ => \src_kernel_win_0_va_27_reg_884_reg[6]\,
      tmp_14_reg_807 => tmp_14_reg_807,
      \tmp_32_reg_836_reg[0]\(7 downto 0) => \tmp_32_reg_836_reg[0]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode_k_buf_0_val_3_19 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    \k_buf_0_val_3_addr_reg_848_reg[4]\ : out STD_LOGIC;
    \k_buf_0_val_3_addr_reg_848_reg[4]_0\ : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \src_kernel_win_0_va_26_reg_877_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_150_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_26_reg_877_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_26_reg_877_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_26_reg_877_reg[2]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    col_buf_0_val_0_0_reg_8700 : in STD_LOGIC;
    or_cond_i_i_i_reg_832 : in STD_LOGIC;
    tmp_s_reg_785 : in STD_LOGIC;
    \icmp_reg_794_reg[0]\ : in STD_LOGIC;
    \tmp_13_reg_799_reg[0]\ : in STD_LOGIC;
    \tmp_32_reg_836_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_14_reg_807 : in STD_LOGIC;
    \row_assign_13_1_t_reg_813_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_150_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_841 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode_k_buf_0_val_3_19 : entity is "Erode_k_buf_0_val_3";
end hls_ocr_0_Erode_k_buf_0_val_3_19;

architecture STRUCTURE of hls_ocr_0_Erode_k_buf_0_val_3_19 is
begin
Erode_k_buf_0_val_3_ram_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_ram_20
     port map (
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(5 downto 0) => D(5 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      brmerge_reg_841 => brmerge_reg_841,
      col_buf_0_val_0_0_reg_8700 => col_buf_0_val_0_0_reg_8700,
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg[0]\,
      \k_buf_0_val_3_addr_reg_848_reg[4]\ => \k_buf_0_val_3_addr_reg_848_reg[4]\,
      \k_buf_0_val_3_addr_reg_848_reg[4]_0\ => \k_buf_0_val_3_addr_reg_848_reg[4]_0\,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4(1 downto 0) => ram_reg_3(1 downto 0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      ram_reg_9 => ram_reg_8,
      \right_border_buf_0_s_fu_150_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_150_reg[7]\(7 downto 0),
      \right_border_buf_0_s_fu_150_reg[7]_0\(7 downto 0) => \right_border_buf_0_s_fu_150_reg[7]_0\(7 downto 0),
      \row_assign_13_1_t_reg_813_reg[1]\(1 downto 0) => \row_assign_13_1_t_reg_813_reg[1]\(1 downto 0),
      \src_kernel_win_0_va_26_reg_877_reg[0]\ => \src_kernel_win_0_va_26_reg_877_reg[0]\,
      \src_kernel_win_0_va_26_reg_877_reg[2]\ => \src_kernel_win_0_va_26_reg_877_reg[2]\,
      \src_kernel_win_0_va_26_reg_877_reg[3]\ => \src_kernel_win_0_va_26_reg_877_reg[3]\,
      \src_kernel_win_0_va_26_reg_877_reg[5]\ => \src_kernel_win_0_va_26_reg_877_reg[5]\,
      \tmp_13_reg_799_reg[0]\ => \tmp_13_reg_799_reg[0]\,
      tmp_14_reg_807 => tmp_14_reg_807,
      \tmp_32_reg_836_reg[0]\(4 downto 0) => \tmp_32_reg_836_reg[0]\(4 downto 0),
      tmp_s_reg_785 => tmp_s_reg_785
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A is
  port (
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[1]_1\ : out STD_LOGIC;
    dilateImg_data_strea_full_n : out STD_LOGIC;
    dilateImg_data_strea_empty_n : out STD_LOGIC;
    \tmp_6_reg_121_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_6_reg_121_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \mOutPtr_reg[1]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \exitcond_flatten_reg_112_reg[0]\ : in STD_LOGIC;
    threshold_filter_U0_dstImg_data_stream_V_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A : entity is "fifo_w8_d2_A";
end hls_ocr_0_fifo_w8_d2_A;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A is
  signal \^dilateimg_data_strea_empty_n\ : STD_LOGIC;
  signal \^dilateimg_data_strea_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_4\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_1\ : STD_LOGIC;
begin
  dilateImg_data_strea_empty_n <= \^dilateimg_data_strea_empty_n\;
  dilateImg_data_strea_full_n <= \^dilateimg_data_strea_full_n\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
  \mOutPtr_reg[1]_1\ <= \^moutptr_reg[1]_1\;
U_fifo_w8_d2_A_ram: entity work.hls_ocr_0_fifo_w8_d2_A_shiftReg_12
     port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      Q(6 downto 0) => Q(6 downto 0),
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      \exitcond_flatten_reg_112_reg[0]\ => \exitcond_flatten_reg_112_reg[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]_2\,
      threshold_filter_U0_dstImg_data_stream_V_din(0) => threshold_filter_U0_dstImg_data_stream_V_din(0),
      \tmp_6_reg_121_reg[0]\ => \tmp_6_reg_121_reg[0]\,
      \tmp_6_reg_121_reg[0]_0\(6 downto 0) => \tmp_6_reg_121_reg[0]_0\(6 downto 0)
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^dilateimg_data_strea_empty_n\,
      I1 => internal_empty_n_reg_1,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \^moutptr_reg[1]_0\,
      I5 => \^moutptr_reg[1]_1\,
      O => \internal_empty_n_i_1__6_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_4\,
      Q => \^dilateimg_data_strea_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_empty_n_reg_1,
      I1 => \^moutptr_reg[1]_0\,
      I2 => \^moutptr_reg[1]_1\,
      I3 => \^dilateimg_data_strea_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__6_n_4\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_4\,
      Q => \^dilateimg_data_strea_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^moutptr_reg[1]_1\,
      I1 => mOutPtr110_out,
      I2 => internal_empty_n_reg_1,
      I3 => \^moutptr_reg[1]_0\,
      O => \mOutPtr[1]_i_1__6_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_reg_0,
      Q => \^moutptr_reg[1]_1\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_4\,
      Q => \^moutptr_reg[1]_0\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A_0 is
  port (
    dstImg_data_stream_0_full_n : out STD_LOGIC;
    dstImg_data_stream_0_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dstImg_data_stream_0_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \tmp_6_reg_121_reg[0]\ : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_V_read : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    exitcond_flatten_reg_112_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A_0 : entity is "fifo_w8_d2_A";
end hls_ocr_0_fifo_w8_d2_A_0;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A_0 is
  signal \^dstimg_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^dstimg_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_4\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair0";
begin
  dstImg_data_stream_0_empty_n <= \^dstimg_data_stream_0_empty_n\;
  dstImg_data_stream_0_full_n <= \^dstimg_data_stream_0_full_n\;
U_fifo_w8_d2_A_ram: entity work.hls_ocr_0_fifo_w8_d2_A_shiftReg_11
     port map (
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      dstImg_data_stream_0_dout(0) => dstImg_data_stream_0_dout(0),
      dstImg_data_stream_0_full_n => \^dstimg_data_stream_0_full_n\,
      exitcond_flatten_reg_112_pp0_iter1_reg => exitcond_flatten_reg_112_pp0_iter1_reg,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_4_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_4_[1]\,
      \tmp_6_reg_121_reg[0]\ => \tmp_6_reg_121_reg[0]\
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dstimg_data_stream_0_empty_n\,
      I2 => shiftReg_ce,
      I3 => Mat2AXIvideo_U0_img_data_stream_V_read,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__7_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_4\,
      Q => \^dstimg_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => mOutPtr0,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \mOutPtr_reg_n_4_[0]\,
      I3 => \^dstimg_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__7_n_4\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_4\,
      Q => \^dstimg_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^dstimg_data_stream_0_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_V_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__7_n_4\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => shiftReg_ce,
      I2 => Mat2AXIvideo_U0_img_data_stream_V_read,
      I3 => \^dstimg_data_stream_0_empty_n\,
      I4 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1__7_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A_1 is
  port (
    erodeImg_data_stream_full_n : out STD_LOGIC;
    erodeImg_data_stream_empty_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_i_i_i_reg_832_reg[0]\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Dilate_U0_p_src_data_stream_V_read : in STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A_1 : entity is "fifo_w8_d2_A";
end hls_ocr_0_fifo_w8_d2_A_1;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A_1 is
  signal \^erodeimg_data_stream_empty_n\ : STD_LOGIC;
  signal \^erodeimg_data_stream_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_4\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_4\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair134";
begin
  erodeImg_data_stream_empty_n <= \^erodeimg_data_stream_empty_n\;
  erodeImg_data_stream_full_n <= \^erodeimg_data_stream_full_n\;
U_fifo_w8_d2_A_ram: entity work.hls_ocr_0_fifo_w8_d2_A_shiftReg_10
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_4_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_4_[1]\,
      \or_cond_i_i_i_reg_832_reg[0]\ => \or_cond_i_i_i_reg_832_reg[0]\,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0)
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter4_reg,
      I2 => \^erodeimg_data_stream_empty_n\,
      I3 => Dilate_U0_p_src_data_stream_V_read,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__5_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_4\,
      Q => \^erodeimg_data_stream_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^erodeimg_data_stream_full_n\,
      I2 => ap_rst_n,
      I3 => Dilate_U0_p_src_data_stream_V_read,
      I4 => \^erodeimg_data_stream_empty_n\,
      I5 => ap_enable_reg_pp0_iter4_reg,
      O => \internal_full_n_i_1__5_n_4\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_4\,
      Q => \^erodeimg_data_stream_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^erodeimg_data_stream_empty_n\,
      I1 => Dilate_U0_p_src_data_stream_V_read,
      I2 => ap_enable_reg_pp0_iter4_reg,
      I3 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__5_n_4\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => ap_enable_reg_pp0_iter4_reg,
      I2 => Dilate_U0_p_src_data_stream_V_read,
      I3 => \^erodeimg_data_stream_empty_n\,
      I4 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1__5_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A_2 is
  port (
    otusImg_data_stream_s_full_n : out STD_LOGIC;
    otusImg_data_stream_s_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    otusImg_data_stream_s_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Erode_U0_p_src_data_stream_V_read : in STD_LOGIC;
    \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A_2 : entity is "fifo_w8_d2_A";
end hls_ocr_0_fifo_w8_d2_A_2;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A_2 is
  signal \internal_empty_n_i_1__4_n_4\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_4\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^otusimg_data_stream_s_empty_n\ : STD_LOGIC;
  signal \^otusimg_data_stream_s_full_n\ : STD_LOGIC;
begin
  otusImg_data_stream_s_empty_n <= \^otusimg_data_stream_s_empty_n\;
  otusImg_data_stream_s_full_n <= \^otusimg_data_stream_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.hls_ocr_0_fifo_w8_d2_A_shiftReg_6
     port map (
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(0),
      ap_clk => ap_clk,
      internal_full_n_reg => \^otusimg_data_stream_s_full_n\,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_4_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_4_[1]\,
      otusImg_data_stream_s_dout(0) => otusImg_data_stream_s_dout(0),
      \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]\ => \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]\,
      \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0\ => \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0\
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^otusimg_data_stream_s_empty_n\,
      I3 => Erode_U0_p_src_data_stream_V_read,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \mOutPtr_reg_n_4_[0]\,
      O => \internal_empty_n_i_1__4_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_4\,
      Q => \^otusimg_data_stream_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Erode_U0_p_src_data_stream_V_read,
      I3 => \^otusimg_data_stream_s_empty_n\,
      I4 => \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0\,
      I5 => \^otusimg_data_stream_s_full_n\,
      O => \internal_full_n_i_1__4_n_4\
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_4\,
      Q => \^otusimg_data_stream_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^otusimg_data_stream_s_empty_n\,
      I1 => Erode_U0_p_src_data_stream_V_read,
      I2 => \^otusimg_data_stream_s_full_n\,
      I3 => \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0\,
      I4 => \mOutPtr_reg_n_4_[0]\,
      O => \mOutPtr[0]_i_1__4_n_4\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_4_[0]\,
      I1 => \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0\,
      I2 => \^otusimg_data_stream_s_full_n\,
      I3 => Erode_U0_p_src_data_stream_V_read,
      I4 => \^otusimg_data_stream_s_empty_n\,
      I5 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1__4_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_4\,
      Q => \mOutPtr_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_fifo_w8_d2_A_4 is
  port (
    \tmp_3_reg_1359_reg[7]\ : out STD_LOGIC;
    srcImg_data_stream_0_full_n : out STD_LOGIC;
    srcImg_data_stream_0_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    shiftReg_addr : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    hls_otsu_U0_srcImg_data_stream_V_read : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_1_i_reg_274_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_fifo_w8_d2_A_4 : entity is "fifo_w8_d2_A";
end hls_ocr_0_fifo_w8_d2_A_4;

architecture STRUCTURE of hls_ocr_0_fifo_w8_d2_A_4 is
  signal \internal_empty_n_i_1__1_n_4\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_4\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_4\ : STD_LOGIC;
  signal \mOutPtr_reg_n_4_[1]\ : STD_LOGIC;
  signal \^srcimg_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^srcimg_data_stream_0_full_n\ : STD_LOGIC;
  signal \^tmp_3_reg_1359_reg[7]\ : STD_LOGIC;
begin
  srcImg_data_stream_0_empty_n <= \^srcimg_data_stream_0_empty_n\;
  srcImg_data_stream_0_full_n <= \^srcimg_data_stream_0_full_n\;
  \tmp_3_reg_1359_reg[7]\ <= \^tmp_3_reg_1359_reg[7]\;
U_fifo_w8_d2_A_ram: entity work.hls_ocr_0_fifo_w8_d2_A_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      \SRL_SIG_reg[1][6]_0\(3 downto 0) => \SRL_SIG_reg[1][6]\(3 downto 0),
      ap_clk => ap_clk,
      \axi_data_V_1_i_reg_274_reg[7]\(7 downto 0) => \axi_data_V_1_i_reg_274_reg[7]\(7 downto 0),
      \mOutPtr_reg[0]\ => \^tmp_3_reg_1359_reg[7]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_4_[1]\
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^srcimg_data_stream_0_empty_n\,
      I1 => internal_empty_n_reg_1,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_4_[1]\,
      I5 => \^tmp_3_reg_1359_reg[7]\,
      O => \internal_empty_n_i_1__1_n_4\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_4\,
      Q => \^srcimg_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_empty_n_reg_1,
      I1 => \mOutPtr_reg_n_4_[1]\,
      I2 => \^tmp_3_reg_1359_reg[7]\,
      I3 => \^srcimg_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_4\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_4\,
      Q => \^srcimg_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \^tmp_3_reg_1359_reg[7]\,
      I1 => \ap_CS_fsm_reg[4]\,
      I2 => \^srcimg_data_stream_0_full_n\,
      I3 => hls_otsu_U0_srcImg_data_stream_V_read,
      I4 => \^srcimg_data_stream_0_empty_n\,
      I5 => \mOutPtr_reg_n_4_[1]\,
      O => \mOutPtr[1]_i_1__1_n_4\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_reg_0,
      Q => \^tmp_3_reg_1359_reg[7]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_4\,
      Q => \mOutPtr_reg_n_4_[1]\,
      S => ap_rst_n_inv
    );
\tmp_7_i_reg_1369[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tmp_3_reg_1359_reg[7]\,
      I1 => \mOutPtr_reg_n_4_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_mac_muladhbi is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    front_grays_V_d0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 18 downto 0 );
    tmp_15_i_reg_1491 : in STD_LOGIC;
    front_grays_tmp_V_1_fu_2460 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_mac_muladhbi : entity is "hls_ocr_mac_muladhbi";
end hls_ocr_0_hls_ocr_mac_muladhbi;

architecture STRUCTURE of hls_ocr_0_hls_ocr_mac_muladhbi is
begin
hls_ocr_mac_muladhbi_DSP48_1_U: entity work.hls_ocr_0_hls_ocr_mac_muladhbi_DSP48_1
     port map (
      D(8 downto 0) => D(8 downto 0),
      DOADO(18 downto 0) => DOADO(18 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      front_grays_V_d0(27 downto 0) => front_grays_V_d0(27 downto 0),
      front_grays_tmp_V_1_fu_2460 => front_grays_tmp_V_1_fu_2460,
      tmp_15_i_reg_1491 => tmp_15_i_reg_1491
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_mul_52s_5fYi is
  port (
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    \tmp9_reg_1587_reg__2\ : in STD_LOGIC_VECTOR ( 51 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_mul_52s_5fYi : entity is "hls_ocr_mul_52s_5fYi";
end hls_ocr_0_hls_ocr_mul_52s_5fYi;

architecture STRUCTURE of hls_ocr_0_hls_ocr_mul_52s_5fYi is
begin
hls_ocr_mul_52s_5fYi_MulnS_0_U: entity work.hls_ocr_0_hls_ocr_mul_52s_5fYi_MulnS_0
     port map (
      D(33 downto 0) => D(33 downto 0),
      ap_clk => ap_clk,
      in0(51 downto 0) => in0(51 downto 0),
      \tmp9_reg_1587_reg__2\(51 downto 0) => \tmp9_reg_1587_reg__2\(51 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_mul_mul_1g8j is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_mul_mul_1g8j : entity is "hls_ocr_mul_mul_1g8j";
end hls_ocr_0_hls_ocr_mul_mul_1g8j;

architecture STRUCTURE of hls_ocr_0_hls_ocr_mul_mul_1g8j is
begin
hls_ocr_mul_mul_1g8j_DSP48_0_U: entity work.hls_ocr_0_hls_ocr_mul_mul_1g8j_DSP48_0
     port map (
      D(19 downto 0) => D(19 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_udiv_26nseOg_div is
  port (
    \divisor0_reg[0]_0\ : out STD_LOGIC;
    \divisor0_reg[1]_0\ : out STD_LOGIC;
    \divisor0_reg[2]_0\ : out STD_LOGIC;
    \divisor0_reg[3]_0\ : out STD_LOGIC;
    \divisor0_reg[4]_0\ : out STD_LOGIC;
    \divisor0_reg[5]_0\ : out STD_LOGIC;
    \divisor0_reg[6]_0\ : out STD_LOGIC;
    \divisor0_reg[7]_0\ : out STD_LOGIC;
    \divisor0_reg[8]_0\ : out STD_LOGIC;
    \divisor0_reg[9]_0\ : out STD_LOGIC;
    \divisor0_reg[10]_0\ : out STD_LOGIC;
    \divisor0_reg[11]_0\ : out STD_LOGIC;
    \divisor0_reg[12]_0\ : out STD_LOGIC;
    \divisor0_reg[13]_0\ : out STD_LOGIC;
    \divisor0_reg[14]_0\ : out STD_LOGIC;
    \divisor0_reg[15]_0\ : out STD_LOGIC;
    \divisor0_reg[16]_0\ : out STD_LOGIC;
    \divisor0_reg[17]_0\ : out STD_LOGIC;
    \divisor0_reg[18]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend_tmp_reg[1]\ : out STD_LOGIC;
    \quot_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dividend_tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp5_reg_1592_reg__2\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    front_pixs_V_q0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_stage_reg_r_23 : in STD_LOGIC;
    \divisor0_reg[19]_0\ : in STD_LOGIC;
    remd_tmp : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tmp_1_i_reg_1500_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \divisor0_reg[0]_1\ : in STD_LOGIC;
    \divisor0_reg[1]_1\ : in STD_LOGIC;
    \divisor0_reg[2]_1\ : in STD_LOGIC;
    \divisor0_reg[3]_1\ : in STD_LOGIC;
    \divisor0_reg[4]_1\ : in STD_LOGIC;
    \divisor0_reg[5]_1\ : in STD_LOGIC;
    \divisor0_reg[6]_1\ : in STD_LOGIC;
    \divisor0_reg[7]_1\ : in STD_LOGIC;
    \divisor0_reg[8]_1\ : in STD_LOGIC;
    \divisor0_reg[9]_1\ : in STD_LOGIC;
    \divisor0_reg[10]_1\ : in STD_LOGIC;
    \divisor0_reg[11]_1\ : in STD_LOGIC;
    \divisor0_reg[12]_1\ : in STD_LOGIC;
    \divisor0_reg[13]_1\ : in STD_LOGIC;
    \divisor0_reg[14]_1\ : in STD_LOGIC;
    \divisor0_reg[15]_1\ : in STD_LOGIC;
    \divisor0_reg[16]_1\ : in STD_LOGIC;
    \divisor0_reg[17]_1\ : in STD_LOGIC;
    \divisor0_reg[18]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_udiv_26nseOg_div : entity is "hls_ocr_udiv_26nseOg_div";
end hls_ocr_0_hls_ocr_udiv_26nseOg_div;

architecture STRUCTURE of hls_ocr_0_hls_ocr_udiv_26nseOg_div is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dividend_tmp : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \divisor0_reg_n_4_[0]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[10]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[11]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[12]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[13]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[14]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[15]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[16]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[17]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[18]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[19]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_4_[9]\ : STD_LOGIC;
  signal \^quot_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
  \quot_reg[0]_0\(0) <= \^quot_reg[0]_0\(0);
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(4),
      Q => \divisor0_reg[4]_0\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(5),
      Q => \divisor0_reg[5]_0\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(6),
      Q => \divisor0_reg[6]_0\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(7),
      Q => \divisor0_reg[7]_0\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(8),
      Q => \divisor0_reg[8]_0\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(9),
      Q => \divisor0_reg[9]_0\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(10),
      Q => \divisor0_reg[10]_0\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(11),
      Q => \divisor0_reg[11]_0\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(12),
      Q => \divisor0_reg[12]_0\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(13),
      Q => \divisor0_reg[13]_0\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(14),
      Q => \divisor0_reg[14]_0\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(15),
      Q => \divisor0_reg[15]_0\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(16),
      Q => \divisor0_reg[16]_0\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(17),
      Q => \divisor0_reg[17]_0\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(18),
      Q => \divisor0_reg[18]_0\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(0),
      Q => \divisor0_reg[0]_0\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(1),
      Q => \divisor0_reg[1]_0\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(2),
      Q => \divisor0_reg[2]_0\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(3),
      Q => \divisor0_reg[3]_0\,
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(0),
      Q => \divisor0_reg_n_4_[0]\,
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(10),
      Q => \divisor0_reg_n_4_[10]\,
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(11),
      Q => \divisor0_reg_n_4_[11]\,
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(12),
      Q => \divisor0_reg_n_4_[12]\,
      R => '0'
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(13),
      Q => \divisor0_reg_n_4_[13]\,
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(14),
      Q => \divisor0_reg_n_4_[14]\,
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(15),
      Q => \divisor0_reg_n_4_[15]\,
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(16),
      Q => \divisor0_reg_n_4_[16]\,
      R => '0'
    );
\divisor0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(17),
      Q => \divisor0_reg_n_4_[17]\,
      R => '0'
    );
\divisor0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(18),
      Q => \divisor0_reg_n_4_[18]\,
      R => '0'
    );
\divisor0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(19),
      Q => \divisor0_reg_n_4_[19]\,
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(1),
      Q => \divisor0_reg_n_4_[1]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(2),
      Q => \divisor0_reg_n_4_[2]\,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(3),
      Q => \divisor0_reg_n_4_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(4),
      Q => \divisor0_reg_n_4_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(5),
      Q => \divisor0_reg_n_4_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(6),
      Q => \divisor0_reg_n_4_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(7),
      Q => \divisor0_reg_n_4_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(8),
      Q => \divisor0_reg_n_4_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1500_reg[19]\(9),
      Q => \divisor0_reg_n_4_[9]\,
      R => '0'
    );
hls_ocr_udiv_26nseOg_div_u_0: entity work.hls_ocr_0_hls_ocr_udiv_26nseOg_div_u
     port map (
      D(19) => \divisor0_reg_n_4_[19]\,
      D(18) => \divisor0_reg_n_4_[18]\,
      D(17) => \divisor0_reg_n_4_[17]\,
      D(16) => \divisor0_reg_n_4_[16]\,
      D(15) => \divisor0_reg_n_4_[15]\,
      D(14) => \divisor0_reg_n_4_[14]\,
      D(13) => \divisor0_reg_n_4_[13]\,
      D(12) => \divisor0_reg_n_4_[12]\,
      D(11) => \divisor0_reg_n_4_[11]\,
      D(10) => \divisor0_reg_n_4_[10]\,
      D(9) => \divisor0_reg_n_4_[9]\,
      D(8) => \divisor0_reg_n_4_[8]\,
      D(7) => \divisor0_reg_n_4_[7]\,
      D(6) => \divisor0_reg_n_4_[6]\,
      D(5) => \divisor0_reg_n_4_[5]\,
      D(4) => \divisor0_reg_n_4_[4]\,
      D(3) => \divisor0_reg_n_4_[3]\,
      D(2) => \divisor0_reg_n_4_[2]\,
      D(1) => \divisor0_reg_n_4_[1]\,
      D(0) => \divisor0_reg_n_4_[0]\,
      E(0) => \^e\(0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      dividend_tmp(25 downto 0) => dividend_tmp(25 downto 0),
      \dividend_tmp_reg[0]_0\(3 downto 0) => \dividend_tmp_reg[0]\(3 downto 0),
      \dividend_tmp_reg[1]_0\ => \dividend_tmp_reg[1]\,
      \divisor0_reg[0]_0\ => \divisor0_reg[0]_1\,
      \divisor0_reg[10]_0\ => \divisor0_reg[10]_1\,
      \divisor0_reg[11]_0\ => \divisor0_reg[11]_1\,
      \divisor0_reg[12]_0\ => \divisor0_reg[12]_1\,
      \divisor0_reg[13]_0\ => \divisor0_reg[13]_1\,
      \divisor0_reg[14]_0\ => \divisor0_reg[14]_1\,
      \divisor0_reg[15]_0\ => \divisor0_reg[15]_1\,
      \divisor0_reg[16]_0\ => \divisor0_reg[16]_1\,
      \divisor0_reg[17]_0\ => \divisor0_reg[17]_1\,
      \divisor0_reg[18]_0\ => \divisor0_reg[18]_1\,
      \divisor0_reg[19]_0\ => \divisor0_reg[19]_0\,
      \divisor0_reg[1]_0\ => \divisor0_reg[1]_1\,
      \divisor0_reg[2]_0\ => \divisor0_reg[2]_1\,
      \divisor0_reg[3]_0\ => \divisor0_reg[3]_1\,
      \divisor0_reg[4]_0\ => \divisor0_reg[4]_1\,
      \divisor0_reg[5]_0\ => \divisor0_reg[5]_1\,
      \divisor0_reg[6]_0\ => \divisor0_reg[6]_1\,
      \divisor0_reg[7]_0\ => \divisor0_reg[7]_1\,
      \divisor0_reg[8]_0\ => \divisor0_reg[8]_1\,
      \divisor0_reg[9]_0\ => \divisor0_reg[9]_1\,
      \quot_reg[0]\(0) => \^quot_reg[0]_0\(0),
      r_stage_reg_r_23 => r_stage_reg_r_23,
      remd_tmp(13 downto 0) => remd_tmp(13 downto 0),
      \remd_tmp_reg[23]_0\(3 downto 0) => \remd_tmp_reg[23]\(3 downto 0),
      \remd_tmp_reg[27]\(3 downto 0) => \remd_tmp_reg[27]\(3 downto 0)
    );
\quot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(0),
      Q => \tmp5_reg_1592_reg__2\(0),
      R => '0'
    );
\quot_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(10),
      Q => \tmp5_reg_1592_reg__2\(10),
      R => '0'
    );
\quot_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(11),
      Q => \tmp5_reg_1592_reg__2\(11),
      R => '0'
    );
\quot_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(12),
      Q => \tmp5_reg_1592_reg__2\(12),
      R => '0'
    );
\quot_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(13),
      Q => \tmp5_reg_1592_reg__2\(13),
      R => '0'
    );
\quot_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(14),
      Q => \tmp5_reg_1592_reg__2\(14),
      R => '0'
    );
\quot_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(15),
      Q => \tmp5_reg_1592_reg__2\(15),
      R => '0'
    );
\quot_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(16),
      Q => \tmp5_reg_1592_reg__2\(16),
      R => '0'
    );
\quot_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(17),
      Q => \tmp5_reg_1592_reg__2\(17),
      R => '0'
    );
\quot_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(18),
      Q => \tmp5_reg_1592_reg__2\(18),
      R => '0'
    );
\quot_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(19),
      Q => \tmp5_reg_1592_reg__2\(19),
      R => '0'
    );
\quot_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(1),
      Q => \tmp5_reg_1592_reg__2\(1),
      R => '0'
    );
\quot_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(20),
      Q => \tmp5_reg_1592_reg__2\(20),
      R => '0'
    );
\quot_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(21),
      Q => \tmp5_reg_1592_reg__2\(21),
      R => '0'
    );
\quot_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(22),
      Q => \tmp5_reg_1592_reg__2\(22),
      R => '0'
    );
\quot_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(23),
      Q => \tmp5_reg_1592_reg__2\(23),
      R => '0'
    );
\quot_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(24),
      Q => \tmp5_reg_1592_reg__2\(24),
      R => '0'
    );
\quot_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(25),
      Q => \tmp5_reg_1592_reg__2\(25),
      R => '0'
    );
\quot_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(2),
      Q => \tmp5_reg_1592_reg__2\(2),
      R => '0'
    );
\quot_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(3),
      Q => \tmp5_reg_1592_reg__2\(3),
      R => '0'
    );
\quot_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(4),
      Q => \tmp5_reg_1592_reg__2\(4),
      R => '0'
    );
\quot_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(5),
      Q => \tmp5_reg_1592_reg__2\(5),
      R => '0'
    );
\quot_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(6),
      Q => \tmp5_reg_1592_reg__2\(6),
      R => '0'
    );
\quot_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(7),
      Q => \tmp5_reg_1592_reg__2\(7),
      R => '0'
    );
\quot_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(8),
      Q => \tmp5_reg_1592_reg__2\(8),
      R => '0'
    );
\quot_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^quot_reg[0]_0\(0),
      D => dividend_tmp(9),
      Q => \tmp5_reg_1592_reg__2\(9),
      R => '0'
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \^e\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_udiv_34nsdEe_div is
  port (
    \dividend_tmp_reg[7]\ : out STD_LOGIC;
    \dividend_tmp_reg[8]\ : out STD_LOGIC;
    \dividend_tmp_reg[9]\ : out STD_LOGIC;
    \dividend_tmp_reg[10]\ : out STD_LOGIC;
    \dividend_tmp_reg[11]\ : out STD_LOGIC;
    \dividend_tmp_reg[12]\ : out STD_LOGIC;
    \dividend_tmp_reg[13]\ : out STD_LOGIC;
    \dividend_tmp_reg[14]\ : out STD_LOGIC;
    \dividend_tmp_reg[15]\ : out STD_LOGIC;
    \dividend_tmp_reg[16]\ : out STD_LOGIC;
    \dividend_tmp_reg[17]\ : out STD_LOGIC;
    \dividend_tmp_reg[18]\ : out STD_LOGIC;
    \dividend_tmp_reg[19]\ : out STD_LOGIC;
    \dividend_tmp_reg[20]\ : out STD_LOGIC;
    \dividend_tmp_reg[21]\ : out STD_LOGIC;
    \dividend_tmp_reg[22]\ : out STD_LOGIC;
    \dividend_tmp_reg[23]\ : out STD_LOGIC;
    \dividend_tmp_reg[24]\ : out STD_LOGIC;
    \dividend_tmp_reg[25]\ : out STD_LOGIC;
    \remd_tmp_reg[0]\ : out STD_LOGIC;
    \dividend_tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    r_V_fu_1166_p2 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[6]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dividend0_reg[7]_0\ : in STD_LOGIC;
    \dividend0_reg[8]_0\ : in STD_LOGIC;
    \dividend0_reg[9]_0\ : in STD_LOGIC;
    \dividend0_reg[10]_0\ : in STD_LOGIC;
    \dividend0_reg[11]_0\ : in STD_LOGIC;
    \dividend0_reg[12]_0\ : in STD_LOGIC;
    \dividend0_reg[13]_0\ : in STD_LOGIC;
    \dividend0_reg[14]_0\ : in STD_LOGIC;
    \dividend0_reg[15]_0\ : in STD_LOGIC;
    \dividend0_reg[16]_0\ : in STD_LOGIC;
    \dividend0_reg[17]_0\ : in STD_LOGIC;
    \dividend0_reg[18]_0\ : in STD_LOGIC;
    \dividend0_reg[19]_0\ : in STD_LOGIC;
    \dividend0_reg[20]_0\ : in STD_LOGIC;
    \dividend0_reg[21]_0\ : in STD_LOGIC;
    \dividend0_reg[22]_0\ : in STD_LOGIC;
    \dividend0_reg[23]_0\ : in STD_LOGIC;
    \dividend0_reg[24]_0\ : in STD_LOGIC;
    front_pixs_V_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_stage_reg_r_5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_stage_reg[0]_rep_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \p_Val2_3_reg_1523_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_udiv_34nsdEe_div : entity is "hls_ocr_udiv_34nsdEe_div";
end hls_ocr_0_hls_ocr_udiv_34nsdEe_div;

architecture STRUCTURE of hls_ocr_0_hls_ocr_udiv_34nsdEe_div is
  signal dividend0 : STD_LOGIC_VECTOR ( 33 downto 6 );
  signal dividend_tmp : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal divisor0 : STD_LOGIC_VECTOR ( 19 to 19 );
  signal done0 : STD_LOGIC;
  signal grp_fu_1148_p2 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal tmp9_fu_1181_p2_i_10_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_11_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_12_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_13_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_14_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_15_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_16_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_17_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_18_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_19_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_1_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_1_n_5 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_1_n_6 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_1_n_7 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_20_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_21_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_22_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_23_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_24_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_25_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_26_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_27_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_28_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_29_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_2_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_2_n_5 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_2_n_6 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_2_n_7 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_30_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_31_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_32_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_33_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_34_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_35_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_36_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_37_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_38_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_39_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_3_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_3_n_5 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_3_n_6 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_3_n_7 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_40_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_41_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_42_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_43_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_4_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_4_n_5 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_4_n_6 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_4_n_7 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_5_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_5_n_5 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_5_n_6 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_5_n_7 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_6_n_6 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_6_n_7 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_7_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_7_n_5 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_7_n_6 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_7_n_7 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_8_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_8_n_5 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_8_n_6 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_8_n_7 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_9_n_4 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_9_n_5 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_9_n_6 : STD_LOGIC;
  signal tmp9_fu_1181_p2_i_9_n_7 : STD_LOGIC;
  signal NLW_tmp9_fu_1181_p2_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp9_fu_1181_p2_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(4),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(5),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(6),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(7),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(8),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(9),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(10),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(11),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(12),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(13),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(14),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(15),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(16),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(17),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(18),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(19),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(20),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(21),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(22),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(23),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(24),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(25),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(26),
      Q => dividend0(32),
      R => '0'
    );
\dividend0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(27),
      Q => dividend0(33),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(0),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(1),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(2),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_Val2_3_reg_1523_reg[27]\(3),
      Q => dividend0(9),
      R => '0'
    );
\divisor0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => front_pixs_V_q0(0),
      Q => divisor0(19),
      R => '0'
    );
hls_ocr_udiv_34nsdEe_div_u_0: entity work.hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u
     port map (
      D(27 downto 0) => dividend0(33 downto 6),
      E(0) => E(0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dividend0_reg[10]_0\ => \dividend0_reg[10]_0\,
      \dividend0_reg[11]_0\ => \dividend0_reg[11]_0\,
      \dividend0_reg[12]_0\ => \dividend0_reg[12]_0\,
      \dividend0_reg[13]_0\ => \dividend0_reg[13]_0\,
      \dividend0_reg[14]_0\ => \dividend0_reg[14]_0\,
      \dividend0_reg[15]_0\ => \dividend0_reg[15]_0\,
      \dividend0_reg[16]_0\ => \dividend0_reg[16]_0\,
      \dividend0_reg[17]_0\ => \dividend0_reg[17]_0\,
      \dividend0_reg[18]_0\ => \dividend0_reg[18]_0\,
      \dividend0_reg[19]_0\ => \dividend0_reg[19]_0\,
      \dividend0_reg[20]_0\ => \dividend0_reg[20]_0\,
      \dividend0_reg[21]_0\ => \dividend0_reg[21]_0\,
      \dividend0_reg[22]_0\ => \dividend0_reg[22]_0\,
      \dividend0_reg[23]_0\ => \dividend0_reg[23]_0\,
      \dividend0_reg[24]_0\ => \dividend0_reg[24]_0\,
      \dividend0_reg[6]_0\ => \dividend0_reg[6]_0\,
      \dividend0_reg[7]_0\ => \dividend0_reg[7]_0\,
      \dividend0_reg[8]_0\ => \dividend0_reg[8]_0\,
      \dividend0_reg[9]_0\ => \dividend0_reg[9]_0\,
      dividend_tmp(33 downto 0) => dividend_tmp(33 downto 0),
      \dividend_tmp_reg[0]_0\(13 downto 0) => \dividend_tmp_reg[0]\(13 downto 0),
      \dividend_tmp_reg[10]_0\ => \dividend_tmp_reg[10]\,
      \dividend_tmp_reg[11]_0\ => \dividend_tmp_reg[11]\,
      \dividend_tmp_reg[12]_0\ => \dividend_tmp_reg[12]\,
      \dividend_tmp_reg[13]_0\ => \dividend_tmp_reg[13]\,
      \dividend_tmp_reg[14]_0\ => \dividend_tmp_reg[14]\,
      \dividend_tmp_reg[15]_0\ => \dividend_tmp_reg[15]\,
      \dividend_tmp_reg[16]_0\ => \dividend_tmp_reg[16]\,
      \dividend_tmp_reg[17]_0\ => \dividend_tmp_reg[17]\,
      \dividend_tmp_reg[18]_0\ => \dividend_tmp_reg[18]\,
      \dividend_tmp_reg[19]_0\ => \dividend_tmp_reg[19]\,
      \dividend_tmp_reg[20]_0\ => \dividend_tmp_reg[20]\,
      \dividend_tmp_reg[21]_0\ => \dividend_tmp_reg[21]\,
      \dividend_tmp_reg[22]_0\ => \dividend_tmp_reg[22]\,
      \dividend_tmp_reg[23]_0\ => \dividend_tmp_reg[23]\,
      \dividend_tmp_reg[24]_0\ => \dividend_tmp_reg[24]\,
      \dividend_tmp_reg[25]_0\ => \dividend_tmp_reg[25]\,
      \dividend_tmp_reg[7]_0\ => \dividend_tmp_reg[7]\,
      \dividend_tmp_reg[8]_0\ => \dividend_tmp_reg[8]\,
      \dividend_tmp_reg[9]_0\ => \dividend_tmp_reg[9]\,
      divisor0(0) => divisor0(19),
      \quot_reg[0]\(0) => done0,
      \r_stage_reg[0]_rep\(3 downto 0) => \r_stage_reg[0]_rep\(3 downto 0),
      \r_stage_reg[0]_rep_0\(3 downto 0) => \r_stage_reg[0]_rep_0\(3 downto 0),
      \r_stage_reg[0]_rep_1\(3 downto 0) => \r_stage_reg[0]_rep_1\(3 downto 0),
      \r_stage_reg[0]_rep_2\ => \r_stage_reg[0]_rep_2\,
      \r_stage_reg[26]\(0) => \r_stage_reg[26]\(0),
      r_stage_reg_r_5 => r_stage_reg_r_5,
      \remd_tmp_reg[0]_0\ => \remd_tmp_reg[0]\
    );
\quot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(0),
      Q => grp_fu_1148_p2(0),
      R => '0'
    );
\quot_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(10),
      Q => grp_fu_1148_p2(10),
      R => '0'
    );
\quot_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(11),
      Q => grp_fu_1148_p2(11),
      R => '0'
    );
\quot_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(12),
      Q => grp_fu_1148_p2(12),
      R => '0'
    );
\quot_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(13),
      Q => grp_fu_1148_p2(13),
      R => '0'
    );
\quot_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(14),
      Q => grp_fu_1148_p2(14),
      R => '0'
    );
\quot_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(15),
      Q => grp_fu_1148_p2(15),
      R => '0'
    );
\quot_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(16),
      Q => grp_fu_1148_p2(16),
      R => '0'
    );
\quot_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(17),
      Q => grp_fu_1148_p2(17),
      R => '0'
    );
\quot_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(18),
      Q => grp_fu_1148_p2(18),
      R => '0'
    );
\quot_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(19),
      Q => grp_fu_1148_p2(19),
      R => '0'
    );
\quot_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(1),
      Q => grp_fu_1148_p2(1),
      R => '0'
    );
\quot_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(20),
      Q => grp_fu_1148_p2(20),
      R => '0'
    );
\quot_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(21),
      Q => grp_fu_1148_p2(21),
      R => '0'
    );
\quot_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(22),
      Q => grp_fu_1148_p2(22),
      R => '0'
    );
\quot_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(23),
      Q => grp_fu_1148_p2(23),
      R => '0'
    );
\quot_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(24),
      Q => grp_fu_1148_p2(24),
      R => '0'
    );
\quot_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(25),
      Q => grp_fu_1148_p2(25),
      R => '0'
    );
\quot_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(26),
      Q => grp_fu_1148_p2(26),
      R => '0'
    );
\quot_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(27),
      Q => grp_fu_1148_p2(27),
      R => '0'
    );
\quot_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(28),
      Q => grp_fu_1148_p2(28),
      R => '0'
    );
\quot_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(29),
      Q => grp_fu_1148_p2(29),
      R => '0'
    );
\quot_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(2),
      Q => grp_fu_1148_p2(2),
      R => '0'
    );
\quot_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(30),
      Q => grp_fu_1148_p2(30),
      R => '0'
    );
\quot_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(31),
      Q => grp_fu_1148_p2(31),
      R => '0'
    );
\quot_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(32),
      Q => grp_fu_1148_p2(32),
      R => '0'
    );
\quot_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(33),
      Q => grp_fu_1148_p2(33),
      R => '0'
    );
\quot_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(3),
      Q => grp_fu_1148_p2(3),
      R => '0'
    );
\quot_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(4),
      Q => grp_fu_1148_p2(4),
      R => '0'
    );
\quot_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(5),
      Q => grp_fu_1148_p2(5),
      R => '0'
    );
\quot_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(6),
      Q => grp_fu_1148_p2(6),
      R => '0'
    );
\quot_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(7),
      Q => grp_fu_1148_p2(7),
      R => '0'
    );
\quot_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(8),
      Q => grp_fu_1148_p2(8),
      R => '0'
    );
\quot_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(9),
      Q => grp_fu_1148_p2(9),
      R => '0'
    );
tmp9_fu_1181_p2_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => tmp9_fu_1181_p2_i_2_n_4,
      CO(3) => tmp9_fu_1181_p2_i_1_n_4,
      CO(2) => tmp9_fu_1181_p2_i_1_n_5,
      CO(1) => tmp9_fu_1181_p2_i_1_n_6,
      CO(0) => tmp9_fu_1181_p2_i_1_n_7,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_1148_p2(19 downto 16),
      O(3 downto 0) => r_V_fu_1166_p2(19 downto 16),
      S(3) => tmp9_fu_1181_p2_i_10_n_4,
      S(2) => tmp9_fu_1181_p2_i_11_n_4,
      S(1) => tmp9_fu_1181_p2_i_12_n_4,
      S(0) => tmp9_fu_1181_p2_i_13_n_4
    );
tmp9_fu_1181_p2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(19),
      I1 => Q(19),
      O => tmp9_fu_1181_p2_i_10_n_4
    );
tmp9_fu_1181_p2_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(18),
      I1 => Q(18),
      O => tmp9_fu_1181_p2_i_11_n_4
    );
tmp9_fu_1181_p2_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(17),
      I1 => Q(17),
      O => tmp9_fu_1181_p2_i_12_n_4
    );
tmp9_fu_1181_p2_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(16),
      I1 => Q(16),
      O => tmp9_fu_1181_p2_i_13_n_4
    );
tmp9_fu_1181_p2_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(15),
      I1 => Q(15),
      O => tmp9_fu_1181_p2_i_14_n_4
    );
tmp9_fu_1181_p2_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(14),
      I1 => Q(14),
      O => tmp9_fu_1181_p2_i_15_n_4
    );
tmp9_fu_1181_p2_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(13),
      I1 => Q(13),
      O => tmp9_fu_1181_p2_i_16_n_4
    );
tmp9_fu_1181_p2_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(12),
      I1 => Q(12),
      O => tmp9_fu_1181_p2_i_17_n_4
    );
tmp9_fu_1181_p2_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(11),
      I1 => Q(11),
      O => tmp9_fu_1181_p2_i_18_n_4
    );
tmp9_fu_1181_p2_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(10),
      I1 => Q(10),
      O => tmp9_fu_1181_p2_i_19_n_4
    );
tmp9_fu_1181_p2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp9_fu_1181_p2_i_3_n_4,
      CO(3) => tmp9_fu_1181_p2_i_2_n_4,
      CO(2) => tmp9_fu_1181_p2_i_2_n_5,
      CO(1) => tmp9_fu_1181_p2_i_2_n_6,
      CO(0) => tmp9_fu_1181_p2_i_2_n_7,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_1148_p2(15 downto 12),
      O(3 downto 0) => r_V_fu_1166_p2(15 downto 12),
      S(3) => tmp9_fu_1181_p2_i_14_n_4,
      S(2) => tmp9_fu_1181_p2_i_15_n_4,
      S(1) => tmp9_fu_1181_p2_i_16_n_4,
      S(0) => tmp9_fu_1181_p2_i_17_n_4
    );
tmp9_fu_1181_p2_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(9),
      I1 => Q(9),
      O => tmp9_fu_1181_p2_i_20_n_4
    );
tmp9_fu_1181_p2_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(8),
      I1 => Q(8),
      O => tmp9_fu_1181_p2_i_21_n_4
    );
tmp9_fu_1181_p2_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(7),
      I1 => Q(7),
      O => tmp9_fu_1181_p2_i_22_n_4
    );
tmp9_fu_1181_p2_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(6),
      I1 => Q(6),
      O => tmp9_fu_1181_p2_i_23_n_4
    );
tmp9_fu_1181_p2_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(5),
      I1 => Q(5),
      O => tmp9_fu_1181_p2_i_24_n_4
    );
tmp9_fu_1181_p2_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(4),
      I1 => Q(4),
      O => tmp9_fu_1181_p2_i_25_n_4
    );
tmp9_fu_1181_p2_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(3),
      I1 => Q(3),
      O => tmp9_fu_1181_p2_i_26_n_4
    );
tmp9_fu_1181_p2_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(2),
      I1 => Q(2),
      O => tmp9_fu_1181_p2_i_27_n_4
    );
tmp9_fu_1181_p2_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(1),
      I1 => Q(1),
      O => tmp9_fu_1181_p2_i_28_n_4
    );
tmp9_fu_1181_p2_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(0),
      I1 => Q(0),
      O => tmp9_fu_1181_p2_i_29_n_4
    );
tmp9_fu_1181_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp9_fu_1181_p2_i_4_n_4,
      CO(3) => tmp9_fu_1181_p2_i_3_n_4,
      CO(2) => tmp9_fu_1181_p2_i_3_n_5,
      CO(1) => tmp9_fu_1181_p2_i_3_n_6,
      CO(0) => tmp9_fu_1181_p2_i_3_n_7,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_1148_p2(11 downto 8),
      O(3 downto 0) => r_V_fu_1166_p2(11 downto 8),
      S(3) => tmp9_fu_1181_p2_i_18_n_4,
      S(2) => tmp9_fu_1181_p2_i_19_n_4,
      S(1) => tmp9_fu_1181_p2_i_20_n_4,
      S(0) => tmp9_fu_1181_p2_i_21_n_4
    );
tmp9_fu_1181_p2_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(33),
      I1 => Q(33),
      O => tmp9_fu_1181_p2_i_30_n_4
    );
tmp9_fu_1181_p2_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(32),
      I1 => Q(32),
      O => tmp9_fu_1181_p2_i_31_n_4
    );
tmp9_fu_1181_p2_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(31),
      I1 => Q(31),
      O => tmp9_fu_1181_p2_i_32_n_4
    );
tmp9_fu_1181_p2_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(30),
      I1 => Q(30),
      O => tmp9_fu_1181_p2_i_33_n_4
    );
tmp9_fu_1181_p2_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(29),
      I1 => Q(29),
      O => tmp9_fu_1181_p2_i_34_n_4
    );
tmp9_fu_1181_p2_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(28),
      I1 => Q(28),
      O => tmp9_fu_1181_p2_i_35_n_4
    );
tmp9_fu_1181_p2_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(27),
      I1 => Q(27),
      O => tmp9_fu_1181_p2_i_36_n_4
    );
tmp9_fu_1181_p2_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(26),
      I1 => Q(26),
      O => tmp9_fu_1181_p2_i_37_n_4
    );
tmp9_fu_1181_p2_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(25),
      I1 => Q(25),
      O => tmp9_fu_1181_p2_i_38_n_4
    );
tmp9_fu_1181_p2_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(24),
      I1 => Q(24),
      O => tmp9_fu_1181_p2_i_39_n_4
    );
tmp9_fu_1181_p2_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => tmp9_fu_1181_p2_i_5_n_4,
      CO(3) => tmp9_fu_1181_p2_i_4_n_4,
      CO(2) => tmp9_fu_1181_p2_i_4_n_5,
      CO(1) => tmp9_fu_1181_p2_i_4_n_6,
      CO(0) => tmp9_fu_1181_p2_i_4_n_7,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_1148_p2(7 downto 4),
      O(3 downto 0) => r_V_fu_1166_p2(7 downto 4),
      S(3) => tmp9_fu_1181_p2_i_22_n_4,
      S(2) => tmp9_fu_1181_p2_i_23_n_4,
      S(1) => tmp9_fu_1181_p2_i_24_n_4,
      S(0) => tmp9_fu_1181_p2_i_25_n_4
    );
tmp9_fu_1181_p2_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(23),
      I1 => Q(23),
      O => tmp9_fu_1181_p2_i_40_n_4
    );
tmp9_fu_1181_p2_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(22),
      I1 => Q(22),
      O => tmp9_fu_1181_p2_i_41_n_4
    );
tmp9_fu_1181_p2_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(21),
      I1 => Q(21),
      O => tmp9_fu_1181_p2_i_42_n_4
    );
tmp9_fu_1181_p2_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => grp_fu_1148_p2(20),
      I1 => Q(20),
      O => tmp9_fu_1181_p2_i_43_n_4
    );
tmp9_fu_1181_p2_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp9_fu_1181_p2_i_5_n_4,
      CO(2) => tmp9_fu_1181_p2_i_5_n_5,
      CO(1) => tmp9_fu_1181_p2_i_5_n_6,
      CO(0) => tmp9_fu_1181_p2_i_5_n_7,
      CYINIT => '1',
      DI(3 downto 0) => grp_fu_1148_p2(3 downto 0),
      O(3 downto 0) => r_V_fu_1166_p2(3 downto 0),
      S(3) => tmp9_fu_1181_p2_i_26_n_4,
      S(2) => tmp9_fu_1181_p2_i_27_n_4,
      S(1) => tmp9_fu_1181_p2_i_28_n_4,
      S(0) => tmp9_fu_1181_p2_i_29_n_4
    );
tmp9_fu_1181_p2_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => tmp9_fu_1181_p2_i_7_n_4,
      CO(3 downto 2) => NLW_tmp9_fu_1181_p2_i_6_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp9_fu_1181_p2_i_6_n_6,
      CO(0) => tmp9_fu_1181_p2_i_6_n_7,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => grp_fu_1148_p2(33 downto 32),
      O(3) => NLW_tmp9_fu_1181_p2_i_6_O_UNCONNECTED(3),
      O(2 downto 0) => r_V_fu_1166_p2(34 downto 32),
      S(3 downto 2) => B"01",
      S(1) => tmp9_fu_1181_p2_i_30_n_4,
      S(0) => tmp9_fu_1181_p2_i_31_n_4
    );
tmp9_fu_1181_p2_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => tmp9_fu_1181_p2_i_8_n_4,
      CO(3) => tmp9_fu_1181_p2_i_7_n_4,
      CO(2) => tmp9_fu_1181_p2_i_7_n_5,
      CO(1) => tmp9_fu_1181_p2_i_7_n_6,
      CO(0) => tmp9_fu_1181_p2_i_7_n_7,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_1148_p2(31 downto 28),
      O(3 downto 0) => r_V_fu_1166_p2(31 downto 28),
      S(3) => tmp9_fu_1181_p2_i_32_n_4,
      S(2) => tmp9_fu_1181_p2_i_33_n_4,
      S(1) => tmp9_fu_1181_p2_i_34_n_4,
      S(0) => tmp9_fu_1181_p2_i_35_n_4
    );
tmp9_fu_1181_p2_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => tmp9_fu_1181_p2_i_9_n_4,
      CO(3) => tmp9_fu_1181_p2_i_8_n_4,
      CO(2) => tmp9_fu_1181_p2_i_8_n_5,
      CO(1) => tmp9_fu_1181_p2_i_8_n_6,
      CO(0) => tmp9_fu_1181_p2_i_8_n_7,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_1148_p2(27 downto 24),
      O(3 downto 0) => r_V_fu_1166_p2(27 downto 24),
      S(3) => tmp9_fu_1181_p2_i_36_n_4,
      S(2) => tmp9_fu_1181_p2_i_37_n_4,
      S(1) => tmp9_fu_1181_p2_i_38_n_4,
      S(0) => tmp9_fu_1181_p2_i_39_n_4
    );
tmp9_fu_1181_p2_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => tmp9_fu_1181_p2_i_1_n_4,
      CO(3) => tmp9_fu_1181_p2_i_9_n_4,
      CO(2) => tmp9_fu_1181_p2_i_9_n_5,
      CO(1) => tmp9_fu_1181_p2_i_9_n_6,
      CO(0) => tmp9_fu_1181_p2_i_9_n_7,
      CYINIT => '0',
      DI(3 downto 0) => grp_fu_1148_p2(23 downto 20),
      O(3 downto 0) => r_V_fu_1166_p2(23 downto 20),
      S(3) => tmp9_fu_1181_p2_i_40_n_4,
      S(2) => tmp9_fu_1181_p2_i_41_n_4,
      S(1) => tmp9_fu_1181_p2_i_42_n_4,
      S(0) => tmp9_fu_1181_p2_i_43_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_udiv_34nsdEe_div_8 is
  port (
    \r_stage_reg[34]\ : out STD_LOGIC;
    r_stage_reg_r_6 : out STD_LOGIC;
    r_stage_reg_r_24 : out STD_LOGIC;
    quot : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \f_op_V_1_reg_1536_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_udiv_34nsdEe_div_8 : entity is "hls_ocr_udiv_34nsdEe_div";
end hls_ocr_0_hls_ocr_udiv_34nsdEe_div_8;

architecture STRUCTURE of hls_ocr_0_hls_ocr_udiv_34nsdEe_div_8 is
  signal dividend0 : STD_LOGIC_VECTOR ( 33 downto 6 );
  signal dividend_tmp : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal divisor0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal done0 : STD_LOGIC;
  signal start0 : STD_LOGIC;
begin
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => dividend0(10),
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => dividend0(11),
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => dividend0(12),
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => dividend0(13),
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => dividend0(14),
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => dividend0(15),
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => dividend0(16),
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => dividend0(17),
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => dividend0(18),
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => dividend0(19),
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => dividend0(20),
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => dividend0(21),
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => dividend0(22),
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => dividend0(23),
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => dividend0(24),
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => dividend0(25),
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => dividend0(26),
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => dividend0(27),
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => dividend0(28),
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => dividend0(29),
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => dividend0(30),
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => dividend0(31),
      R => '0'
    );
\dividend0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => dividend0(32),
      R => '0'
    );
\dividend0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => dividend0(33),
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => dividend0(6),
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => dividend0(7),
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => dividend0(8),
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => dividend0(9),
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(0),
      Q => divisor0(0),
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(10),
      Q => divisor0(10),
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(11),
      Q => divisor0(11),
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(12),
      Q => divisor0(12),
      R => '0'
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(13),
      Q => divisor0(13),
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(14),
      Q => divisor0(14),
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(15),
      Q => divisor0(15),
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(16),
      Q => divisor0(16),
      R => '0'
    );
\divisor0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(17),
      Q => divisor0(17),
      R => '0'
    );
\divisor0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(18),
      Q => divisor0(18),
      R => '0'
    );
\divisor0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(19),
      Q => divisor0(19),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(1),
      Q => divisor0(1),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(2),
      Q => divisor0(2),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(3),
      Q => divisor0(3),
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(4),
      Q => divisor0(4),
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(5),
      Q => divisor0(5),
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(6),
      Q => divisor0(6),
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(7),
      Q => divisor0(7),
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(8),
      Q => divisor0(8),
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \f_op_V_1_reg_1536_reg[19]\(9),
      Q => divisor0(9),
      R => '0'
    );
hls_ocr_udiv_34nsdEe_div_u_0: entity work.hls_ocr_0_hls_ocr_udiv_34nsdEe_div_u_9
     port map (
      D(27 downto 0) => dividend0(33 downto 6),
      E(0) => done0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dividend_tmp(33 downto 0) => dividend_tmp(33 downto 0),
      \divisor0_reg[19]_0\(19 downto 0) => divisor0(19 downto 0),
      \r_stage_reg[34]_0\ => \r_stage_reg[34]\,
      r_stage_reg_r_24_0 => r_stage_reg_r_24,
      r_stage_reg_r_6_0 => r_stage_reg_r_6,
      start0_reg(0) => start0
    );
\quot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(0),
      Q => quot(0),
      R => '0'
    );
\quot_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(10),
      Q => quot(10),
      R => '0'
    );
\quot_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(11),
      Q => quot(11),
      R => '0'
    );
\quot_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(12),
      Q => quot(12),
      R => '0'
    );
\quot_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(13),
      Q => quot(13),
      R => '0'
    );
\quot_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(14),
      Q => quot(14),
      R => '0'
    );
\quot_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(15),
      Q => quot(15),
      R => '0'
    );
\quot_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(16),
      Q => quot(16),
      R => '0'
    );
\quot_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(17),
      Q => quot(17),
      R => '0'
    );
\quot_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(18),
      Q => quot(18),
      R => '0'
    );
\quot_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(19),
      Q => quot(19),
      R => '0'
    );
\quot_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(1),
      Q => quot(1),
      R => '0'
    );
\quot_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(20),
      Q => quot(20),
      R => '0'
    );
\quot_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(21),
      Q => quot(21),
      R => '0'
    );
\quot_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(22),
      Q => quot(22),
      R => '0'
    );
\quot_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(23),
      Q => quot(23),
      R => '0'
    );
\quot_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(24),
      Q => quot(24),
      R => '0'
    );
\quot_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(25),
      Q => quot(25),
      R => '0'
    );
\quot_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(26),
      Q => quot(26),
      R => '0'
    );
\quot_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(27),
      Q => quot(27),
      R => '0'
    );
\quot_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(28),
      Q => quot(28),
      R => '0'
    );
\quot_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(29),
      Q => quot(29),
      R => '0'
    );
\quot_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(2),
      Q => quot(2),
      R => '0'
    );
\quot_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(30),
      Q => quot(30),
      R => '0'
    );
\quot_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(31),
      Q => quot(31),
      R => '0'
    );
\quot_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(32),
      Q => quot(32),
      R => '0'
    );
\quot_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(33),
      Q => quot(33),
      R => '0'
    );
\quot_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(3),
      Q => quot(3),
      R => '0'
    );
\quot_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(4),
      Q => quot(4),
      R => '0'
    );
\quot_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(5),
      Q => quot(5),
      R => '0'
    );
\quot_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(6),
      Q => quot(6),
      R => '0'
    );
\quot_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(7),
      Q => quot(7),
      R => '0'
    );
\quot_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(8),
      Q => quot(8),
      R => '0'
    );
\quot_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => done0,
      D => dividend_tmp(9),
      Q => quot(9),
      R => '0'
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[13]\(0),
      Q => start0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_otsu_front_grcud is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    O185 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_clk : in STD_LOGIC;
    front_grays_V_d0 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    front_grays_tmp_V_1_fu_2460 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_15_i_reg_1491 : in STD_LOGIC;
    \tmp_2_i_reg_1463_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \val_assign_reg_444_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \front_grays_V_load_reg_1495_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_otsu_front_grcud : entity is "hls_otsu_front_grcud";
end hls_ocr_0_hls_otsu_front_grcud;

architecture STRUCTURE of hls_ocr_0_hls_otsu_front_grcud is
begin
hls_otsu_front_grcud_ram_U: entity work.hls_ocr_0_hls_otsu_front_grcud_ram
     port map (
      D(27 downto 0) => D(27 downto 0),
      O185(27 downto 0) => O185(27 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      WEBWE(0) => WEA(0),
      ap_clk => ap_clk,
      front_grays_V_d0(27 downto 0) => front_grays_V_d0(27 downto 0),
      \front_grays_V_load_reg_1495_reg[27]\(27 downto 0) => \front_grays_V_load_reg_1495_reg[27]\(27 downto 0),
      front_grays_tmp_V_1_fu_2460 => front_grays_tmp_V_1_fu_2460,
      tmp_15_i_reg_1491 => tmp_15_i_reg_1491,
      \tmp_2_i_reg_1463_reg[7]\(7 downto 0) => \tmp_2_i_reg_1463_reg[7]\(7 downto 0),
      \val_assign_reg_444_reg[7]\(7 downto 0) => \val_assign_reg_444_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_otsu_front_pibkb is
  port (
    front_pixs_V_q0 : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ram_reg : out STD_LOGIC;
    front_grays_tmp_V_1_fu_2460 : out STD_LOGIC;
    \front_pixs_tmp_V_1_fu_250_reg[19]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \val_assign_reg_444_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_2_i_reg_1463_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_op_assign_reg_432_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \total_pixs_V_reg_1438_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \front_pixs_V_d0__0\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_otsu_front_pibkb : entity is "hls_otsu_front_pibkb";
end hls_ocr_0_hls_otsu_front_pibkb;

architecture STRUCTURE of hls_ocr_0_hls_otsu_front_pibkb is
begin
hls_otsu_front_pibkb_ram_U: entity work.hls_ocr_0_hls_otsu_front_pibkb_ram
     port map (
      CO(0) => CO(0),
      D(19 downto 0) => D(19 downto 0),
      DOADO(15 downto 0) => front_pixs_V_q0(15 downto 0),
      DOBDO(1 downto 0) => front_pixs_V_q0(19 downto 18),
      DOPADOP(1 downto 0) => front_pixs_V_q0(17 downto 16),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[13]\(3 downto 0) => \ap_CS_fsm_reg[13]\(3 downto 0),
      ap_clk => ap_clk,
      \front_pixs_V_d0__0\(19 downto 0) => \front_pixs_V_d0__0\(19 downto 0),
      \front_pixs_tmp_V_1_fu_250_reg[19]\ => front_grays_tmp_V_1_fu_2460,
      \front_pixs_tmp_V_1_fu_250_reg[19]_0\ => \front_pixs_tmp_V_1_fu_250_reg[19]\,
      \i_op_assign_reg_432_reg[8]\(8 downto 0) => \i_op_assign_reg_432_reg[8]\(8 downto 0),
      ram_reg_0 => ram_reg,
      \tmp_2_i_reg_1463_reg[7]\(7 downto 0) => \tmp_2_i_reg_1463_reg[7]\(7 downto 0),
      \total_pixs_V_reg_1438_reg[19]\(19 downto 0) => \total_pixs_V_reg_1438_reg[19]\(19 downto 0),
      \val_assign_reg_444_reg[7]\(7 downto 0) => \val_assign_reg_444_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_otsu_hist_out_V is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 18 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ap_block_pp0_stage0_subdone5_in : out STD_LOGIC;
    hist_win_val_0_V_2_1_fu_849_p2 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \hist_win_val_0_V_1_4_fu_234_reg[18]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[17]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[16]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[15]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[14]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[13]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[12]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[11]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[10]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[9]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[8]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[7]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[6]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[5]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[4]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[3]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[2]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[1]\ : out STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[0]\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_tmp_V_1_fu_250_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_tmp_V_1_fu_250_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_tmp_V_1_fu_250_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_tmp_V_1_fu_250_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \front_pixs_V_d0__0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_6_i_reg_1350_pp0_iter1_reg : in STD_LOGIC;
    otusImg_data_stream_s_full_n : in STD_LOGIC;
    srcImg_data_stream_0_empty_n : in STD_LOGIC;
    tmp_6_i_reg_1350 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \i_op_assign_reg_432_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_3_reg_1359_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    col_assign_reg_421 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hist_win_val_0_V_1_4_fu_234 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \hist_win_val_0_V_2_fu_230_reg[18]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    tmp_49_1_i_reg_1384 : in STD_LOGIC;
    \addr_win_val_0_V_2_fu_214_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_win_val_0_V_1_2_fu_218_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_win_val_0_V_2_2_reg_1373_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    sel_tmp5_reg_1411 : in STD_LOGIC;
    tmp_34_i_reg_1396 : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_0\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_1\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_2\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_3\ : in STD_LOGIC;
    \icmp_reg_1406_reg[0]\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_4\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_5\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_6\ : in STD_LOGIC;
    \icmp_reg_1406_reg[0]_0\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_7\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_8\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_9\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_10\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_11\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_12\ : in STD_LOGIC;
    \icmp_reg_1406_reg[0]_1\ : in STD_LOGIC;
    \tmp_51_2_i_reg_1390_reg[0]_13\ : in STD_LOGIC;
    \hist_win_val_0_V_1_4_fu_234_reg[0]_0\ : in STD_LOGIC;
    \hist_win_val_0_V_3_4_fu_242_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    front_pixs_tmp_V_1_fu_250_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    tmp_6_i_reg_1350_pp0_iter2_reg : in STD_LOGIC;
    front_grays_tmp_V_1_fu_2460 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_otsu_hist_out_V : entity is "hls_otsu_hist_out_V";
end hls_ocr_0_hls_otsu_hist_out_V;

architecture STRUCTURE of hls_ocr_0_hls_otsu_hist_out_V is
begin
hls_otsu_hist_out_V_ram_U: entity work.hls_ocr_0_hls_otsu_hist_out_V_ram
     port map (
      DOADO(18 downto 0) => DOADO(18 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      S(0) => S(0),
      WEA(0) => E(0),
      \addr_win_val_0_V_1_2_fu_218_reg[7]\(7 downto 0) => \addr_win_val_0_V_1_2_fu_218_reg[7]\(7 downto 0),
      \addr_win_val_0_V_2_2_reg_1373_reg[7]\(7 downto 0) => \addr_win_val_0_V_2_2_reg_1373_reg[7]\(7 downto 0),
      \addr_win_val_0_V_2_fu_214_reg[7]\(7 downto 0) => \addr_win_val_0_V_2_fu_214_reg[7]\(7 downto 0),
      \ap_CS_fsm_reg[7]\(2 downto 0) => \ap_CS_fsm_reg[7]\(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      col_assign_reg_421(1 downto 0) => col_assign_reg_421(1 downto 0),
      data0(17 downto 0) => data0(17 downto 0),
      front_grays_tmp_V_1_fu_2460 => front_grays_tmp_V_1_fu_2460,
      \front_pixs_V_d0__0\(19 downto 0) => \front_pixs_V_d0__0\(19 downto 0),
      front_pixs_tmp_V_1_fu_250_reg(19 downto 0) => front_pixs_tmp_V_1_fu_250_reg(19 downto 0),
      \front_pixs_tmp_V_1_fu_250_reg[11]\(3 downto 0) => \front_pixs_tmp_V_1_fu_250_reg[11]\(3 downto 0),
      \front_pixs_tmp_V_1_fu_250_reg[15]\(3 downto 0) => \front_pixs_tmp_V_1_fu_250_reg[15]\(3 downto 0),
      \front_pixs_tmp_V_1_fu_250_reg[19]\(3 downto 0) => \front_pixs_tmp_V_1_fu_250_reg[19]\(3 downto 0),
      \front_pixs_tmp_V_1_fu_250_reg[7]\(3 downto 0) => \front_pixs_tmp_V_1_fu_250_reg[7]\(3 downto 0),
      hist_win_val_0_V_1_4_fu_234(18 downto 0) => hist_win_val_0_V_1_4_fu_234(18 downto 0),
      \hist_win_val_0_V_1_4_fu_234_reg[0]\ => \hist_win_val_0_V_1_4_fu_234_reg[0]\,
      \hist_win_val_0_V_1_4_fu_234_reg[0]_0\ => \hist_win_val_0_V_1_4_fu_234_reg[0]_0\,
      \hist_win_val_0_V_1_4_fu_234_reg[10]\ => \hist_win_val_0_V_1_4_fu_234_reg[10]\,
      \hist_win_val_0_V_1_4_fu_234_reg[11]\ => \hist_win_val_0_V_1_4_fu_234_reg[11]\,
      \hist_win_val_0_V_1_4_fu_234_reg[12]\ => \hist_win_val_0_V_1_4_fu_234_reg[12]\,
      \hist_win_val_0_V_1_4_fu_234_reg[13]\ => \hist_win_val_0_V_1_4_fu_234_reg[13]\,
      \hist_win_val_0_V_1_4_fu_234_reg[14]\ => \hist_win_val_0_V_1_4_fu_234_reg[14]\,
      \hist_win_val_0_V_1_4_fu_234_reg[15]\ => \hist_win_val_0_V_1_4_fu_234_reg[15]\,
      \hist_win_val_0_V_1_4_fu_234_reg[16]\ => \hist_win_val_0_V_1_4_fu_234_reg[16]\,
      \hist_win_val_0_V_1_4_fu_234_reg[17]\ => \hist_win_val_0_V_1_4_fu_234_reg[17]\,
      \hist_win_val_0_V_1_4_fu_234_reg[18]\ => \hist_win_val_0_V_1_4_fu_234_reg[18]\,
      \hist_win_val_0_V_1_4_fu_234_reg[1]\ => \hist_win_val_0_V_1_4_fu_234_reg[1]\,
      \hist_win_val_0_V_1_4_fu_234_reg[2]\ => \hist_win_val_0_V_1_4_fu_234_reg[2]\,
      \hist_win_val_0_V_1_4_fu_234_reg[3]\ => \hist_win_val_0_V_1_4_fu_234_reg[3]\,
      \hist_win_val_0_V_1_4_fu_234_reg[4]\ => \hist_win_val_0_V_1_4_fu_234_reg[4]\,
      \hist_win_val_0_V_1_4_fu_234_reg[5]\ => \hist_win_val_0_V_1_4_fu_234_reg[5]\,
      \hist_win_val_0_V_1_4_fu_234_reg[6]\ => \hist_win_val_0_V_1_4_fu_234_reg[6]\,
      \hist_win_val_0_V_1_4_fu_234_reg[7]\ => \hist_win_val_0_V_1_4_fu_234_reg[7]\,
      \hist_win_val_0_V_1_4_fu_234_reg[8]\ => \hist_win_val_0_V_1_4_fu_234_reg[8]\,
      \hist_win_val_0_V_1_4_fu_234_reg[9]\ => \hist_win_val_0_V_1_4_fu_234_reg[9]\,
      hist_win_val_0_V_2_1_fu_849_p2(17 downto 0) => hist_win_val_0_V_2_1_fu_849_p2(17 downto 0),
      \hist_win_val_0_V_2_fu_230_reg[18]\(18 downto 0) => \hist_win_val_0_V_2_fu_230_reg[18]\(18 downto 0),
      \hist_win_val_0_V_3_4_fu_242_reg[0]\(0) => \hist_win_val_0_V_3_4_fu_242_reg[0]\(0),
      \i_op_assign_reg_432_reg[7]\(7 downto 0) => \i_op_assign_reg_432_reg[7]\(7 downto 0),
      \icmp_reg_1406_reg[0]\ => \icmp_reg_1406_reg[0]\,
      \icmp_reg_1406_reg[0]_0\ => \icmp_reg_1406_reg[0]_0\,
      \icmp_reg_1406_reg[0]_1\ => \icmp_reg_1406_reg[0]_1\,
      otusImg_data_stream_s_full_n => otusImg_data_stream_s_full_n,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ap_block_pp0_stage0_subdone5_in,
      sel_tmp5_reg_1411 => sel_tmp5_reg_1411,
      srcImg_data_stream_0_empty_n => srcImg_data_stream_0_empty_n,
      tmp_34_i_reg_1396 => tmp_34_i_reg_1396,
      \tmp_3_reg_1359_reg[7]\(7 downto 0) => \tmp_3_reg_1359_reg[7]\(7 downto 0),
      tmp_49_1_i_reg_1384 => tmp_49_1_i_reg_1384,
      \tmp_51_2_i_reg_1390_reg[0]\ => \tmp_51_2_i_reg_1390_reg[0]\,
      \tmp_51_2_i_reg_1390_reg[0]_0\ => \tmp_51_2_i_reg_1390_reg[0]_0\,
      \tmp_51_2_i_reg_1390_reg[0]_1\ => \tmp_51_2_i_reg_1390_reg[0]_1\,
      \tmp_51_2_i_reg_1390_reg[0]_10\ => \tmp_51_2_i_reg_1390_reg[0]_10\,
      \tmp_51_2_i_reg_1390_reg[0]_11\ => \tmp_51_2_i_reg_1390_reg[0]_11\,
      \tmp_51_2_i_reg_1390_reg[0]_12\ => \tmp_51_2_i_reg_1390_reg[0]_12\,
      \tmp_51_2_i_reg_1390_reg[0]_13\ => \tmp_51_2_i_reg_1390_reg[0]_13\,
      \tmp_51_2_i_reg_1390_reg[0]_2\ => \tmp_51_2_i_reg_1390_reg[0]_2\,
      \tmp_51_2_i_reg_1390_reg[0]_3\ => \tmp_51_2_i_reg_1390_reg[0]_3\,
      \tmp_51_2_i_reg_1390_reg[0]_4\ => \tmp_51_2_i_reg_1390_reg[0]_4\,
      \tmp_51_2_i_reg_1390_reg[0]_5\ => \tmp_51_2_i_reg_1390_reg[0]_5\,
      \tmp_51_2_i_reg_1390_reg[0]_6\ => \tmp_51_2_i_reg_1390_reg[0]_6\,
      \tmp_51_2_i_reg_1390_reg[0]_7\ => \tmp_51_2_i_reg_1390_reg[0]_7\,
      \tmp_51_2_i_reg_1390_reg[0]_8\ => \tmp_51_2_i_reg_1390_reg[0]_8\,
      \tmp_51_2_i_reg_1390_reg[0]_9\ => \tmp_51_2_i_reg_1390_reg[0]_9\,
      tmp_6_i_reg_1350 => tmp_6_i_reg_1350,
      tmp_6_i_reg_1350_pp0_iter1_reg => tmp_6_i_reg_1350_pp0_iter1_reg,
      tmp_6_i_reg_1350_pp0_iter2_reg => tmp_6_i_reg_1350_pp0_iter2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Dilate is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_4_fu_154_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    start_once_reg : out STD_LOGIC;
    Dilate_U0_ap_ready : out STD_LOGIC;
    Dilate_U0_ap_idle : out STD_LOGIC;
    Dilate_U0_p_src_data_stream_V_read : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Dilate_U0_ap_start : in STD_LOGIC;
    start_for_threshold_filter_U0_full_n : in STD_LOGIC;
    dilateImg_data_strea_full_n : in STD_LOGIC;
    erodeImg_data_stream_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Dilate : entity is "Dilate";
end hls_ocr_0_Dilate;

architecture STRUCTURE of hls_ocr_0_Dilate is
  signal \^dilate_u0_ap_ready\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_10__0_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_11__0_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4__0_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5__0_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_6__0_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_7__0_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_8__0_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_9__0_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3__0_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3__0_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone3_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_4\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__3_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__1_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_4 : STD_LOGIC;
  signal brmerge_fu_424_p2 : STD_LOGIC;
  signal brmerge_reg_841 : STD_LOGIC;
  signal ce1121_out : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_467_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_8700 : STD_LOGIC;
  signal col_buf_0_val_0_0_reg_870_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_870_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_486_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_505_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond388_i_i_fu_330_p2 : STD_LOGIC;
  signal exitcond388_i_i_reg_823 : STD_LOGIC;
  signal \exitcond388_i_i_reg_823[0]_i_2__0_n_4\ : STD_LOGIC;
  signal exitcond388_i_i_reg_823_pp0_iter1_reg : STD_LOGIC;
  signal exitcond388_i_i_reg_823_pp0_iter2_reg : STD_LOGIC;
  signal i_V_fu_258_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_780 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_V_reg_780[8]_i_2__0_n_4\ : STD_LOGIC;
  signal icmp_fu_286_p2 : STD_LOGIC;
  signal \icmp_reg_794[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \icmp_reg_794[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \icmp_reg_794_reg_n_4_[0]\ : STD_LOGIC;
  signal j_V_fu_336_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal k_buf_0_val_3_U_n_12 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_14 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_23 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_24 : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[6]_i_2__0_n_4\ : STD_LOGIC;
  signal k_buf_0_val_4_U_n_28 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_29 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_32 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_33 : STD_LOGIC;
  signal k_buf_0_val_4_ce1 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_15 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_16 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_17 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_18 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_26 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_35 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_36 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_37 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_860 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal or_cond_i_i_fu_436_p2 : STD_LOGIC;
  signal or_cond_i_i_i_reg_832 : STD_LOGIC;
  signal \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\ : STD_LOGIC;
  signal or_cond_i_i_reg_866 : STD_LOGIC;
  signal \or_cond_i_i_reg_866[0]_i_2__0_n_4\ : STD_LOGIC;
  signal or_cond_i_i_reg_866_pp0_iter1_reg : STD_LOGIC;
  signal or_cond_i_i_reg_866_pp0_iter2_reg : STD_LOGIC;
  signal or_cond_i_i_reg_866_pp0_iter3_reg : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal right_border_buf_0_4_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_13_1_t_reg_813 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_13_2_t_fu_320_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_13_2_t_reg_818 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_kernel_win_0_va_19_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_19_fu_1260 : STD_LOGIC;
  signal src_kernel_win_0_va_20_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_fu_1300 : STD_LOGIC;
  signal src_kernel_win_0_va_21_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_22_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_22_fu_1380 : STD_LOGIC;
  signal src_kernel_win_0_va_23_fu_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_24_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_26_fu_538_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_26_reg_877 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_26_reg_877_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_27_fu_556_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_27_reg_884 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_4\ : STD_LOGIC;
  signal t_V_5_reg_241 : STD_LOGIC;
  signal t_V_5_reg_2410 : STD_LOGIC;
  signal \t_V_5_reg_241[2]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_5_reg_241[3]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_5_reg_241[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_5_reg_241[5]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_5_reg_241[6]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_5_reg_241[9]_i_4_n_4\ : STD_LOGIC;
  signal \t_V_5_reg_241_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \t_V_5_reg_241_reg__0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal t_V_reg_230 : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[0]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[1]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[2]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[3]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[4]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[5]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[6]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[7]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[8]\ : STD_LOGIC;
  signal temp_0_i_i_i_059_i_1_fu_674_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_2_fu_688_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_2_reg_902 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_2_reg_9020 : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_10_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_11_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_12_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_13_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_14_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_15_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_16_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_17_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_18_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_19_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_20_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_21_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_22_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_23_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_24_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_25_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_26_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_27_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_28_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_29_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_30_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_7_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_8_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902[7]_i_9_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal temp_0_i_i_i_059_i_3_fu_662_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal temp_0_i_i_i_059_i_7_fu_606_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal temp_0_i_i_i_059_i_8_fu_618_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_9_fu_632_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_9_reg_896 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_9_reg_8960 : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_10_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_11_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_12_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_13_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_14_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_15_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_16_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_17_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_18_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_19_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_20_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_21_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_22_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_23_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_24_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_25_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_26_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_27_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_28_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_29_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_30_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_7_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_8_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896[7]_i_9_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal temp_0_i_i_i_059_i_s_fu_575_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_s_reg_890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_10__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_11__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_4__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_5__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_6__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_7__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_8__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_9__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_7\ : STD_LOGIC;
  signal \tmp_13_reg_799[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_13_reg_799_reg_n_4_[0]\ : STD_LOGIC;
  signal tmp_14_fu_304_p2 : STD_LOGIC;
  signal tmp_14_reg_807 : STD_LOGIC;
  signal tmp_187_not_fu_270_p2 : STD_LOGIC;
  signal tmp_187_not_reg_789 : STD_LOGIC;
  signal \tmp_217_2_reg_803[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_217_2_reg_803_reg_n_4_[0]\ : STD_LOGIC;
  signal tmp_32_reg_836 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_32_reg_836[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_32_reg_836[1]_i_1_n_4\ : STD_LOGIC;
  signal tmp_s_fu_264_p2 : STD_LOGIC;
  signal tmp_s_reg_785 : STD_LOGIC;
  signal x_fu_412_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_SRL_SIG_reg[0][7]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair37";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of ap_idle_INST_0_i_5 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \brmerge_reg_841[0]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i_V_reg_780[0]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_V_reg_780[2]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_V_reg_780[3]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_V_reg_780[4]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i_V_reg_780[6]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_V_reg_780[7]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \i_V_reg_780[8]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \i_V_reg_780[8]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_848[2]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_848[3]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__9\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \or_cond_i_i_i_reg_832[0]_i_2__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \row_assign_13_2_t_reg_818[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \t_V_5_reg_241[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \t_V_5_reg_241[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \t_V_5_reg_241[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \t_V_5_reg_241[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \t_V_5_reg_241[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \t_V_5_reg_241[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \t_V_5_reg_241[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \t_V_5_reg_241[9]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[1]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[3]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[5]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[7]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[7]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[7]_i_31\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[7]_i_32\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[7]_i_33\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_2_reg_902[7]_i_34\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[1]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[3]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[5]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[7]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[7]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[7]_i_31\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[7]_i_32\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[7]_i_33\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_9_reg_896[7]_i_34\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[0]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[1]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[2]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[3]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[4]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[5]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[6]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[7]_i_2__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_187_not_reg_789[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_217_2_reg_803[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_32_reg_836[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_32_reg_836[1]_i_1\ : label is "soft_lutpair72";
begin
  Dilate_U0_ap_ready <= \^dilate_u0_ap_ready\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(1),
      I1 => temp_0_i_i_i_059_i_2_reg_902(1),
      I2 => \SRL_SIG_reg[0][7]_i_3__0_n_4\,
      O => D(0)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(2),
      I1 => temp_0_i_i_i_059_i_2_reg_902(2),
      I2 => \SRL_SIG_reg[0][7]_i_3__0_n_4\,
      O => D(1)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(3),
      I1 => temp_0_i_i_i_059_i_2_reg_902(3),
      I2 => \SRL_SIG_reg[0][7]_i_3__0_n_4\,
      O => D(2)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(4),
      I1 => temp_0_i_i_i_059_i_2_reg_902(4),
      I2 => \SRL_SIG_reg[0][7]_i_3__0_n_4\,
      O => D(3)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(5),
      I1 => temp_0_i_i_i_059_i_2_reg_902(5),
      I2 => \SRL_SIG_reg[0][7]_i_3__0_n_4\,
      O => D(4)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(6),
      I1 => temp_0_i_i_i_059_i_2_reg_902(6),
      I2 => \SRL_SIG_reg[0][7]_i_3__0_n_4\,
      O => D(5)
    );
\SRL_SIG[0][7]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(2),
      I1 => temp_0_i_i_i_059_i_2_reg_902(2),
      I2 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(3),
      I3 => temp_0_i_i_i_059_i_2_reg_902(3),
      O => \SRL_SIG[0][7]_i_10__0_n_4\
    );
\SRL_SIG[0][7]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(0),
      I1 => temp_0_i_i_i_059_i_2_reg_902(0),
      I2 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(1),
      I3 => temp_0_i_i_i_059_i_2_reg_902(1),
      O => \SRL_SIG[0][7]_i_11__0_n_4\
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => dilateImg_data_strea_full_n,
      I1 => or_cond_i_i_reg_866_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4_reg_n_4,
      I3 => k_buf_0_val_3_U_n_14,
      O => E(0)
    );
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(7),
      I1 => temp_0_i_i_i_059_i_2_reg_902(7),
      I2 => \SRL_SIG_reg[0][7]_i_3__0_n_4\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(6),
      I1 => temp_0_i_i_i_059_i_2_reg_902(6),
      I2 => temp_0_i_i_i_059_i_2_reg_902(7),
      I3 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(7),
      O => \SRL_SIG[0][7]_i_4__0_n_4\
    );
\SRL_SIG[0][7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(4),
      I1 => temp_0_i_i_i_059_i_2_reg_902(4),
      I2 => temp_0_i_i_i_059_i_2_reg_902(5),
      I3 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(5),
      O => \SRL_SIG[0][7]_i_5__0_n_4\
    );
\SRL_SIG[0][7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(2),
      I1 => temp_0_i_i_i_059_i_2_reg_902(2),
      I2 => temp_0_i_i_i_059_i_2_reg_902(3),
      I3 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(3),
      O => \SRL_SIG[0][7]_i_6__0_n_4\
    );
\SRL_SIG[0][7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(0),
      I1 => temp_0_i_i_i_059_i_2_reg_902(0),
      I2 => temp_0_i_i_i_059_i_2_reg_902(1),
      I3 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(1),
      O => \SRL_SIG[0][7]_i_7__0_n_4\
    );
\SRL_SIG[0][7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(6),
      I1 => temp_0_i_i_i_059_i_2_reg_902(6),
      I2 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(7),
      I3 => temp_0_i_i_i_059_i_2_reg_902(7),
      O => \SRL_SIG[0][7]_i_8__0_n_4\
    );
\SRL_SIG[0][7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(4),
      I1 => temp_0_i_i_i_059_i_2_reg_902(4),
      I2 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(5),
      I3 => temp_0_i_i_i_059_i_2_reg_902(5),
      O => \SRL_SIG[0][7]_i_9__0_n_4\
    );
\SRL_SIG_reg[0][7]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][7]_i_3__0_n_4\,
      CO(2) => \SRL_SIG_reg[0][7]_i_3__0_n_5\,
      CO(1) => \SRL_SIG_reg[0][7]_i_3__0_n_6\,
      CO(0) => \SRL_SIG_reg[0][7]_i_3__0_n_7\,
      CYINIT => '0',
      DI(3) => \SRL_SIG[0][7]_i_4__0_n_4\,
      DI(2) => \SRL_SIG[0][7]_i_5__0_n_4\,
      DI(1) => \SRL_SIG[0][7]_i_6__0_n_4\,
      DI(0) => \SRL_SIG[0][7]_i_7__0_n_4\,
      O(3 downto 0) => \NLW_SRL_SIG_reg[0][7]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \SRL_SIG[0][7]_i_8__0_n_4\,
      S(2) => \SRL_SIG[0][7]_i_9__0_n_4\,
      S(1) => \SRL_SIG[0][7]_i_10__0_n_4\,
      S(0) => \SRL_SIG[0][7]_i_11__0_n_4\
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \^dilate_u0_ap_ready\,
      I1 => Dilate_U0_ap_start,
      I2 => start_for_threshold_filter_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_4_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_reg_794[0]_i_3__0_n_4\,
      I2 => \t_V_reg_230_reg_n_4_[1]\,
      I3 => \t_V_reg_230_reg_n_4_[0]\,
      I4 => tmp_187_not_fu_270_p2,
      O => \^dilate_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => Dilate_U0_ap_start,
      I2 => start_for_threshold_filter_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_4_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \icmp_reg_794[0]_i_1__0_n_4\,
      I1 => k_buf_0_val_3_U_n_14,
      I2 => \ap_CS_fsm[2]_i_3__0_n_4\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => exitcond388_i_i_fu_330_p2,
      O => \ap_CS_fsm[2]_i_3__0_n_4\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAA00800080"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_8700,
      I1 => exitcond388_i_i_fu_330_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_enable_reg_pp0_iter4_reg_n_4,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \icmp_reg_794[0]_i_1__0_n_4\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => col_buf_0_val_0_0_reg_8700,
      I4 => exitcond388_i_i_fu_330_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_4\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => exitcond388_i_i_fu_330_p2,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => k_buf_0_val_3_U_n_14,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_4\,
      Q => ap_enable_reg_pp0_iter1_reg_n_4,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => k_buf_0_val_3_U_n_14,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__3_n_4\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__3_n_4\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => k_buf_0_val_3_U_n_14,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_enable_reg_pp0_iter3,
      O => \ap_enable_reg_pp0_iter3_i_1__1_n_4\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__1_n_4\,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \icmp_reg_794[0]_i_1__0_n_4\,
      I1 => ap_enable_reg_pp0_iter4_reg_n_4,
      I2 => k_buf_0_val_3_U_n_14,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter4_i_1_n_4
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_4,
      Q => ap_enable_reg_pp0_iter4_reg_n_4,
      R => '0'
    );
ap_idle_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[0]\,
      I1 => \^start_once_reg\,
      I2 => start_for_threshold_filter_U0_full_n,
      I3 => Dilate_U0_ap_start,
      O => Dilate_U0_ap_idle
    );
\brmerge_reg_841[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_187_not_reg_789,
      I1 => k_buf_0_val_5_U_n_16,
      O => brmerge_fu_424_p2
    );
\brmerge_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => brmerge_fu_424_p2,
      Q => brmerge_reg_841,
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(0),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(0),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(1),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(2),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(2),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(3),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(3),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(4),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(4),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(5),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(5),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(6),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(6),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(7),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(7),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(0),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(0),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(1),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(2),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(2),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(3),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(3),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(4),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(4),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(5),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(5),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(6),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(6),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(7),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(7),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(0),
      Q => col_buf_0_val_0_0_reg_870(0),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(1),
      Q => col_buf_0_val_0_0_reg_870(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(2),
      Q => col_buf_0_val_0_0_reg_870(2),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(3),
      Q => col_buf_0_val_0_0_reg_870(3),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(4),
      Q => col_buf_0_val_0_0_reg_870(4),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(5),
      Q => col_buf_0_val_0_0_reg_870(5),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(6),
      Q => col_buf_0_val_0_0_reg_870(6),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(7),
      Q => col_buf_0_val_0_0_reg_870(7),
      R => '0'
    );
\exitcond388_i_i_reg_823[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(3),
      I1 => \t_V_5_reg_241_reg__0\(1),
      I2 => \t_V_5_reg_241_reg__0\(7),
      I3 => \t_V_5_reg_241_reg__0\(9),
      I4 => \exitcond388_i_i_reg_823[0]_i_2__0_n_4\,
      O => exitcond388_i_i_fu_330_p2
    );
\exitcond388_i_i_reg_823[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(6),
      I1 => \t_V_5_reg_241_reg__0\(5),
      I2 => \t_V_5_reg_241_reg__0__0\(0),
      I3 => \t_V_5_reg_241_reg__0\(8),
      I4 => \t_V_5_reg_241_reg__0\(2),
      I5 => \t_V_5_reg_241_reg__0\(4),
      O => \exitcond388_i_i_reg_823[0]_i_2__0_n_4\
    );
\exitcond388_i_i_reg_823_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => exitcond388_i_i_reg_823,
      Q => exitcond388_i_i_reg_823_pp0_iter1_reg,
      R => '0'
    );
\exitcond388_i_i_reg_823_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => exitcond388_i_i_reg_823_pp0_iter1_reg,
      Q => exitcond388_i_i_reg_823_pp0_iter2_reg,
      R => '0'
    );
\exitcond388_i_i_reg_823_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => exitcond388_i_i_fu_330_p2,
      Q => exitcond388_i_i_reg_823,
      R => '0'
    );
\i_V_reg_780[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[0]\,
      O => i_V_fu_258_p2(0)
    );
\i_V_reg_780[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[1]\,
      I1 => \t_V_reg_230_reg_n_4_[0]\,
      O => i_V_fu_258_p2(1)
    );
\i_V_reg_780[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[2]\,
      I1 => \t_V_reg_230_reg_n_4_[1]\,
      I2 => \t_V_reg_230_reg_n_4_[0]\,
      O => i_V_fu_258_p2(2)
    );
\i_V_reg_780[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[3]\,
      I1 => \t_V_reg_230_reg_n_4_[0]\,
      I2 => \t_V_reg_230_reg_n_4_[1]\,
      I3 => \t_V_reg_230_reg_n_4_[2]\,
      O => i_V_fu_258_p2(3)
    );
\i_V_reg_780[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[4]\,
      I1 => \t_V_reg_230_reg_n_4_[2]\,
      I2 => \t_V_reg_230_reg_n_4_[1]\,
      I3 => \t_V_reg_230_reg_n_4_[0]\,
      I4 => \t_V_reg_230_reg_n_4_[3]\,
      O => i_V_fu_258_p2(4)
    );
\i_V_reg_780[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[3]\,
      I1 => \t_V_reg_230_reg_n_4_[0]\,
      I2 => \t_V_reg_230_reg_n_4_[1]\,
      I3 => \t_V_reg_230_reg_n_4_[2]\,
      I4 => \t_V_reg_230_reg_n_4_[4]\,
      I5 => \t_V_reg_230_reg_n_4_[5]\,
      O => i_V_fu_258_p2(5)
    );
\i_V_reg_780[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[6]\,
      I1 => \i_V_reg_780[8]_i_2__0_n_4\,
      I2 => \t_V_reg_230_reg_n_4_[5]\,
      O => i_V_fu_258_p2(6)
    );
\i_V_reg_780[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[7]\,
      I1 => \i_V_reg_780[8]_i_2__0_n_4\,
      I2 => \t_V_reg_230_reg_n_4_[6]\,
      I3 => \t_V_reg_230_reg_n_4_[5]\,
      O => i_V_fu_258_p2(7)
    );
\i_V_reg_780[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[8]\,
      I1 => \t_V_reg_230_reg_n_4_[5]\,
      I2 => \t_V_reg_230_reg_n_4_[6]\,
      I3 => \i_V_reg_780[8]_i_2__0_n_4\,
      I4 => \t_V_reg_230_reg_n_4_[7]\,
      O => i_V_fu_258_p2(8)
    );
\i_V_reg_780[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[3]\,
      I1 => \t_V_reg_230_reg_n_4_[0]\,
      I2 => \t_V_reg_230_reg_n_4_[1]\,
      I3 => \t_V_reg_230_reg_n_4_[2]\,
      I4 => \t_V_reg_230_reg_n_4_[4]\,
      O => \i_V_reg_780[8]_i_2__0_n_4\
    );
\i_V_reg_780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(0),
      Q => i_V_reg_780(0),
      R => '0'
    );
\i_V_reg_780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(1),
      Q => i_V_reg_780(1),
      R => '0'
    );
\i_V_reg_780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(2),
      Q => i_V_reg_780(2),
      R => '0'
    );
\i_V_reg_780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(3),
      Q => i_V_reg_780(3),
      R => '0'
    );
\i_V_reg_780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(4),
      Q => i_V_reg_780(4),
      R => '0'
    );
\i_V_reg_780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(5),
      Q => i_V_reg_780(5),
      R => '0'
    );
\i_V_reg_780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(6),
      Q => i_V_reg_780(6),
      R => '0'
    );
\i_V_reg_780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(7),
      Q => i_V_reg_780(7),
      R => '0'
    );
\i_V_reg_780_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(8),
      Q => i_V_reg_780(8),
      R => '0'
    );
\icmp_reg_794[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_reg_794[0]_i_3__0_n_4\,
      I2 => \t_V_reg_230_reg_n_4_[1]\,
      I3 => \t_V_reg_230_reg_n_4_[0]\,
      I4 => tmp_187_not_fu_270_p2,
      O => \icmp_reg_794[0]_i_1__0_n_4\
    );
\icmp_reg_794[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_reg_794[0]_i_3__0_n_4\,
      I1 => \t_V_reg_230_reg_n_4_[8]\,
      I2 => \t_V_reg_230_reg_n_4_[5]\,
      I3 => \t_V_reg_230_reg_n_4_[1]\,
      I4 => \t_V_reg_230_reg_n_4_[6]\,
      I5 => \t_V_reg_230_reg_n_4_[7]\,
      O => icmp_fu_286_p2
    );
\icmp_reg_794[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[3]\,
      I1 => \t_V_reg_230_reg_n_4_[4]\,
      I2 => \t_V_reg_230_reg_n_4_[2]\,
      O => \icmp_reg_794[0]_i_3__0_n_4\
    );
\icmp_reg_794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1__0_n_4\,
      D => icmp_fu_286_p2,
      Q => \icmp_reg_794_reg_n_4_[0]\,
      R => '0'
    );
k_buf_0_val_3_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_17
     port map (
      ADDRARDADDR(9 downto 2) => k_buf_0_val_5_addr_reg_860(9 downto 2),
      ADDRARDADDR(1 downto 0) => tmp_32_reg_836(1 downto 0),
      ADDRBWRADDR(9 downto 0) => x_fu_412_p3(9 downto 0),
      D(7 downto 0) => col_buf_0_val_0_0_fu_467_p3(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_4,
      ap_enable_reg_pp0_iter4_reg => ap_enable_reg_pp0_iter4_reg_n_4,
      brmerge_reg_841 => brmerge_reg_841,
      col_buf_0_val_0_0_reg_8700 => col_buf_0_val_0_0_reg_8700,
      \col_buf_0_val_0_0_reg_870_reg[0]\ => k_buf_0_val_3_U_n_14,
      dilateImg_data_strea_full_n => dilateImg_data_strea_full_n,
      erodeImg_data_stream_empty_n => erodeImg_data_stream_empty_n,
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg_n_4_[0]\,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      or_cond_i_i_reg_866_pp0_iter3_reg => or_cond_i_i_reg_866_pp0_iter3_reg,
      ram_reg => k_buf_0_val_3_U_n_12,
      \src_kernel_win_0_va_24_fu_146_reg[7]\(7 downto 0) => src_kernel_win_0_va_24_fu_146(7 downto 0),
      \src_kernel_win_0_va_26_reg_877_reg[1]\ => k_buf_0_val_3_U_n_23,
      \src_kernel_win_0_va_26_reg_877_reg[6]\ => k_buf_0_val_3_U_n_24,
      \tmp_217_2_reg_803_reg[0]\ => \tmp_217_2_reg_803_reg_n_4_[0]\,
      tmp_s_reg_785 => tmp_s_reg_785
    );
\k_buf_0_val_3_addr_reg_848[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_17,
      I1 => \t_V_5_reg_241_reg__0__0\(0),
      I2 => \t_V_5_reg_241_reg__0\(1),
      I3 => \t_V_5_reg_241_reg__0\(2),
      O => \k_buf_0_val_3_addr_reg_848[2]_i_1__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_17,
      I1 => \t_V_5_reg_241_reg__0\(2),
      I2 => \t_V_5_reg_241_reg__0\(1),
      I3 => \t_V_5_reg_241_reg__0__0\(0),
      I4 => \t_V_5_reg_241_reg__0\(3),
      O => \k_buf_0_val_3_addr_reg_848[3]_i_1__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(8),
      I1 => \t_V_5_reg_241_reg__0\(6),
      I2 => \t_V_5_reg_241_reg__0\(7),
      I3 => \t_V_5_reg_241_reg__0\(9),
      I4 => k_buf_0_val_5_U_n_15,
      I5 => \t_V_5_reg_241_reg__0\(5),
      O => \k_buf_0_val_3_addr_reg_848[5]_i_1__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_8700,
      I1 => exitcond388_i_i_fu_330_p2,
      I2 => k_buf_0_val_5_U_n_16,
      O => \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00FE0000"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(8),
      I1 => \t_V_5_reg_241_reg__0\(7),
      I2 => \t_V_5_reg_241_reg__0\(9),
      I3 => \t_V_5_reg_241_reg__0\(5),
      I4 => k_buf_0_val_5_U_n_15,
      I5 => \t_V_5_reg_241_reg__0\(6),
      O => \k_buf_0_val_3_addr_reg_848[6]_i_2__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => \k_buf_0_val_3_addr_reg_848[2]_i_1__0_n_4\,
      Q => k_buf_0_val_5_addr_reg_860(2),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => \k_buf_0_val_3_addr_reg_848[3]_i_1__0_n_4\,
      Q => k_buf_0_val_5_addr_reg_860(3),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => k_buf_0_val_5_U_n_18,
      Q => k_buf_0_val_5_addr_reg_860(4),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => \k_buf_0_val_3_addr_reg_848[5]_i_1__0_n_4\,
      Q => k_buf_0_val_5_addr_reg_860(5),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => \k_buf_0_val_3_addr_reg_848[6]_i_2__0_n_4\,
      Q => k_buf_0_val_5_addr_reg_860(6),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => x_fu_412_p3(7),
      Q => k_buf_0_val_5_addr_reg_860(7),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_848_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => x_fu_412_p3(8),
      Q => k_buf_0_val_5_addr_reg_860(8),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_848_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => x_fu_412_p3(9),
      Q => k_buf_0_val_5_addr_reg_860(9),
      R => '0'
    );
k_buf_0_val_4_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_18
     port map (
      ADDRARDADDR(9 downto 2) => k_buf_0_val_5_addr_reg_860(9 downto 2),
      ADDRARDADDR(1 downto 0) => tmp_32_reg_836(1 downto 0),
      ADDRBWRADDR(9 downto 0) => x_fu_412_p3(9 downto 0),
      D(7 downto 0) => src_kernel_win_0_va_27_fu_556_p3(7 downto 0),
      Q(1 downto 0) => row_assign_13_2_t_reg_818(1 downto 0),
      WEA(0) => k_buf_0_val_4_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => k_buf_0_val_3_U_n_12,
      brmerge_reg_841 => brmerge_reg_841,
      ram_reg(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_0 => k_buf_0_val_5_U_n_26,
      ram_reg_1(3 downto 2) => col_buf_0_val_2_0_fu_505_p3(7 downto 6),
      ram_reg_1(1) => col_buf_0_val_2_0_fu_505_p3(4),
      ram_reg_1(0) => col_buf_0_val_2_0_fu_505_p3(1),
      ram_reg_2 => k_buf_0_val_5_U_n_35,
      ram_reg_3 => k_buf_0_val_5_U_n_36,
      ram_reg_4 => k_buf_0_val_5_U_n_37,
      ram_reg_5 => k_buf_0_val_3_U_n_23,
      \right_border_buf_0_4_fu_154_reg[7]\(7 downto 0) => \right_border_buf_0_4_fu_154_reg[7]_0\(7 downto 0),
      \right_border_buf_0_4_fu_154_reg[7]_0\(7 downto 0) => col_buf_0_val_1_0_fu_486_p3(7 downto 0),
      \right_border_buf_0_4_fu_154_reg[7]_1\(7 downto 0) => right_border_buf_0_4_fu_154(7 downto 0),
      \row_assign_13_1_t_reg_813_reg[1]\(1 downto 0) => row_assign_13_1_t_reg_813(1 downto 0),
      \src_kernel_win_0_va_26_reg_877_reg[4]\(1) => src_kernel_win_0_va_26_fu_538_p3(4),
      \src_kernel_win_0_va_26_reg_877_reg[4]\(0) => src_kernel_win_0_va_26_fu_538_p3(1),
      \src_kernel_win_0_va_27_reg_884_reg[2]\ => k_buf_0_val_4_U_n_33,
      \src_kernel_win_0_va_27_reg_884_reg[3]\ => k_buf_0_val_4_U_n_32,
      \src_kernel_win_0_va_27_reg_884_reg[5]\ => k_buf_0_val_4_U_n_29,
      \src_kernel_win_0_va_27_reg_884_reg[6]\ => k_buf_0_val_4_U_n_28,
      tmp_14_reg_807 => tmp_14_reg_807,
      \tmp_32_reg_836_reg[0]\(7 downto 0) => col_buf_0_val_0_0_fu_467_p3(7 downto 0)
    );
k_buf_0_val_5_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_19
     port map (
      ADDRARDADDR(9 downto 2) => k_buf_0_val_5_addr_reg_860(9 downto 2),
      ADDRARDADDR(1 downto 0) => tmp_32_reg_836(1 downto 0),
      ADDRBWRADDR(9 downto 0) => x_fu_412_p3(9 downto 0),
      D(5 downto 3) => src_kernel_win_0_va_26_fu_538_p3(7 downto 5),
      D(2 downto 1) => src_kernel_win_0_va_26_fu_538_p3(3 downto 2),
      D(0) => src_kernel_win_0_va_26_fu_538_p3(0),
      Q(9 downto 1) => \t_V_5_reg_241_reg__0\(9 downto 1),
      Q(0) => \t_V_5_reg_241_reg__0__0\(0),
      WEA(0) => k_buf_0_val_4_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => k_buf_0_val_3_U_n_12,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_4,
      brmerge_reg_841 => brmerge_reg_841,
      col_buf_0_val_0_0_reg_8700 => col_buf_0_val_0_0_reg_8700,
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg_n_4_[0]\,
      \k_buf_0_val_3_addr_reg_848_reg[4]\ => k_buf_0_val_5_U_n_17,
      \k_buf_0_val_3_addr_reg_848_reg[4]_0\ => k_buf_0_val_5_U_n_18,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      ram_reg => k_buf_0_val_5_U_n_15,
      ram_reg_0 => k_buf_0_val_5_U_n_16,
      ram_reg_1 => ram_reg,
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3(1) => col_buf_0_val_1_0_fu_486_p3(7),
      ram_reg_3(0) => col_buf_0_val_1_0_fu_486_p3(0),
      ram_reg_4 => k_buf_0_val_3_U_n_24,
      ram_reg_5 => k_buf_0_val_4_U_n_28,
      ram_reg_6 => k_buf_0_val_4_U_n_29,
      ram_reg_7 => k_buf_0_val_4_U_n_32,
      ram_reg_8 => k_buf_0_val_4_U_n_33,
      \right_border_buf_0_s_fu_150_reg[7]\(7 downto 0) => col_buf_0_val_2_0_fu_505_p3(7 downto 0),
      \right_border_buf_0_s_fu_150_reg[7]_0\(7 downto 0) => right_border_buf_0_s_fu_150(7 downto 0),
      \row_assign_13_1_t_reg_813_reg[1]\(1 downto 0) => row_assign_13_1_t_reg_813(1 downto 0),
      \src_kernel_win_0_va_26_reg_877_reg[0]\ => k_buf_0_val_5_U_n_26,
      \src_kernel_win_0_va_26_reg_877_reg[2]\ => k_buf_0_val_5_U_n_37,
      \src_kernel_win_0_va_26_reg_877_reg[3]\ => k_buf_0_val_5_U_n_36,
      \src_kernel_win_0_va_26_reg_877_reg[5]\ => k_buf_0_val_5_U_n_35,
      \tmp_13_reg_799_reg[0]\ => \tmp_13_reg_799_reg_n_4_[0]\,
      tmp_14_reg_807 => tmp_14_reg_807,
      \tmp_32_reg_836_reg[0]\(4) => col_buf_0_val_0_0_fu_467_p3(7),
      \tmp_32_reg_836_reg[0]\(3) => col_buf_0_val_0_0_fu_467_p3(5),
      \tmp_32_reg_836_reg[0]\(2 downto 1) => col_buf_0_val_0_0_fu_467_p3(3 downto 2),
      \tmp_32_reg_836_reg[0]\(0) => col_buf_0_val_0_0_fu_467_p3(0),
      tmp_s_reg_785 => tmp_s_reg_785
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => k_buf_0_val_3_U_n_14,
      I1 => ap_enable_reg_pp0_iter4_reg_n_4,
      I2 => or_cond_i_i_reg_866_pp0_iter3_reg,
      I3 => dilateImg_data_strea_full_n,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => Dilate_U0_ap_start,
      I2 => start_for_threshold_filter_U0_full_n,
      O => \mOutPtr_reg[1]\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => or_cond_i_i_i_reg_832,
      I1 => tmp_s_reg_785,
      I2 => \icmp_reg_794_reg_n_4_[0]\,
      I3 => col_buf_0_val_0_0_reg_8700,
      I4 => ap_enable_reg_pp0_iter1_reg_n_4,
      O => Dilate_U0_p_src_data_stream_V_read
    );
\or_cond_i_i_i_reg_832[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_8700,
      I1 => exitcond388_i_i_fu_330_p2,
      O => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\
    );
\or_cond_i_i_i_reg_832[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_17,
      I1 => k_buf_0_val_5_U_n_16,
      O => p_1_in
    );
\or_cond_i_i_i_reg_832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => p_1_in,
      Q => or_cond_i_i_i_reg_832,
      R => '0'
    );
\or_cond_i_i_reg_866[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \icmp_reg_794_reg_n_4_[0]\,
      I1 => \or_cond_i_i_reg_866[0]_i_2__0_n_4\,
      I2 => \t_V_5_reg_241_reg__0\(8),
      I3 => \t_V_5_reg_241_reg__0\(3),
      I4 => \t_V_5_reg_241_reg__0\(1),
      O => or_cond_i_i_fu_436_p2
    );
\or_cond_i_i_reg_866[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(6),
      I1 => \t_V_5_reg_241_reg__0\(5),
      I2 => \t_V_5_reg_241_reg__0\(7),
      I3 => \t_V_5_reg_241_reg__0\(9),
      I4 => \t_V_5_reg_241_reg__0\(2),
      I5 => \t_V_5_reg_241_reg__0\(4),
      O => \or_cond_i_i_reg_866[0]_i_2__0_n_4\
    );
\or_cond_i_i_reg_866_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => or_cond_i_i_reg_866,
      Q => or_cond_i_i_reg_866_pp0_iter1_reg,
      R => '0'
    );
\or_cond_i_i_reg_866_pp0_iter2_reg[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_buf_0_val_3_U_n_14,
      O => ap_block_pp0_stage0_subdone3_in
    );
\or_cond_i_i_reg_866_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => or_cond_i_i_reg_866_pp0_iter1_reg,
      Q => or_cond_i_i_reg_866_pp0_iter2_reg,
      R => '0'
    );
\or_cond_i_i_reg_866_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => or_cond_i_i_reg_866_pp0_iter2_reg,
      Q => or_cond_i_i_reg_866_pp0_iter3_reg,
      R => '0'
    );
\or_cond_i_i_reg_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => or_cond_i_i_fu_436_p2,
      Q => or_cond_i_i_reg_866,
      R => '0'
    );
\right_border_buf_0_4_fu_154[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \icmp_reg_794_reg_n_4_[0]\,
      I1 => tmp_s_reg_785,
      I2 => or_cond_i_i_i_reg_832,
      I3 => col_buf_0_val_0_0_reg_8700,
      I4 => ap_enable_reg_pp0_iter1_reg_n_4,
      O => ce1121_out
    );
\right_border_buf_0_4_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(0),
      Q => right_border_buf_0_4_fu_154(0),
      R => '0'
    );
\right_border_buf_0_4_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(1),
      Q => right_border_buf_0_4_fu_154(1),
      R => '0'
    );
\right_border_buf_0_4_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(2),
      Q => right_border_buf_0_4_fu_154(2),
      R => '0'
    );
\right_border_buf_0_4_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(3),
      Q => right_border_buf_0_4_fu_154(3),
      R => '0'
    );
\right_border_buf_0_4_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(4),
      Q => right_border_buf_0_4_fu_154(4),
      R => '0'
    );
\right_border_buf_0_4_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(5),
      Q => right_border_buf_0_4_fu_154(5),
      R => '0'
    );
\right_border_buf_0_4_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(6),
      Q => right_border_buf_0_4_fu_154(6),
      R => '0'
    );
\right_border_buf_0_4_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(7),
      Q => right_border_buf_0_4_fu_154(7),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(0),
      Q => right_border_buf_0_s_fu_150(0),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(1),
      Q => right_border_buf_0_s_fu_150(1),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(2),
      Q => right_border_buf_0_s_fu_150(2),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(3),
      Q => right_border_buf_0_s_fu_150(3),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(4),
      Q => right_border_buf_0_s_fu_150(4),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(5),
      Q => right_border_buf_0_s_fu_150(5),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(6),
      Q => right_border_buf_0_s_fu_150(6),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(7),
      Q => right_border_buf_0_s_fu_150(7),
      R => '0'
    );
\row_assign_13_1_t_reg_813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1__0_n_4\,
      D => i_V_fu_258_p2(0),
      Q => row_assign_13_1_t_reg_813(0),
      R => '0'
    );
\row_assign_13_1_t_reg_813_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1__0_n_4\,
      D => \t_V_reg_230_reg_n_4_[1]\,
      Q => row_assign_13_1_t_reg_813(1),
      R => '0'
    );
\row_assign_13_2_t_reg_818[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[0]\,
      I1 => \t_V_reg_230_reg_n_4_[1]\,
      O => row_assign_13_2_t_fu_320_p2(1)
    );
\row_assign_13_2_t_reg_818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1__0_n_4\,
      D => \t_V_reg_230_reg_n_4_[0]\,
      Q => row_assign_13_2_t_reg_818(0),
      R => '0'
    );
\row_assign_13_2_t_reg_818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1__0_n_4\,
      D => row_assign_13_2_t_fu_320_p2(1),
      Q => row_assign_13_2_t_reg_818(1),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => src_kernel_win_0_va_fu_122(0),
      Q => src_kernel_win_0_va_19_fu_126(0),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => src_kernel_win_0_va_fu_122(1),
      Q => src_kernel_win_0_va_19_fu_126(1),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => src_kernel_win_0_va_fu_122(2),
      Q => src_kernel_win_0_va_19_fu_126(2),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => src_kernel_win_0_va_fu_122(3),
      Q => src_kernel_win_0_va_19_fu_126(3),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => src_kernel_win_0_va_fu_122(4),
      Q => src_kernel_win_0_va_19_fu_126(4),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => src_kernel_win_0_va_fu_122(5),
      Q => src_kernel_win_0_va_19_fu_126(5),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => src_kernel_win_0_va_fu_122(6),
      Q => src_kernel_win_0_va_19_fu_126(6),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => src_kernel_win_0_va_fu_122(7),
      Q => src_kernel_win_0_va_19_fu_126(7),
      R => '0'
    );
\src_kernel_win_0_va_20_fu_130[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond388_i_i_reg_823_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => k_buf_0_val_3_U_n_14,
      O => src_kernel_win_0_va_20_fu_1300
    );
\src_kernel_win_0_va_20_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_26_reg_877(0),
      Q => src_kernel_win_0_va_20_fu_130(0),
      R => '0'
    );
\src_kernel_win_0_va_20_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_26_reg_877(1),
      Q => src_kernel_win_0_va_20_fu_130(1),
      R => '0'
    );
\src_kernel_win_0_va_20_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_26_reg_877(2),
      Q => src_kernel_win_0_va_20_fu_130(2),
      R => '0'
    );
\src_kernel_win_0_va_20_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_26_reg_877(3),
      Q => src_kernel_win_0_va_20_fu_130(3),
      R => '0'
    );
\src_kernel_win_0_va_20_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_26_reg_877(4),
      Q => src_kernel_win_0_va_20_fu_130(4),
      R => '0'
    );
\src_kernel_win_0_va_20_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_26_reg_877(5),
      Q => src_kernel_win_0_va_20_fu_130(5),
      R => '0'
    );
\src_kernel_win_0_va_20_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_26_reg_877(6),
      Q => src_kernel_win_0_va_20_fu_130(6),
      R => '0'
    );
\src_kernel_win_0_va_20_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_26_reg_877(7),
      Q => src_kernel_win_0_va_20_fu_130(7),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_20_fu_130(0),
      Q => src_kernel_win_0_va_21_fu_134(0),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_20_fu_130(1),
      Q => src_kernel_win_0_va_21_fu_134(1),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_20_fu_130(2),
      Q => src_kernel_win_0_va_21_fu_134(2),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_20_fu_130(3),
      Q => src_kernel_win_0_va_21_fu_134(3),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_20_fu_130(4),
      Q => src_kernel_win_0_va_21_fu_134(4),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_20_fu_130(5),
      Q => src_kernel_win_0_va_21_fu_134(5),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_20_fu_130(6),
      Q => src_kernel_win_0_va_21_fu_134(6),
      R => '0'
    );
\src_kernel_win_0_va_21_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_fu_1300,
      D => src_kernel_win_0_va_20_fu_130(7),
      Q => src_kernel_win_0_va_21_fu_134(7),
      R => '0'
    );
\src_kernel_win_0_va_22_fu_138[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exitcond388_i_i_reg_823,
      I1 => col_buf_0_val_0_0_reg_8700,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      O => src_kernel_win_0_va_22_fu_1380
    );
\src_kernel_win_0_va_22_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_27_fu_556_p3(0),
      Q => src_kernel_win_0_va_22_fu_138(0),
      R => '0'
    );
\src_kernel_win_0_va_22_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_27_fu_556_p3(1),
      Q => src_kernel_win_0_va_22_fu_138(1),
      R => '0'
    );
\src_kernel_win_0_va_22_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_27_fu_556_p3(2),
      Q => src_kernel_win_0_va_22_fu_138(2),
      R => '0'
    );
\src_kernel_win_0_va_22_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_27_fu_556_p3(3),
      Q => src_kernel_win_0_va_22_fu_138(3),
      R => '0'
    );
\src_kernel_win_0_va_22_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_27_fu_556_p3(4),
      Q => src_kernel_win_0_va_22_fu_138(4),
      R => '0'
    );
\src_kernel_win_0_va_22_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_27_fu_556_p3(5),
      Q => src_kernel_win_0_va_22_fu_138(5),
      R => '0'
    );
\src_kernel_win_0_va_22_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_27_fu_556_p3(6),
      Q => src_kernel_win_0_va_22_fu_138(6),
      R => '0'
    );
\src_kernel_win_0_va_22_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_27_fu_556_p3(7),
      Q => src_kernel_win_0_va_22_fu_138(7),
      R => '0'
    );
\src_kernel_win_0_va_23_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_22_fu_138(0),
      Q => src_kernel_win_0_va_23_fu_142(0),
      R => '0'
    );
\src_kernel_win_0_va_23_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_22_fu_138(1),
      Q => src_kernel_win_0_va_23_fu_142(1),
      R => '0'
    );
\src_kernel_win_0_va_23_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_22_fu_138(2),
      Q => src_kernel_win_0_va_23_fu_142(2),
      R => '0'
    );
\src_kernel_win_0_va_23_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_22_fu_138(3),
      Q => src_kernel_win_0_va_23_fu_142(3),
      R => '0'
    );
\src_kernel_win_0_va_23_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_22_fu_138(4),
      Q => src_kernel_win_0_va_23_fu_142(4),
      R => '0'
    );
\src_kernel_win_0_va_23_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_22_fu_138(5),
      Q => src_kernel_win_0_va_23_fu_142(5),
      R => '0'
    );
\src_kernel_win_0_va_23_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_22_fu_138(6),
      Q => src_kernel_win_0_va_23_fu_142(6),
      R => '0'
    );
\src_kernel_win_0_va_23_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_22_fu_1380,
      D => src_kernel_win_0_va_22_fu_138(7),
      Q => src_kernel_win_0_va_23_fu_142(7),
      R => '0'
    );
\src_kernel_win_0_va_24_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(0),
      Q => src_kernel_win_0_va_24_fu_146(0),
      R => '0'
    );
\src_kernel_win_0_va_24_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(1),
      Q => src_kernel_win_0_va_24_fu_146(1),
      R => '0'
    );
\src_kernel_win_0_va_24_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(2),
      Q => src_kernel_win_0_va_24_fu_146(2),
      R => '0'
    );
\src_kernel_win_0_va_24_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(3),
      Q => src_kernel_win_0_va_24_fu_146(3),
      R => '0'
    );
\src_kernel_win_0_va_24_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(4),
      Q => src_kernel_win_0_va_24_fu_146(4),
      R => '0'
    );
\src_kernel_win_0_va_24_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(5),
      Q => src_kernel_win_0_va_24_fu_146(5),
      R => '0'
    );
\src_kernel_win_0_va_24_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(6),
      Q => src_kernel_win_0_va_24_fu_146(6),
      R => '0'
    );
\src_kernel_win_0_va_24_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(7),
      Q => src_kernel_win_0_va_24_fu_146(7),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_26_reg_877(0),
      Q => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_26_reg_877(1),
      Q => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_26_reg_877(2),
      Q => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_26_reg_877(3),
      Q => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_26_reg_877(4),
      Q => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_26_reg_877(5),
      Q => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_26_reg_877(6),
      Q => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_26_reg_877(7),
      Q => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_26_fu_538_p3(0),
      Q => src_kernel_win_0_va_26_reg_877(0),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_26_fu_538_p3(1),
      Q => src_kernel_win_0_va_26_reg_877(1),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_26_fu_538_p3(2),
      Q => src_kernel_win_0_va_26_reg_877(2),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_26_fu_538_p3(3),
      Q => src_kernel_win_0_va_26_reg_877(3),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_26_fu_538_p3(4),
      Q => src_kernel_win_0_va_26_reg_877(4),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_26_fu_538_p3(5),
      Q => src_kernel_win_0_va_26_reg_877(5),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_26_fu_538_p3(6),
      Q => src_kernel_win_0_va_26_reg_877(6),
      R => '0'
    );
\src_kernel_win_0_va_26_reg_877_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_26_fu_538_p3(7),
      Q => src_kernel_win_0_va_26_reg_877(7),
      R => '0'
    );
\src_kernel_win_0_va_27_reg_884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_27_fu_556_p3(0),
      Q => src_kernel_win_0_va_27_reg_884(0),
      R => '0'
    );
\src_kernel_win_0_va_27_reg_884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_27_fu_556_p3(1),
      Q => src_kernel_win_0_va_27_reg_884(1),
      R => '0'
    );
\src_kernel_win_0_va_27_reg_884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_27_fu_556_p3(2),
      Q => src_kernel_win_0_va_27_reg_884(2),
      R => '0'
    );
\src_kernel_win_0_va_27_reg_884_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_27_fu_556_p3(3),
      Q => src_kernel_win_0_va_27_reg_884(3),
      R => '0'
    );
\src_kernel_win_0_va_27_reg_884_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_27_fu_556_p3(4),
      Q => src_kernel_win_0_va_27_reg_884(4),
      R => '0'
    );
\src_kernel_win_0_va_27_reg_884_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_27_fu_556_p3(5),
      Q => src_kernel_win_0_va_27_reg_884(5),
      R => '0'
    );
\src_kernel_win_0_va_27_reg_884_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_27_fu_556_p3(6),
      Q => src_kernel_win_0_va_27_reg_884(6),
      R => '0'
    );
\src_kernel_win_0_va_27_reg_884_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_27_fu_556_p3(7),
      Q => src_kernel_win_0_va_27_reg_884(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_122[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond388_i_i_reg_823_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => k_buf_0_val_3_U_n_14,
      O => src_kernel_win_0_va_19_fu_1260
    );
\src_kernel_win_0_va_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(0),
      Q => src_kernel_win_0_va_fu_122(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(1),
      Q => src_kernel_win_0_va_fu_122(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(2),
      Q => src_kernel_win_0_va_fu_122(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(3),
      Q => src_kernel_win_0_va_fu_122(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(4),
      Q => src_kernel_win_0_va_fu_122(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(5),
      Q => src_kernel_win_0_va_fu_122(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(6),
      Q => src_kernel_win_0_va_fu_122(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_19_fu_1260,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(7),
      Q => src_kernel_win_0_va_fu_122(7),
      R => '0'
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_threshold_filter_U0_full_n,
      I2 => Dilate_U0_ap_start,
      I3 => \^dilate_u0_ap_ready\,
      O => \start_once_reg_i_1__2_n_4\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_4\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\t_V_5_reg_241[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0__0\(0),
      O => j_V_fu_336_p2(0)
    );
\t_V_5_reg_241[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0__0\(0),
      I1 => \t_V_5_reg_241_reg__0\(1),
      O => j_V_fu_336_p2(1)
    );
\t_V_5_reg_241[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(2),
      I1 => \t_V_5_reg_241_reg__0\(1),
      I2 => \t_V_5_reg_241_reg__0__0\(0),
      O => \t_V_5_reg_241[2]_i_1_n_4\
    );
\t_V_5_reg_241[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(3),
      I1 => \t_V_5_reg_241_reg__0\(2),
      I2 => \t_V_5_reg_241_reg__0__0\(0),
      I3 => \t_V_5_reg_241_reg__0\(1),
      O => \t_V_5_reg_241[3]_i_1_n_4\
    );
\t_V_5_reg_241[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(4),
      I1 => \t_V_5_reg_241_reg__0\(3),
      I2 => \t_V_5_reg_241_reg__0\(1),
      I3 => \t_V_5_reg_241_reg__0__0\(0),
      I4 => \t_V_5_reg_241_reg__0\(2),
      O => \t_V_5_reg_241[4]_i_1_n_4\
    );
\t_V_5_reg_241[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(5),
      I1 => \t_V_5_reg_241_reg__0\(4),
      I2 => \t_V_5_reg_241_reg__0\(2),
      I3 => \t_V_5_reg_241_reg__0__0\(0),
      I4 => \t_V_5_reg_241_reg__0\(1),
      I5 => \t_V_5_reg_241_reg__0\(3),
      O => \t_V_5_reg_241[5]_i_1_n_4\
    );
\t_V_5_reg_241[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(6),
      I1 => \t_V_5_reg_241[9]_i_4_n_4\,
      O => \t_V_5_reg_241[6]_i_1_n_4\
    );
\t_V_5_reg_241[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(7),
      I1 => \t_V_5_reg_241[9]_i_4_n_4\,
      I2 => \t_V_5_reg_241_reg__0\(6),
      O => j_V_fu_336_p2(7)
    );
\t_V_5_reg_241[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(8),
      I1 => \t_V_5_reg_241_reg__0\(6),
      I2 => \t_V_5_reg_241[9]_i_4_n_4\,
      I3 => \t_V_5_reg_241_reg__0\(7),
      O => j_V_fu_336_p2(8)
    );
\t_V_5_reg_241[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_8700,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond388_i_i_fu_330_p2,
      I3 => \icmp_reg_794[0]_i_1__0_n_4\,
      O => t_V_5_reg_241
    );
\t_V_5_reg_241[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_8700,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond388_i_i_fu_330_p2,
      O => t_V_5_reg_2410
    );
\t_V_5_reg_241[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(9),
      I1 => \t_V_5_reg_241_reg__0\(8),
      I2 => \t_V_5_reg_241_reg__0\(7),
      I3 => \t_V_5_reg_241[9]_i_4_n_4\,
      I4 => \t_V_5_reg_241_reg__0\(6),
      O => j_V_fu_336_p2(9)
    );
\t_V_5_reg_241[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_5_reg_241_reg__0\(4),
      I1 => \t_V_5_reg_241_reg__0\(2),
      I2 => \t_V_5_reg_241_reg__0__0\(0),
      I3 => \t_V_5_reg_241_reg__0\(1),
      I4 => \t_V_5_reg_241_reg__0\(3),
      I5 => \t_V_5_reg_241_reg__0\(5),
      O => \t_V_5_reg_241[9]_i_4_n_4\
    );
\t_V_5_reg_241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => j_V_fu_336_p2(0),
      Q => \t_V_5_reg_241_reg__0__0\(0),
      R => t_V_5_reg_241
    );
\t_V_5_reg_241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => j_V_fu_336_p2(1),
      Q => \t_V_5_reg_241_reg__0\(1),
      R => t_V_5_reg_241
    );
\t_V_5_reg_241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => \t_V_5_reg_241[2]_i_1_n_4\,
      Q => \t_V_5_reg_241_reg__0\(2),
      R => t_V_5_reg_241
    );
\t_V_5_reg_241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => \t_V_5_reg_241[3]_i_1_n_4\,
      Q => \t_V_5_reg_241_reg__0\(3),
      R => t_V_5_reg_241
    );
\t_V_5_reg_241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => \t_V_5_reg_241[4]_i_1_n_4\,
      Q => \t_V_5_reg_241_reg__0\(4),
      R => t_V_5_reg_241
    );
\t_V_5_reg_241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => \t_V_5_reg_241[5]_i_1_n_4\,
      Q => \t_V_5_reg_241_reg__0\(5),
      R => t_V_5_reg_241
    );
\t_V_5_reg_241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => \t_V_5_reg_241[6]_i_1_n_4\,
      Q => \t_V_5_reg_241_reg__0\(6),
      R => t_V_5_reg_241
    );
\t_V_5_reg_241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => j_V_fu_336_p2(7),
      Q => \t_V_5_reg_241_reg__0\(7),
      R => t_V_5_reg_241
    );
\t_V_5_reg_241_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => j_V_fu_336_p2(8),
      Q => \t_V_5_reg_241_reg__0\(8),
      R => t_V_5_reg_241
    );
\t_V_5_reg_241_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_2410,
      D => j_V_fu_336_p2(9),
      Q => \t_V_5_reg_241_reg__0\(9),
      R => t_V_5_reg_241
    );
\t_V_reg_230[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => Dilate_U0_ap_start,
      I1 => start_for_threshold_filter_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \ap_CS_fsm_reg_n_4_[0]\,
      I4 => ap_CS_fsm_state8,
      O => t_V_reg_230
    );
\t_V_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(0),
      Q => \t_V_reg_230_reg_n_4_[0]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(1),
      Q => \t_V_reg_230_reg_n_4_[1]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(2),
      Q => \t_V_reg_230_reg_n_4_[2]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(3),
      Q => \t_V_reg_230_reg_n_4_[3]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(4),
      Q => \t_V_reg_230_reg_n_4_[4]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(5),
      Q => \t_V_reg_230_reg_n_4_[5]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(6),
      Q => \t_V_reg_230_reg_n_4_[6]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(7),
      Q => \t_V_reg_230_reg_n_4_[7]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(8),
      Q => \t_V_reg_230_reg_n_4_[8]\,
      R => t_V_reg_230
    );
\temp_0_i_i_i_059_i_2_reg_902[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(0),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(0),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_688_p3(0)
    );
\temp_0_i_i_i_059_i_2_reg_902[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(0),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(0),
      I2 => temp_0_i_i_i_059_i_9_reg_896(0),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_674_p3(0)
    );
\temp_0_i_i_i_059_i_2_reg_902[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(1),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(1),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_688_p3(1)
    );
\temp_0_i_i_i_059_i_2_reg_902[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(1),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(1),
      I2 => temp_0_i_i_i_059_i_9_reg_896(1),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_674_p3(1)
    );
\temp_0_i_i_i_059_i_2_reg_902[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(2),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(2),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_688_p3(2)
    );
\temp_0_i_i_i_059_i_2_reg_902[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(2),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(2),
      I2 => temp_0_i_i_i_059_i_9_reg_896(2),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_674_p3(2)
    );
\temp_0_i_i_i_059_i_2_reg_902[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(3),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(3),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_688_p3(3)
    );
\temp_0_i_i_i_059_i_2_reg_902[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(3),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(3),
      I2 => temp_0_i_i_i_059_i_9_reg_896(3),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_674_p3(3)
    );
\temp_0_i_i_i_059_i_2_reg_902[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(4),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(4),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_688_p3(4)
    );
\temp_0_i_i_i_059_i_2_reg_902[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(4),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(4),
      I2 => temp_0_i_i_i_059_i_9_reg_896(4),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_674_p3(4)
    );
\temp_0_i_i_i_059_i_2_reg_902[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(5),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(5),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_688_p3(5)
    );
\temp_0_i_i_i_059_i_2_reg_902[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(5),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(5),
      I2 => temp_0_i_i_i_059_i_9_reg_896(5),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_674_p3(5)
    );
\temp_0_i_i_i_059_i_2_reg_902[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(6),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(6),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_688_p3(6)
    );
\temp_0_i_i_i_059_i_2_reg_902[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(6),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(6),
      I2 => temp_0_i_i_i_059_i_9_reg_896(6),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_674_p3(6)
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_i_reg_866_pp0_iter2_reg,
      I1 => k_buf_0_val_3_U_n_14,
      O => temp_0_i_i_i_059_i_2_reg_9020
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(0),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(0),
      I2 => temp_0_i_i_i_059_i_1_fu_674_p3(1),
      I3 => src_kernel_win_0_va_fu_122(1),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_10_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(6),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(6),
      I2 => src_kernel_win_0_va_fu_122(7),
      I3 => temp_0_i_i_i_059_i_1_fu_674_p3(7),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_11_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(4),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(4),
      I2 => src_kernel_win_0_va_fu_122(5),
      I3 => temp_0_i_i_i_059_i_1_fu_674_p3(5),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_12_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(2),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(2),
      I2 => src_kernel_win_0_va_fu_122(3),
      I3 => temp_0_i_i_i_059_i_1_fu_674_p3(3),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_13_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(0),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(0),
      I2 => src_kernel_win_0_va_fu_122(1),
      I3 => temp_0_i_i_i_059_i_1_fu_674_p3(1),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_14_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(6),
      I1 => temp_0_i_i_i_059_i_9_reg_896(6),
      I2 => temp_0_i_i_i_059_i_9_reg_896(7),
      I3 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(7),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_15_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(4),
      I1 => temp_0_i_i_i_059_i_9_reg_896(4),
      I2 => temp_0_i_i_i_059_i_9_reg_896(5),
      I3 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(5),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_16_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(2),
      I1 => temp_0_i_i_i_059_i_9_reg_896(2),
      I2 => temp_0_i_i_i_059_i_9_reg_896(3),
      I3 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(3),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_17_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(0),
      I1 => temp_0_i_i_i_059_i_9_reg_896(0),
      I2 => temp_0_i_i_i_059_i_9_reg_896(1),
      I3 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(1),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_18_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(6),
      I1 => temp_0_i_i_i_059_i_9_reg_896(6),
      I2 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(7),
      I3 => temp_0_i_i_i_059_i_9_reg_896(7),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_19_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(7),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(7),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_688_p3(7)
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(4),
      I1 => temp_0_i_i_i_059_i_9_reg_896(4),
      I2 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(5),
      I3 => temp_0_i_i_i_059_i_9_reg_896(5),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_20_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(2),
      I1 => temp_0_i_i_i_059_i_9_reg_896(2),
      I2 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(3),
      I3 => temp_0_i_i_i_059_i_9_reg_896(3),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_21_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(0),
      I1 => temp_0_i_i_i_059_i_9_reg_896(0),
      I2 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(1),
      I3 => temp_0_i_i_i_059_i_9_reg_896(1),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_22_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(6),
      I1 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I2 => temp_0_i_i_i_059_i_9_reg_896(6),
      I3 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(6),
      I4 => temp_0_i_i_i_059_i_3_fu_662_p3(7),
      I5 => src_kernel_win_0_va_19_fu_126(7),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_23_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(4),
      I1 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I2 => temp_0_i_i_i_059_i_9_reg_896(4),
      I3 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(4),
      I4 => temp_0_i_i_i_059_i_3_fu_662_p3(5),
      I5 => src_kernel_win_0_va_19_fu_126(5),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_24_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(2),
      I1 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I2 => temp_0_i_i_i_059_i_9_reg_896(2),
      I3 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(2),
      I4 => temp_0_i_i_i_059_i_3_fu_662_p3(3),
      I5 => src_kernel_win_0_va_19_fu_126(3),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_25_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(0),
      I1 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I2 => temp_0_i_i_i_059_i_9_reg_896(0),
      I3 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(0),
      I4 => temp_0_i_i_i_059_i_3_fu_662_p3(1),
      I5 => src_kernel_win_0_va_19_fu_126(1),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_26_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(6),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(6),
      I2 => temp_0_i_i_i_059_i_9_reg_896(6),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => src_kernel_win_0_va_19_fu_126(7),
      I5 => temp_0_i_i_i_059_i_3_fu_662_p3(7),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_27_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(4),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(4),
      I2 => temp_0_i_i_i_059_i_9_reg_896(4),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => src_kernel_win_0_va_19_fu_126(5),
      I5 => temp_0_i_i_i_059_i_3_fu_662_p3(5),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_28_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(2),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(2),
      I2 => temp_0_i_i_i_059_i_9_reg_896(2),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => src_kernel_win_0_va_19_fu_126(3),
      I5 => temp_0_i_i_i_059_i_3_fu_662_p3(3),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_29_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(7),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(7),
      I2 => temp_0_i_i_i_059_i_9_reg_896(7),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_674_p3(7)
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_126(0),
      I1 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(0),
      I2 => temp_0_i_i_i_059_i_9_reg_896(0),
      I3 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      I4 => src_kernel_win_0_va_19_fu_126(1),
      I5 => temp_0_i_i_i_059_i_3_fu_662_p3(1),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_30_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(7),
      I1 => temp_0_i_i_i_059_i_9_reg_896(7),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_662_p3(7)
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(5),
      I1 => temp_0_i_i_i_059_i_9_reg_896(5),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_662_p3(5)
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(3),
      I1 => temp_0_i_i_i_059_i_9_reg_896(3),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_662_p3(3)
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_26_reg_877_pp0_iter2_reg(1),
      I1 => temp_0_i_i_i_059_i_9_reg_896(1),
      I2 => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_662_p3(1)
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(6),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(6),
      I2 => temp_0_i_i_i_059_i_1_fu_674_p3(7),
      I3 => src_kernel_win_0_va_fu_122(7),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_7_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(4),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(4),
      I2 => temp_0_i_i_i_059_i_1_fu_674_p3(5),
      I3 => src_kernel_win_0_va_fu_122(5),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_8_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(2),
      I1 => temp_0_i_i_i_059_i_1_fu_674_p3(2),
      I2 => temp_0_i_i_i_059_i_1_fu_674_p3(3),
      I3 => src_kernel_win_0_va_fu_122(3),
      O => \temp_0_i_i_i_059_i_2_reg_902[7]_i_9_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_2_reg_9020,
      D => temp_0_i_i_i_059_i_2_fu_688_p3(0),
      Q => temp_0_i_i_i_059_i_2_reg_902(0),
      R => '0'
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_2_reg_9020,
      D => temp_0_i_i_i_059_i_2_fu_688_p3(1),
      Q => temp_0_i_i_i_059_i_2_reg_902(1),
      R => '0'
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_2_reg_9020,
      D => temp_0_i_i_i_059_i_2_fu_688_p3(2),
      Q => temp_0_i_i_i_059_i_2_reg_902(2),
      R => '0'
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_2_reg_9020,
      D => temp_0_i_i_i_059_i_2_fu_688_p3(3),
      Q => temp_0_i_i_i_059_i_2_reg_902(3),
      R => '0'
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_2_reg_9020,
      D => temp_0_i_i_i_059_i_2_fu_688_p3(4),
      Q => temp_0_i_i_i_059_i_2_reg_902(4),
      R => '0'
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_2_reg_9020,
      D => temp_0_i_i_i_059_i_2_fu_688_p3(5),
      Q => temp_0_i_i_i_059_i_2_reg_902(5),
      R => '0'
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_2_reg_9020,
      D => temp_0_i_i_i_059_i_2_fu_688_p3(6),
      Q => temp_0_i_i_i_059_i_2_reg_902(6),
      R => '0'
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_2_reg_9020,
      D => temp_0_i_i_i_059_i_2_fu_688_p3(7),
      Q => temp_0_i_i_i_059_i_2_reg_902(7),
      R => '0'
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_7_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_8_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_9_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_10_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_11_n_4\,
      S(2) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_12_n_4\,
      S(1) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_13_n_4\,
      S(0) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_14_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_15_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_16_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_17_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_18_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_19_n_4\,
      S(2) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_20_n_4\,
      S(1) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_21_n_4\,
      S(0) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_22_n_4\
    );
\temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_23_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_24_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_25_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_26_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_2_reg_902_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_27_n_4\,
      S(2) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_28_n_4\,
      S(1) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_29_n_4\,
      S(0) => \temp_0_i_i_i_059_i_2_reg_902[7]_i_30_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(0),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(0),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_9_fu_632_p3(0)
    );
\temp_0_i_i_i_059_i_9_reg_896[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(0),
      I1 => src_kernel_win_0_va_27_reg_884(0),
      I2 => temp_0_i_i_i_059_i_s_reg_890(0),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_8_fu_618_p3(0)
    );
\temp_0_i_i_i_059_i_9_reg_896[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(1),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(1),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_9_fu_632_p3(1)
    );
\temp_0_i_i_i_059_i_9_reg_896[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(1),
      I1 => src_kernel_win_0_va_27_reg_884(1),
      I2 => temp_0_i_i_i_059_i_s_reg_890(1),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_8_fu_618_p3(1)
    );
\temp_0_i_i_i_059_i_9_reg_896[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(2),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(2),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_9_fu_632_p3(2)
    );
\temp_0_i_i_i_059_i_9_reg_896[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(2),
      I1 => src_kernel_win_0_va_27_reg_884(2),
      I2 => temp_0_i_i_i_059_i_s_reg_890(2),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_8_fu_618_p3(2)
    );
\temp_0_i_i_i_059_i_9_reg_896[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(3),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(3),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_9_fu_632_p3(3)
    );
\temp_0_i_i_i_059_i_9_reg_896[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(3),
      I1 => src_kernel_win_0_va_27_reg_884(3),
      I2 => temp_0_i_i_i_059_i_s_reg_890(3),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_8_fu_618_p3(3)
    );
\temp_0_i_i_i_059_i_9_reg_896[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(4),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(4),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_9_fu_632_p3(4)
    );
\temp_0_i_i_i_059_i_9_reg_896[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(4),
      I1 => src_kernel_win_0_va_27_reg_884(4),
      I2 => temp_0_i_i_i_059_i_s_reg_890(4),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_8_fu_618_p3(4)
    );
\temp_0_i_i_i_059_i_9_reg_896[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(5),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(5),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_9_fu_632_p3(5)
    );
\temp_0_i_i_i_059_i_9_reg_896[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(5),
      I1 => src_kernel_win_0_va_27_reg_884(5),
      I2 => temp_0_i_i_i_059_i_s_reg_890(5),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_8_fu_618_p3(5)
    );
\temp_0_i_i_i_059_i_9_reg_896[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(6),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(6),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_9_fu_632_p3(6)
    );
\temp_0_i_i_i_059_i_9_reg_896[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(6),
      I1 => src_kernel_win_0_va_27_reg_884(6),
      I2 => temp_0_i_i_i_059_i_s_reg_890(6),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_8_fu_618_p3(6)
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_i_reg_866_pp0_iter1_reg,
      I1 => k_buf_0_val_3_U_n_14,
      O => temp_0_i_i_i_059_i_9_reg_8960
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(0),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(0),
      I2 => temp_0_i_i_i_059_i_8_fu_618_p3(1),
      I3 => src_kernel_win_0_va_20_fu_130(1),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_10_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(6),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(6),
      I2 => src_kernel_win_0_va_20_fu_130(7),
      I3 => temp_0_i_i_i_059_i_8_fu_618_p3(7),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_11_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(4),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(4),
      I2 => src_kernel_win_0_va_20_fu_130(5),
      I3 => temp_0_i_i_i_059_i_8_fu_618_p3(5),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_12_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(2),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(2),
      I2 => src_kernel_win_0_va_20_fu_130(3),
      I3 => temp_0_i_i_i_059_i_8_fu_618_p3(3),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_13_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(0),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(0),
      I2 => src_kernel_win_0_va_20_fu_130(1),
      I3 => temp_0_i_i_i_059_i_8_fu_618_p3(1),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_14_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(6),
      I1 => temp_0_i_i_i_059_i_s_reg_890(6),
      I2 => temp_0_i_i_i_059_i_s_reg_890(7),
      I3 => src_kernel_win_0_va_27_reg_884(7),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_15_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(4),
      I1 => temp_0_i_i_i_059_i_s_reg_890(4),
      I2 => temp_0_i_i_i_059_i_s_reg_890(5),
      I3 => src_kernel_win_0_va_27_reg_884(5),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_16_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(2),
      I1 => temp_0_i_i_i_059_i_s_reg_890(2),
      I2 => temp_0_i_i_i_059_i_s_reg_890(3),
      I3 => src_kernel_win_0_va_27_reg_884(3),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_17_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(0),
      I1 => temp_0_i_i_i_059_i_s_reg_890(0),
      I2 => temp_0_i_i_i_059_i_s_reg_890(1),
      I3 => src_kernel_win_0_va_27_reg_884(1),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_18_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(6),
      I1 => temp_0_i_i_i_059_i_s_reg_890(6),
      I2 => src_kernel_win_0_va_27_reg_884(7),
      I3 => temp_0_i_i_i_059_i_s_reg_890(7),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_19_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(7),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(7),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_9_fu_632_p3(7)
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(4),
      I1 => temp_0_i_i_i_059_i_s_reg_890(4),
      I2 => src_kernel_win_0_va_27_reg_884(5),
      I3 => temp_0_i_i_i_059_i_s_reg_890(5),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_20_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(2),
      I1 => temp_0_i_i_i_059_i_s_reg_890(2),
      I2 => src_kernel_win_0_va_27_reg_884(3),
      I3 => temp_0_i_i_i_059_i_s_reg_890(3),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_21_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(0),
      I1 => temp_0_i_i_i_059_i_s_reg_890(0),
      I2 => src_kernel_win_0_va_27_reg_884(1),
      I3 => temp_0_i_i_i_059_i_s_reg_890(1),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_22_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(6),
      I1 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I2 => temp_0_i_i_i_059_i_s_reg_890(6),
      I3 => src_kernel_win_0_va_27_reg_884(6),
      I4 => temp_0_i_i_i_059_i_7_fu_606_p3(7),
      I5 => src_kernel_win_0_va_21_fu_134(7),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_23_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(4),
      I1 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I2 => temp_0_i_i_i_059_i_s_reg_890(4),
      I3 => src_kernel_win_0_va_27_reg_884(4),
      I4 => temp_0_i_i_i_059_i_7_fu_606_p3(5),
      I5 => src_kernel_win_0_va_21_fu_134(5),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_24_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(2),
      I1 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I2 => temp_0_i_i_i_059_i_s_reg_890(2),
      I3 => src_kernel_win_0_va_27_reg_884(2),
      I4 => temp_0_i_i_i_059_i_7_fu_606_p3(3),
      I5 => src_kernel_win_0_va_21_fu_134(3),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_25_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(0),
      I1 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I2 => temp_0_i_i_i_059_i_s_reg_890(0),
      I3 => src_kernel_win_0_va_27_reg_884(0),
      I4 => temp_0_i_i_i_059_i_7_fu_606_p3(1),
      I5 => src_kernel_win_0_va_21_fu_134(1),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_26_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(6),
      I1 => src_kernel_win_0_va_27_reg_884(6),
      I2 => temp_0_i_i_i_059_i_s_reg_890(6),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => src_kernel_win_0_va_21_fu_134(7),
      I5 => temp_0_i_i_i_059_i_7_fu_606_p3(7),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_27_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(4),
      I1 => src_kernel_win_0_va_27_reg_884(4),
      I2 => temp_0_i_i_i_059_i_s_reg_890(4),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => src_kernel_win_0_va_21_fu_134(5),
      I5 => temp_0_i_i_i_059_i_7_fu_606_p3(5),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_28_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(2),
      I1 => src_kernel_win_0_va_27_reg_884(2),
      I2 => temp_0_i_i_i_059_i_s_reg_890(2),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => src_kernel_win_0_va_21_fu_134(3),
      I5 => temp_0_i_i_i_059_i_7_fu_606_p3(3),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_29_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(7),
      I1 => src_kernel_win_0_va_27_reg_884(7),
      I2 => temp_0_i_i_i_059_i_s_reg_890(7),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_8_fu_618_p3(7)
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => src_kernel_win_0_va_21_fu_134(0),
      I1 => src_kernel_win_0_va_27_reg_884(0),
      I2 => temp_0_i_i_i_059_i_s_reg_890(0),
      I3 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      I4 => src_kernel_win_0_va_21_fu_134(1),
      I5 => temp_0_i_i_i_059_i_7_fu_606_p3(1),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_30_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(7),
      I1 => temp_0_i_i_i_059_i_s_reg_890(7),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_7_fu_606_p3(7)
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(5),
      I1 => temp_0_i_i_i_059_i_s_reg_890(5),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_7_fu_606_p3(5)
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(3),
      I1 => temp_0_i_i_i_059_i_s_reg_890(3),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_7_fu_606_p3(3)
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_27_reg_884(1),
      I1 => temp_0_i_i_i_059_i_s_reg_890(1),
      I2 => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_7_fu_606_p3(1)
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(6),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(6),
      I2 => temp_0_i_i_i_059_i_8_fu_618_p3(7),
      I3 => src_kernel_win_0_va_20_fu_130(7),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_7_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(4),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(4),
      I2 => temp_0_i_i_i_059_i_8_fu_618_p3(5),
      I3 => src_kernel_win_0_va_20_fu_130(5),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_8_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_20_fu_130(2),
      I1 => temp_0_i_i_i_059_i_8_fu_618_p3(2),
      I2 => temp_0_i_i_i_059_i_8_fu_618_p3(3),
      I3 => src_kernel_win_0_va_20_fu_130(3),
      O => \temp_0_i_i_i_059_i_9_reg_896[7]_i_9_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_9_reg_8960,
      D => temp_0_i_i_i_059_i_9_fu_632_p3(0),
      Q => temp_0_i_i_i_059_i_9_reg_896(0),
      R => '0'
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_9_reg_8960,
      D => temp_0_i_i_i_059_i_9_fu_632_p3(1),
      Q => temp_0_i_i_i_059_i_9_reg_896(1),
      R => '0'
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_9_reg_8960,
      D => temp_0_i_i_i_059_i_9_fu_632_p3(2),
      Q => temp_0_i_i_i_059_i_9_reg_896(2),
      R => '0'
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_9_reg_8960,
      D => temp_0_i_i_i_059_i_9_fu_632_p3(3),
      Q => temp_0_i_i_i_059_i_9_reg_896(3),
      R => '0'
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_9_reg_8960,
      D => temp_0_i_i_i_059_i_9_fu_632_p3(4),
      Q => temp_0_i_i_i_059_i_9_reg_896(4),
      R => '0'
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_9_reg_8960,
      D => temp_0_i_i_i_059_i_9_fu_632_p3(5),
      Q => temp_0_i_i_i_059_i_9_reg_896(5),
      R => '0'
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_9_reg_8960,
      D => temp_0_i_i_i_059_i_9_fu_632_p3(6),
      Q => temp_0_i_i_i_059_i_9_reg_896(6),
      R => '0'
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_9_reg_8960,
      D => temp_0_i_i_i_059_i_9_fu_632_p3(7),
      Q => temp_0_i_i_i_059_i_9_reg_896(7),
      R => '0'
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_7_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_8_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_9_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_10_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_11_n_4\,
      S(2) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_12_n_4\,
      S(1) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_13_n_4\,
      S(0) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_14_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_15_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_16_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_17_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_18_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_19_n_4\,
      S(2) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_20_n_4\,
      S(1) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_21_n_4\,
      S(0) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_22_n_4\
    );
\temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_23_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_24_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_25_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_26_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_9_reg_896_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_27_n_4\,
      S(2) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_28_n_4\,
      S(1) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_29_n_4\,
      S(0) => \temp_0_i_i_i_059_i_9_reg_896[7]_i_30_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(0),
      I1 => src_kernel_win_0_va_23_fu_142(0),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(0)
    );
\temp_0_i_i_i_059_i_s_reg_890[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(1),
      I1 => src_kernel_win_0_va_23_fu_142(1),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(1)
    );
\temp_0_i_i_i_059_i_s_reg_890[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(2),
      I1 => src_kernel_win_0_va_23_fu_142(2),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(2)
    );
\temp_0_i_i_i_059_i_s_reg_890[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(3),
      I1 => src_kernel_win_0_va_23_fu_142(3),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(3)
    );
\temp_0_i_i_i_059_i_s_reg_890[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(4),
      I1 => src_kernel_win_0_va_23_fu_142(4),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(4)
    );
\temp_0_i_i_i_059_i_s_reg_890[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(5),
      I1 => src_kernel_win_0_va_23_fu_142(5),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(5)
    );
\temp_0_i_i_i_059_i_s_reg_890[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(6),
      I1 => src_kernel_win_0_va_23_fu_142(6),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(6)
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(2),
      I1 => src_kernel_win_0_va_23_fu_142(2),
      I2 => src_kernel_win_0_va_22_fu_138(3),
      I3 => src_kernel_win_0_va_23_fu_142(3),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_10__0_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(0),
      I1 => src_kernel_win_0_va_23_fu_142(0),
      I2 => src_kernel_win_0_va_22_fu_138(1),
      I3 => src_kernel_win_0_va_23_fu_142(1),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_11__0_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => or_cond_i_i_reg_866,
      I1 => col_buf_0_val_0_0_reg_8700,
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(7),
      I1 => src_kernel_win_0_va_23_fu_142(7),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(7)
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(6),
      I1 => src_kernel_win_0_va_23_fu_142(6),
      I2 => src_kernel_win_0_va_23_fu_142(7),
      I3 => src_kernel_win_0_va_22_fu_138(7),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_4__0_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(4),
      I1 => src_kernel_win_0_va_23_fu_142(4),
      I2 => src_kernel_win_0_va_23_fu_142(5),
      I3 => src_kernel_win_0_va_22_fu_138(5),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_5__0_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(2),
      I1 => src_kernel_win_0_va_23_fu_142(2),
      I2 => src_kernel_win_0_va_23_fu_142(3),
      I3 => src_kernel_win_0_va_22_fu_138(3),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_6__0_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(0),
      I1 => src_kernel_win_0_va_23_fu_142(0),
      I2 => src_kernel_win_0_va_23_fu_142(1),
      I3 => src_kernel_win_0_va_22_fu_138(1),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_7__0_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(6),
      I1 => src_kernel_win_0_va_23_fu_142(6),
      I2 => src_kernel_win_0_va_22_fu_138(7),
      I3 => src_kernel_win_0_va_23_fu_142(7),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_8__0_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_22_fu_138(4),
      I1 => src_kernel_win_0_va_23_fu_142(4),
      I2 => src_kernel_win_0_va_22_fu_138(5),
      I3 => src_kernel_win_0_va_23_fu_142(5),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_9__0_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(0),
      Q => temp_0_i_i_i_059_i_s_reg_890(0),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(1),
      Q => temp_0_i_i_i_059_i_s_reg_890(1),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(2),
      Q => temp_0_i_i_i_059_i_s_reg_890(2),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(3),
      Q => temp_0_i_i_i_059_i_s_reg_890(3),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(4),
      Q => temp_0_i_i_i_059_i_s_reg_890(4),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(5),
      Q => temp_0_i_i_i_059_i_s_reg_890(5),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(6),
      Q => temp_0_i_i_i_059_i_s_reg_890(6),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \temp_0_i_i_i_059_i_s_reg_890[7]_i_1__0_n_4\,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(7),
      Q => temp_0_i_i_i_059_i_s_reg_890(7),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_4__0_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_5__0_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_6__0_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_7__0_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_8__0_n_4\,
      S(2) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_9__0_n_4\,
      S(1) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_10__0_n_4\,
      S(0) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_11__0_n_4\
    );
\tmp_13_reg_799[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03AA"
    )
        port map (
      I0 => \tmp_13_reg_799_reg_n_4_[0]\,
      I1 => \t_V_reg_230_reg_n_4_[0]\,
      I2 => icmp_fu_286_p2,
      I3 => \icmp_reg_794[0]_i_1__0_n_4\,
      O => \tmp_13_reg_799[0]_i_1_n_4\
    );
\tmp_13_reg_799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_13_reg_799[0]_i_1_n_4\,
      Q => \tmp_13_reg_799_reg_n_4_[0]\,
      R => '0'
    );
\tmp_14_reg_807[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => tmp_187_not_fu_270_p2,
      I1 => \t_V_reg_230_reg_n_4_[3]\,
      I2 => \t_V_reg_230_reg_n_4_[4]\,
      I3 => \t_V_reg_230_reg_n_4_[2]\,
      I4 => \t_V_reg_230_reg_n_4_[1]\,
      I5 => \t_V_reg_230_reg_n_4_[0]\,
      O => tmp_14_fu_304_p2
    );
\tmp_14_reg_807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1__0_n_4\,
      D => tmp_14_fu_304_p2,
      Q => tmp_14_reg_807,
      R => '0'
    );
\tmp_187_not_reg_789[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[5]\,
      I1 => \t_V_reg_230_reg_n_4_[6]\,
      I2 => \t_V_reg_230_reg_n_4_[7]\,
      I3 => \t_V_reg_230_reg_n_4_[8]\,
      O => tmp_187_not_fu_270_p2
    );
\tmp_187_not_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1__0_n_4\,
      D => tmp_187_not_fu_270_p2,
      Q => tmp_187_not_reg_789,
      R => '0'
    );
\tmp_217_2_reg_803[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \icmp_reg_794[0]_i_1__0_n_4\,
      I1 => \tmp_217_2_reg_803_reg_n_4_[0]\,
      I2 => icmp_fu_286_p2,
      I3 => ap_CS_fsm_state2,
      I4 => \t_V_reg_230_reg_n_4_[0]\,
      O => \tmp_217_2_reg_803[0]_i_1_n_4\
    );
\tmp_217_2_reg_803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_217_2_reg_803[0]_i_1_n_4\,
      Q => \tmp_217_2_reg_803_reg_n_4_[0]\,
      R => '0'
    );
\tmp_32_reg_836[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_17,
      I1 => \t_V_5_reg_241_reg__0__0\(0),
      O => \tmp_32_reg_836[0]_i_1_n_4\
    );
\tmp_32_reg_836[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_17,
      I1 => \t_V_5_reg_241_reg__0\(1),
      I2 => \t_V_5_reg_241_reg__0__0\(0),
      O => \tmp_32_reg_836[1]_i_1_n_4\
    );
\tmp_32_reg_836_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => \tmp_32_reg_836[0]_i_1_n_4\,
      Q => tmp_32_reg_836(0),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4\
    );
\tmp_32_reg_836_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1__0_n_4\,
      D => \tmp_32_reg_836[1]_i_1_n_4\,
      Q => tmp_32_reg_836(1),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1__0_n_4\
    );
\tmp_s_reg_785[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[8]\,
      I1 => \t_V_reg_230_reg_n_4_[7]\,
      I2 => \t_V_reg_230_reg_n_4_[6]\,
      I3 => \t_V_reg_230_reg_n_4_[5]\,
      O => tmp_s_fu_264_p2
    );
\tmp_s_reg_785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1__0_n_4\,
      D => tmp_s_fu_264_p2,
      Q => tmp_s_reg_785,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_Erode is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    Erode_U0_ap_ready : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Erode_U0_p_src_data_stream_V_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    erodeImg_data_stream_full_n : in STD_LOGIC;
    Dilate_U0_ap_idle : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Mat2AXIvideo_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    otusImg_data_stream_s_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    Erode_U0_ap_start : in STD_LOGIC;
    start_for_Dilate_U0_full_n : in STD_LOGIC;
    otusImg_data_stream_s_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_Erode : entity is "Erode";
end hls_ocr_0_Erode;

architecture STRUCTURE of hls_ocr_0_Erode is
  signal Erode_U0_ap_idle : STD_LOGIC;
  signal \^erode_u0_ap_ready\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_10_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_11_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_6_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_7_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_8_n_4\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_9_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone3_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_4\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__2_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_4\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter4_i_1__0_n_4\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_4 : STD_LOGIC;
  signal brmerge_fu_424_p2 : STD_LOGIC;
  signal brmerge_reg_841 : STD_LOGIC;
  signal ce1121_out : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_467_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_8700 : STD_LOGIC;
  signal col_buf_0_val_0_0_reg_870_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_870_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_486_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_505_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond388_i_i_fu_330_p2 : STD_LOGIC;
  signal exitcond388_i_i_reg_823 : STD_LOGIC;
  signal \exitcond388_i_i_reg_823[0]_i_2_n_4\ : STD_LOGIC;
  signal exitcond388_i_i_reg_823_pp0_iter1_reg : STD_LOGIC;
  signal exitcond388_i_i_reg_823_pp0_iter2_reg : STD_LOGIC;
  signal i_V_fu_258_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_780 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_V_reg_780[8]_i_2_n_4\ : STD_LOGIC;
  signal icmp_fu_286_p2 : STD_LOGIC;
  signal \icmp_reg_794[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_reg_794[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_reg_794_reg_n_4_[0]\ : STD_LOGIC;
  signal j_V_fu_336_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal k_buf_0_val_3_U_n_10 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_21 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_22 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_23 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_4 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_5 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_6 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_7 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_8 : STD_LOGIC;
  signal k_buf_0_val_3_U_n_9 : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[2]_i_1_n_4\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[3]_i_1_n_4\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[5]_i_1_n_4\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_848[6]_i_2_n_4\ : STD_LOGIC;
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_10 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_4 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_5 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_6 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_7 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_8 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_9 : STD_LOGIC;
  signal k_buf_0_val_4_ce1 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_16 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_17 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_18 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_19 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_21 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_33 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_860 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal or_cond_i_i_fu_436_p2 : STD_LOGIC;
  signal or_cond_i_i_i_reg_832 : STD_LOGIC;
  signal \or_cond_i_i_i_reg_832[0]_i_1_n_4\ : STD_LOGIC;
  signal or_cond_i_i_reg_866 : STD_LOGIC;
  signal \or_cond_i_i_reg_866[0]_i_2_n_4\ : STD_LOGIC;
  signal or_cond_i_i_reg_866_pp0_iter1_reg : STD_LOGIC;
  signal or_cond_i_i_reg_866_pp0_iter2_reg : STD_LOGIC;
  signal or_cond_i_i_reg_866_pp0_iter3_reg : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal right_border_buf_0_1_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_7_1_t_reg_813 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_7_2_t_fu_320_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_7_2_t_reg_818 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_kernel_win_0_va_1_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_2_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\ : STD_LOGIC;
  signal src_kernel_win_0_va_3_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_1380 : STD_LOGIC;
  signal src_kernel_win_0_va_5_fu_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_6_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_fu_538_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_reg_877 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_reg_877_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_9_fu_556_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_9_reg_884 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_4\ : STD_LOGIC;
  signal t_V_4_reg_241 : STD_LOGIC;
  signal t_V_4_reg_2410 : STD_LOGIC;
  signal \t_V_4_reg_241[2]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_241[3]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_241[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_241[5]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_241[6]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_241[9]_i_4_n_4\ : STD_LOGIC;
  signal \t_V_4_reg_241_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \t_V_4_reg_241_reg__0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal t_V_reg_230 : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[0]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[1]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[2]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[3]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[4]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[5]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[6]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[7]\ : STD_LOGIC;
  signal \t_V_reg_230_reg_n_4_[8]\ : STD_LOGIC;
  signal temp_0_i_i_i_059_i_1_fu_606_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal temp_0_i_i_i_059_i_2_fu_618_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_3_fu_632_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_3_reg_896 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_3_reg_8960 : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_10_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_11_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_12_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_13_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_14_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_15_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_16_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_17_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_18_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_19_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_20_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_21_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_22_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_23_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_24_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_25_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_26_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_27_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_28_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_29_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_30_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_7_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_8_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896[7]_i_9_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal temp_0_i_i_i_059_i_4_fu_662_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal temp_0_i_i_i_059_i_5_fu_674_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_6_fu_688_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_6_reg_902 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_6_reg_9020 : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_10_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_11_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_12_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_13_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_14_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_15_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_16_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_17_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_18_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_19_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_20_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_21_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_22_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_23_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_24_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_25_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_26_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_27_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_28_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_29_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_30_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_7_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_8_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902[7]_i_9_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal temp_0_i_i_i_059_i_s_fu_575_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_s_reg_890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_0_i_i_i_059_i_s_reg_8900 : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_10_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_11_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_4_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_5_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_6_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_7_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_8_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890[7]_i_9_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_114_2_reg_803[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_114_2_reg_803_reg_n_4_[0]\ : STD_LOGIC;
  signal tmp_15_reg_836 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_15_reg_836[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_15_reg_836[1]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_reg_799[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_4_reg_799_reg_n_4_[0]\ : STD_LOGIC;
  signal tmp_5_fu_304_p2 : STD_LOGIC;
  signal tmp_5_reg_807 : STD_LOGIC;
  signal tmp_84_not_fu_270_p2 : STD_LOGIC;
  signal tmp_84_not_reg_789 : STD_LOGIC;
  signal tmp_s_fu_264_p2 : STD_LOGIC;
  signal tmp_s_reg_785 : STD_LOGIC;
  signal x_fu_412_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair81";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ap_idle_INST_0_i_4 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i_V_reg_780[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \i_V_reg_780[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \i_V_reg_780[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \i_V_reg_780[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_V_reg_780[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \i_V_reg_780[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \i_V_reg_780[8]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i_V_reg_780[8]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \icmp_reg_794[0]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_848[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_848[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \t_V_4_reg_241[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \t_V_4_reg_241[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \t_V_4_reg_241[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \t_V_4_reg_241[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \t_V_4_reg_241[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \t_V_4_reg_241[7]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \t_V_4_reg_241[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \t_V_4_reg_241[9]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[1]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[3]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[5]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[7]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[7]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[7]_i_31\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[7]_i_32\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[7]_i_33\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_3_reg_896[7]_i_34\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[1]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[3]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[5]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[7]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[7]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[7]_i_31\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[7]_i_32\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[7]_i_33\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_6_reg_902[7]_i_34\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \temp_0_i_i_i_059_i_s_reg_890[7]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_114_2_reg_803[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_15_reg_836[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_15_reg_836[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_4_reg_799[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp_84_not_reg_789[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_s_reg_785[0]_i_1\ : label is "soft_lutpair96";
begin
  Erode_U0_ap_ready <= \^erode_u0_ap_ready\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(0),
      I1 => temp_0_i_i_i_059_i_6_reg_902(0),
      I2 => \SRL_SIG_reg[0][7]_i_3_n_4\,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(1),
      I1 => temp_0_i_i_i_059_i_6_reg_902(1),
      I2 => \SRL_SIG_reg[0][7]_i_3_n_4\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(2),
      I1 => temp_0_i_i_i_059_i_6_reg_902(2),
      I2 => \SRL_SIG_reg[0][7]_i_3_n_4\,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(3),
      I1 => temp_0_i_i_i_059_i_6_reg_902(3),
      I2 => \SRL_SIG_reg[0][7]_i_3_n_4\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(4),
      I1 => temp_0_i_i_i_059_i_6_reg_902(4),
      I2 => \SRL_SIG_reg[0][7]_i_3_n_4\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(5),
      I1 => temp_0_i_i_i_059_i_6_reg_902(5),
      I2 => \SRL_SIG_reg[0][7]_i_3_n_4\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(6),
      I1 => temp_0_i_i_i_059_i_6_reg_902(6),
      I2 => \SRL_SIG_reg[0][7]_i_3_n_4\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_6_reg_902(2),
      I1 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(2),
      I2 => temp_0_i_i_i_059_i_6_reg_902(3),
      I3 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(3),
      O => \SRL_SIG[0][7]_i_10_n_4\
    );
\SRL_SIG[0][7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_6_reg_902(0),
      I1 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(0),
      I2 => temp_0_i_i_i_059_i_6_reg_902(1),
      I3 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(1),
      O => \SRL_SIG[0][7]_i_11_n_4\
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => erodeImg_data_stream_full_n,
      I1 => k_buf_0_val_5_U_n_21,
      I2 => or_cond_i_i_reg_866_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4_reg_n_4,
      O => E(0)
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(7),
      I1 => temp_0_i_i_i_059_i_6_reg_902(7),
      I2 => \SRL_SIG_reg[0][7]_i_3_n_4\,
      O => D(7)
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_6_reg_902(6),
      I1 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(6),
      I2 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(7),
      I3 => temp_0_i_i_i_059_i_6_reg_902(7),
      O => \SRL_SIG[0][7]_i_4_n_4\
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_6_reg_902(4),
      I1 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(4),
      I2 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(5),
      I3 => temp_0_i_i_i_059_i_6_reg_902(5),
      O => \SRL_SIG[0][7]_i_5_n_4\
    );
\SRL_SIG[0][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_6_reg_902(2),
      I1 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(2),
      I2 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(3),
      I3 => temp_0_i_i_i_059_i_6_reg_902(3),
      O => \SRL_SIG[0][7]_i_6_n_4\
    );
\SRL_SIG[0][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_6_reg_902(0),
      I1 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(0),
      I2 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(1),
      I3 => temp_0_i_i_i_059_i_6_reg_902(1),
      O => \SRL_SIG[0][7]_i_7_n_4\
    );
\SRL_SIG[0][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_6_reg_902(6),
      I1 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(6),
      I2 => temp_0_i_i_i_059_i_6_reg_902(7),
      I3 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(7),
      O => \SRL_SIG[0][7]_i_8_n_4\
    );
\SRL_SIG[0][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_6_reg_902(4),
      I1 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(4),
      I2 => temp_0_i_i_i_059_i_6_reg_902(5),
      I3 => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(5),
      O => \SRL_SIG[0][7]_i_9_n_4\
    );
\SRL_SIG_reg[0][7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][7]_i_3_n_4\,
      CO(2) => \SRL_SIG_reg[0][7]_i_3_n_5\,
      CO(1) => \SRL_SIG_reg[0][7]_i_3_n_6\,
      CO(0) => \SRL_SIG_reg[0][7]_i_3_n_7\,
      CYINIT => '0',
      DI(3) => \SRL_SIG[0][7]_i_4_n_4\,
      DI(2) => \SRL_SIG[0][7]_i_5_n_4\,
      DI(1) => \SRL_SIG[0][7]_i_6_n_4\,
      DI(0) => \SRL_SIG[0][7]_i_7_n_4\,
      O(3 downto 0) => \NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \SRL_SIG[0][7]_i_8_n_4\,
      S(2) => \SRL_SIG[0][7]_i_9_n_4\,
      S(1) => \SRL_SIG[0][7]_i_10_n_4\,
      S(0) => \SRL_SIG[0][7]_i_11_n_4\
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \^erode_u0_ap_ready\,
      I1 => Erode_U0_ap_start,
      I2 => start_for_Dilate_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_4_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_4\,
      O => \^erode_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => Erode_U0_ap_start,
      I2 => start_for_Dilate_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_4_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF22222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_4\,
      I2 => k_buf_0_val_5_U_n_21,
      I3 => \ap_CS_fsm[2]_i_4_n_4\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => tmp_84_not_fu_270_p2,
      I1 => \t_V_reg_230_reg_n_4_[0]\,
      I2 => \t_V_reg_230_reg_n_4_[1]\,
      I3 => \t_V_reg_230_reg_n_4_[3]\,
      I4 => \t_V_reg_230_reg_n_4_[4]\,
      I5 => \t_V_reg_230_reg_n_4_[2]\,
      O => \ap_CS_fsm[2]_i_2_n_4\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => exitcond388_i_i_fu_330_p2,
      O => \ap_CS_fsm[2]_i_4_n_4\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAA00800080"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_8700,
      I1 => exitcond388_i_i_fu_330_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_4,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_enable_reg_pp0_iter4_reg_n_4,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_4_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F020F020F020"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_4\,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => col_buf_0_val_0_0_reg_8700,
      I5 => exitcond388_i_i_fu_330_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_4\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_4\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => exitcond388_i_i_fu_330_p2,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => k_buf_0_val_5_U_n_21,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_4\,
      Q => ap_enable_reg_pp0_iter1_reg_n_4,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_21,
      I1 => ap_enable_reg_pp0_iter1_reg_n_4,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__2_n_4\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__2_n_4\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_21,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_enable_reg_pp0_iter3,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_4\,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD00000000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_4\,
      I2 => ap_enable_reg_pp0_iter4_reg_n_4,
      I3 => k_buf_0_val_5_U_n_21,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter4_i_1__0_n_4\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter4_i_1__0_n_4\,
      Q => ap_enable_reg_pp0_iter4_reg_n_4,
      R => '0'
    );
ap_idle_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => Erode_U0_ap_idle,
      I1 => Dilate_U0_ap_idle,
      I2 => Q(0),
      I3 => internal_empty_n_reg,
      I4 => \ap_CS_fsm_reg[0]_0\(0),
      I5 => Mat2AXIvideo_U0_ap_start,
      O => ap_idle
    );
ap_idle_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[0]\,
      I1 => \^start_once_reg\,
      I2 => start_for_Dilate_U0_full_n,
      I3 => Erode_U0_ap_start,
      O => Erode_U0_ap_idle
    );
\brmerge_reg_841[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_84_not_reg_789,
      I1 => k_buf_0_val_5_U_n_18,
      O => brmerge_fu_424_p2
    );
\brmerge_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => brmerge_fu_424_p2,
      Q => brmerge_reg_841,
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(0),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(0),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(1),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(2),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(2),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(3),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(3),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(4),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(4),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(5),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(5),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(6),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(6),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870(7),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(7),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(0),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(0),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(1),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(2),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(2),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(3),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(3),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(4),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(4),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(5),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(5),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(6),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(6),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(7),
      Q => col_buf_0_val_0_0_reg_870_pp0_iter3_reg(7),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(0),
      Q => col_buf_0_val_0_0_reg_870(0),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(1),
      Q => col_buf_0_val_0_0_reg_870(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(2),
      Q => col_buf_0_val_0_0_reg_870(2),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(3),
      Q => col_buf_0_val_0_0_reg_870(3),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(4),
      Q => col_buf_0_val_0_0_reg_870(4),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(5),
      Q => col_buf_0_val_0_0_reg_870(5),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(6),
      Q => col_buf_0_val_0_0_reg_870(6),
      R => '0'
    );
\col_buf_0_val_0_0_reg_870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => col_buf_0_val_0_0_fu_467_p3(7),
      Q => col_buf_0_val_0_0_reg_870(7),
      R => '0'
    );
\exitcond388_i_i_reg_823[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(3),
      I1 => \t_V_4_reg_241_reg__0\(1),
      I2 => \t_V_4_reg_241_reg__0\(7),
      I3 => \t_V_4_reg_241_reg__0\(9),
      I4 => \exitcond388_i_i_reg_823[0]_i_2_n_4\,
      O => exitcond388_i_i_fu_330_p2
    );
\exitcond388_i_i_reg_823[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(4),
      I1 => \t_V_4_reg_241_reg__0\(2),
      I2 => \t_V_4_reg_241_reg__0__0\(0),
      I3 => \t_V_4_reg_241_reg__0\(8),
      I4 => \t_V_4_reg_241_reg__0\(5),
      I5 => \t_V_4_reg_241_reg__0\(6),
      O => \exitcond388_i_i_reg_823[0]_i_2_n_4\
    );
\exitcond388_i_i_reg_823_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => exitcond388_i_i_reg_823,
      Q => exitcond388_i_i_reg_823_pp0_iter1_reg,
      R => '0'
    );
\exitcond388_i_i_reg_823_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => exitcond388_i_i_reg_823_pp0_iter1_reg,
      Q => exitcond388_i_i_reg_823_pp0_iter2_reg,
      R => '0'
    );
\exitcond388_i_i_reg_823_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => exitcond388_i_i_fu_330_p2,
      Q => exitcond388_i_i_reg_823,
      R => '0'
    );
\i_V_reg_780[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[0]\,
      O => i_V_fu_258_p2(0)
    );
\i_V_reg_780[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[1]\,
      I1 => \t_V_reg_230_reg_n_4_[0]\,
      O => i_V_fu_258_p2(1)
    );
\i_V_reg_780[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[2]\,
      I1 => \t_V_reg_230_reg_n_4_[1]\,
      I2 => \t_V_reg_230_reg_n_4_[0]\,
      O => i_V_fu_258_p2(2)
    );
\i_V_reg_780[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[3]\,
      I1 => \t_V_reg_230_reg_n_4_[0]\,
      I2 => \t_V_reg_230_reg_n_4_[1]\,
      I3 => \t_V_reg_230_reg_n_4_[2]\,
      O => i_V_fu_258_p2(3)
    );
\i_V_reg_780[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[2]\,
      I1 => \t_V_reg_230_reg_n_4_[1]\,
      I2 => \t_V_reg_230_reg_n_4_[0]\,
      I3 => \t_V_reg_230_reg_n_4_[3]\,
      I4 => \t_V_reg_230_reg_n_4_[4]\,
      O => i_V_fu_258_p2(4)
    );
\i_V_reg_780[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[5]\,
      I1 => \t_V_reg_230_reg_n_4_[2]\,
      I2 => \t_V_reg_230_reg_n_4_[1]\,
      I3 => \t_V_reg_230_reg_n_4_[0]\,
      I4 => \t_V_reg_230_reg_n_4_[3]\,
      I5 => \t_V_reg_230_reg_n_4_[4]\,
      O => i_V_fu_258_p2(5)
    );
\i_V_reg_780[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[6]\,
      I1 => \i_V_reg_780[8]_i_2_n_4\,
      I2 => \t_V_reg_230_reg_n_4_[5]\,
      O => i_V_fu_258_p2(6)
    );
\i_V_reg_780[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[7]\,
      I1 => \i_V_reg_780[8]_i_2_n_4\,
      I2 => \t_V_reg_230_reg_n_4_[6]\,
      I3 => \t_V_reg_230_reg_n_4_[5]\,
      O => i_V_fu_258_p2(7)
    );
\i_V_reg_780[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[8]\,
      I1 => \t_V_reg_230_reg_n_4_[5]\,
      I2 => \t_V_reg_230_reg_n_4_[6]\,
      I3 => \i_V_reg_780[8]_i_2_n_4\,
      I4 => \t_V_reg_230_reg_n_4_[7]\,
      O => i_V_fu_258_p2(8)
    );
\i_V_reg_780[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[4]\,
      I1 => \t_V_reg_230_reg_n_4_[3]\,
      I2 => \t_V_reg_230_reg_n_4_[0]\,
      I3 => \t_V_reg_230_reg_n_4_[1]\,
      I4 => \t_V_reg_230_reg_n_4_[2]\,
      O => \i_V_reg_780[8]_i_2_n_4\
    );
\i_V_reg_780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(0),
      Q => i_V_reg_780(0),
      R => '0'
    );
\i_V_reg_780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(1),
      Q => i_V_reg_780(1),
      R => '0'
    );
\i_V_reg_780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(2),
      Q => i_V_reg_780(2),
      R => '0'
    );
\i_V_reg_780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(3),
      Q => i_V_reg_780(3),
      R => '0'
    );
\i_V_reg_780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(4),
      Q => i_V_reg_780(4),
      R => '0'
    );
\i_V_reg_780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(5),
      Q => i_V_reg_780(5),
      R => '0'
    );
\i_V_reg_780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(6),
      Q => i_V_reg_780(6),
      R => '0'
    );
\i_V_reg_780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(7),
      Q => i_V_reg_780(7),
      R => '0'
    );
\i_V_reg_780_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_258_p2(8),
      Q => i_V_reg_780(8),
      R => '0'
    );
\icmp_reg_794[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_4\,
      O => \icmp_reg_794[0]_i_1_n_4\
    );
\icmp_reg_794[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[1]\,
      I1 => \t_V_reg_230_reg_n_4_[4]\,
      I2 => \t_V_reg_230_reg_n_4_[2]\,
      I3 => \t_V_reg_230_reg_n_4_[3]\,
      I4 => \icmp_reg_794[0]_i_3_n_4\,
      O => icmp_fu_286_p2
    );
\icmp_reg_794[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[7]\,
      I1 => \t_V_reg_230_reg_n_4_[6]\,
      I2 => \t_V_reg_230_reg_n_4_[8]\,
      I3 => \t_V_reg_230_reg_n_4_[5]\,
      O => \icmp_reg_794[0]_i_3_n_4\
    );
\icmp_reg_794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1_n_4\,
      D => icmp_fu_286_p2,
      Q => \icmp_reg_794_reg_n_4_[0]\,
      R => '0'
    );
k_buf_0_val_3_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3
     port map (
      ADDRARDADDR(9 downto 2) => k_buf_0_val_5_addr_reg_860(9 downto 2),
      ADDRARDADDR(1 downto 0) => tmp_15_reg_836(1 downto 0),
      ADDRBWRADDR(9 downto 0) => x_fu_412_p3(9 downto 0),
      D(0) => src_kernel_win_0_va_8_fu_538_p3(4),
      DIADI(7) => k_buf_0_val_3_U_n_4,
      DIADI(6) => k_buf_0_val_3_U_n_5,
      DIADI(5) => k_buf_0_val_3_U_n_6,
      DIADI(4) => k_buf_0_val_3_U_n_7,
      DIADI(3) => k_buf_0_val_3_U_n_8,
      DIADI(2) => k_buf_0_val_3_U_n_9,
      DIADI(1) => k_buf_0_val_3_U_n_10,
      DIADI(0) => k_buf_0_val_3_U_n_11,
      Q(1 downto 0) => row_assign_7_1_t_reg_813(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_4,
      brmerge_reg_841 => brmerge_reg_841,
      col_buf_0_val_0_0_reg_8700 => col_buf_0_val_0_0_reg_8700,
      \col_buf_0_val_0_0_reg_870_reg[7]\(7 downto 0) => col_buf_0_val_0_0_fu_467_p3(7 downto 0),
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg_n_4_[0]\,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      otusImg_data_stream_s_dout(0) => otusImg_data_stream_s_dout(0),
      ram_reg(0) => col_buf_0_val_2_0_fu_505_p3(4),
      ram_reg_0(0) => col_buf_0_val_1_0_fu_486_p3(4),
      \src_kernel_win_0_va_6_fu_146_reg[7]\(7 downto 0) => src_kernel_win_0_va_6_fu_146(7 downto 0),
      \src_kernel_win_0_va_8_reg_877_reg[1]\ => k_buf_0_val_3_U_n_21,
      \src_kernel_win_0_va_8_reg_877_reg[2]\ => k_buf_0_val_3_U_n_22,
      \src_kernel_win_0_va_8_reg_877_reg[3]\ => k_buf_0_val_3_U_n_23,
      \tmp_114_2_reg_803_reg[0]\ => \tmp_114_2_reg_803_reg_n_4_[0]\,
      tmp_5_reg_807 => tmp_5_reg_807,
      tmp_s_reg_785 => tmp_s_reg_785
    );
\k_buf_0_val_3_addr_reg_848[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_16,
      I1 => \t_V_4_reg_241_reg__0__0\(0),
      I2 => \t_V_4_reg_241_reg__0\(1),
      I3 => \t_V_4_reg_241_reg__0\(2),
      O => \k_buf_0_val_3_addr_reg_848[2]_i_1_n_4\
    );
\k_buf_0_val_3_addr_reg_848[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_16,
      I1 => \t_V_4_reg_241_reg__0\(2),
      I2 => \t_V_4_reg_241_reg__0\(1),
      I3 => \t_V_4_reg_241_reg__0__0\(0),
      I4 => \t_V_4_reg_241_reg__0\(3),
      O => \k_buf_0_val_3_addr_reg_848[3]_i_1_n_4\
    );
\k_buf_0_val_3_addr_reg_848[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(8),
      I1 => \t_V_4_reg_241_reg__0\(7),
      I2 => \t_V_4_reg_241_reg__0\(6),
      I3 => \t_V_4_reg_241_reg__0\(9),
      I4 => k_buf_0_val_5_U_n_17,
      I5 => \t_V_4_reg_241_reg__0\(5),
      O => \k_buf_0_val_3_addr_reg_848[5]_i_1_n_4\
    );
\k_buf_0_val_3_addr_reg_848[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exitcond388_i_i_fu_330_p2,
      I1 => col_buf_0_val_0_0_reg_8700,
      I2 => k_buf_0_val_5_U_n_18,
      O => \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4\
    );
\k_buf_0_val_3_addr_reg_848[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00FE0000"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(8),
      I1 => \t_V_4_reg_241_reg__0\(7),
      I2 => \t_V_4_reg_241_reg__0\(9),
      I3 => \t_V_4_reg_241_reg__0\(5),
      I4 => k_buf_0_val_5_U_n_17,
      I5 => \t_V_4_reg_241_reg__0\(6),
      O => \k_buf_0_val_3_addr_reg_848[6]_i_2_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => \k_buf_0_val_3_addr_reg_848[2]_i_1_n_4\,
      Q => k_buf_0_val_5_addr_reg_860(2),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => \k_buf_0_val_3_addr_reg_848[3]_i_1_n_4\,
      Q => k_buf_0_val_5_addr_reg_860(3),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => k_buf_0_val_5_U_n_19,
      Q => k_buf_0_val_5_addr_reg_860(4),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => \k_buf_0_val_3_addr_reg_848[5]_i_1_n_4\,
      Q => k_buf_0_val_5_addr_reg_860(5),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => \k_buf_0_val_3_addr_reg_848[6]_i_2_n_4\,
      Q => k_buf_0_val_5_addr_reg_860(6),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4\
    );
\k_buf_0_val_3_addr_reg_848_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => x_fu_412_p3(7),
      Q => k_buf_0_val_5_addr_reg_860(7),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_848_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => x_fu_412_p3(8),
      Q => k_buf_0_val_5_addr_reg_860(8),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_848_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => x_fu_412_p3(9),
      Q => k_buf_0_val_5_addr_reg_860(9),
      R => '0'
    );
k_buf_0_val_4_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_13
     port map (
      ADDRARDADDR(9 downto 2) => k_buf_0_val_5_addr_reg_860(9 downto 2),
      ADDRARDADDR(1 downto 0) => tmp_15_reg_836(1 downto 0),
      ADDRBWRADDR(9 downto 0) => x_fu_412_p3(9 downto 0),
      D(7 downto 0) => src_kernel_win_0_va_9_fu_556_p3(7 downto 0),
      DIADI(7) => k_buf_0_val_3_U_n_4,
      DIADI(6) => k_buf_0_val_3_U_n_5,
      DIADI(5) => k_buf_0_val_3_U_n_6,
      DIADI(4) => k_buf_0_val_3_U_n_7,
      DIADI(3) => k_buf_0_val_3_U_n_8,
      DIADI(2) => k_buf_0_val_3_U_n_9,
      DIADI(1) => k_buf_0_val_3_U_n_10,
      DIADI(0) => k_buf_0_val_3_U_n_11,
      Q(1 downto 0) => row_assign_7_2_t_reg_818(1 downto 0),
      WEA(0) => k_buf_0_val_4_ce1,
      ap_clk => ap_clk,
      brmerge_reg_841 => brmerge_reg_841,
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg_n_4_[0]\,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      otusImg_data_stream_s_dout(0) => otusImg_data_stream_s_dout(0),
      ram_reg(7) => k_buf_0_val_4_U_n_4,
      ram_reg(6) => k_buf_0_val_4_U_n_5,
      ram_reg(5) => k_buf_0_val_4_U_n_6,
      ram_reg(4) => k_buf_0_val_4_U_n_7,
      ram_reg(3) => k_buf_0_val_4_U_n_8,
      ram_reg(2) => k_buf_0_val_4_U_n_9,
      ram_reg(1) => k_buf_0_val_4_U_n_10,
      ram_reg(0) => k_buf_0_val_4_U_n_11,
      ram_reg_0(6) => col_buf_0_val_2_0_fu_505_p3(7),
      ram_reg_0(5 downto 0) => col_buf_0_val_2_0_fu_505_p3(5 downto 0),
      ram_reg_1 => k_buf_0_val_5_U_n_33,
      ram_reg_2 => k_buf_0_val_3_U_n_23,
      ram_reg_3 => k_buf_0_val_3_U_n_22,
      ram_reg_4 => k_buf_0_val_3_U_n_21,
      \right_border_buf_0_1_fu_154_reg[7]\(7 downto 0) => col_buf_0_val_1_0_fu_486_p3(7 downto 0),
      \right_border_buf_0_1_fu_154_reg[7]_0\(7 downto 0) => right_border_buf_0_1_fu_154(7 downto 0),
      \row_assign_7_1_t_reg_813_reg[1]\(1 downto 0) => row_assign_7_1_t_reg_813(1 downto 0),
      \src_kernel_win_0_va_8_reg_877_reg[7]\(3) => src_kernel_win_0_va_8_fu_538_p3(7),
      \src_kernel_win_0_va_8_reg_877_reg[7]\(2 downto 0) => src_kernel_win_0_va_8_fu_538_p3(3 downto 1),
      \tmp_15_reg_836_reg[0]\(7 downto 0) => col_buf_0_val_0_0_fu_467_p3(7 downto 0),
      tmp_5_reg_807 => tmp_5_reg_807,
      tmp_s_reg_785 => tmp_s_reg_785
    );
k_buf_0_val_5_U: entity work.hls_ocr_0_Erode_k_buf_0_val_3_14
     port map (
      ADDRARDADDR(9 downto 2) => k_buf_0_val_5_addr_reg_860(9 downto 2),
      ADDRARDADDR(1 downto 0) => tmp_15_reg_836(1 downto 0),
      ADDRBWRADDR(9 downto 0) => x_fu_412_p3(9 downto 0),
      D(2 downto 1) => src_kernel_win_0_va_8_fu_538_p3(6 downto 5),
      D(0) => src_kernel_win_0_va_8_fu_538_p3(0),
      Q(9 downto 1) => \t_V_4_reg_241_reg__0\(9 downto 1),
      Q(0) => \t_V_4_reg_241_reg__0__0\(0),
      WEA(0) => k_buf_0_val_4_ce1,
      \ap_CS_fsm_reg[2]\(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_4,
      ap_enable_reg_pp0_iter4_reg => ap_enable_reg_pp0_iter4_reg_n_4,
      brmerge_reg_841 => brmerge_reg_841,
      col_buf_0_val_0_0_reg_8700 => col_buf_0_val_0_0_reg_8700,
      \col_buf_0_val_0_0_reg_870_reg[0]\ => k_buf_0_val_5_U_n_21,
      erodeImg_data_stream_full_n => erodeImg_data_stream_full_n,
      \icmp_reg_794_reg[0]\ => \icmp_reg_794_reg_n_4_[0]\,
      \k_buf_0_val_3_addr_reg_848_reg[4]\ => k_buf_0_val_5_U_n_19,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_i_reg_832 => or_cond_i_i_i_reg_832,
      or_cond_i_i_reg_866_pp0_iter3_reg => or_cond_i_i_reg_866_pp0_iter3_reg,
      otusImg_data_stream_s_empty_n => otusImg_data_stream_s_empty_n,
      ram_reg => k_buf_0_val_5_U_n_16,
      ram_reg_0 => k_buf_0_val_5_U_n_17,
      ram_reg_1 => k_buf_0_val_5_U_n_18,
      ram_reg_2(7) => k_buf_0_val_4_U_n_4,
      ram_reg_2(6) => k_buf_0_val_4_U_n_5,
      ram_reg_2(5) => k_buf_0_val_4_U_n_6,
      ram_reg_2(4) => k_buf_0_val_4_U_n_7,
      ram_reg_2(3) => k_buf_0_val_4_U_n_8,
      ram_reg_2(2) => k_buf_0_val_4_U_n_9,
      ram_reg_2(1) => k_buf_0_val_4_U_n_10,
      ram_reg_2(0) => k_buf_0_val_4_U_n_11,
      \right_border_buf_0_s_fu_150_reg[7]\(7 downto 0) => col_buf_0_val_2_0_fu_505_p3(7 downto 0),
      \right_border_buf_0_s_fu_150_reg[7]_0\(7 downto 0) => right_border_buf_0_s_fu_150(7 downto 0),
      \row_assign_7_1_t_reg_813_reg[1]\(1 downto 0) => row_assign_7_1_t_reg_813(1 downto 0),
      \src_kernel_win_0_va_8_reg_877_reg[6]\ => k_buf_0_val_5_U_n_33,
      \tmp_15_reg_836_reg[0]\(2 downto 1) => col_buf_0_val_0_0_fu_467_p3(6 downto 5),
      \tmp_15_reg_836_reg[0]\(0) => col_buf_0_val_0_0_fu_467_p3(0),
      \tmp_15_reg_836_reg[0]_0\(2 downto 1) => col_buf_0_val_1_0_fu_486_p3(6 downto 5),
      \tmp_15_reg_836_reg[0]_0\(0) => col_buf_0_val_1_0_fu_486_p3(0),
      \tmp_4_reg_799_reg[0]\ => \tmp_4_reg_799_reg_n_4_[0]\,
      tmp_5_reg_807 => tmp_5_reg_807,
      tmp_s_reg_785 => tmp_s_reg_785
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => or_cond_i_i_i_reg_832,
      I1 => tmp_s_reg_785,
      I2 => \icmp_reg_794_reg_n_4_[0]\,
      I3 => col_buf_0_val_0_0_reg_8700,
      I4 => ap_enable_reg_pp0_iter1_reg_n_4,
      O => Erode_U0_p_src_data_stream_V_read
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_4,
      I1 => or_cond_i_i_reg_866_pp0_iter3_reg,
      I2 => k_buf_0_val_5_U_n_21,
      I3 => erodeImg_data_stream_full_n,
      O => \mOutPtr_reg[0]\
    );
\or_cond_i_i_i_reg_832[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => exitcond388_i_i_fu_330_p2,
      I1 => col_buf_0_val_0_0_reg_8700,
      O => \or_cond_i_i_i_reg_832[0]_i_1_n_4\
    );
\or_cond_i_i_i_reg_832[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555777E7777"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(9),
      I1 => \t_V_4_reg_241_reg__0\(7),
      I2 => \t_V_4_reg_241_reg__0\(5),
      I3 => \t_V_4_reg_241_reg__0\(6),
      I4 => k_buf_0_val_5_U_n_17,
      I5 => \t_V_4_reg_241_reg__0\(8),
      O => p_1_in
    );
\or_cond_i_i_i_reg_832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => p_1_in,
      Q => or_cond_i_i_i_reg_832,
      R => '0'
    );
\or_cond_i_i_reg_866[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \icmp_reg_794_reg_n_4_[0]\,
      I1 => \t_V_4_reg_241_reg__0\(7),
      I2 => \t_V_4_reg_241_reg__0\(6),
      I3 => \t_V_4_reg_241_reg__0\(5),
      I4 => \or_cond_i_i_reg_866[0]_i_2_n_4\,
      O => or_cond_i_i_fu_436_p2
    );
\or_cond_i_i_reg_866[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(4),
      I1 => \t_V_4_reg_241_reg__0\(2),
      I2 => \t_V_4_reg_241_reg__0\(3),
      I3 => \t_V_4_reg_241_reg__0\(8),
      I4 => \t_V_4_reg_241_reg__0\(1),
      I5 => \t_V_4_reg_241_reg__0\(9),
      O => \or_cond_i_i_reg_866[0]_i_2_n_4\
    );
\or_cond_i_i_reg_866_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => or_cond_i_i_reg_866,
      Q => or_cond_i_i_reg_866_pp0_iter1_reg,
      R => '0'
    );
\or_cond_i_i_reg_866_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_21,
      O => ap_block_pp0_stage0_subdone3_in
    );
\or_cond_i_i_reg_866_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => or_cond_i_i_reg_866_pp0_iter1_reg,
      Q => or_cond_i_i_reg_866_pp0_iter2_reg,
      R => '0'
    );
\or_cond_i_i_reg_866_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => or_cond_i_i_reg_866_pp0_iter2_reg,
      Q => or_cond_i_i_reg_866_pp0_iter3_reg,
      R => '0'
    );
\or_cond_i_i_reg_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => or_cond_i_i_fu_436_p2,
      Q => or_cond_i_i_reg_866,
      R => '0'
    );
\right_border_buf_0_1_fu_154[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \icmp_reg_794_reg_n_4_[0]\,
      I1 => tmp_s_reg_785,
      I2 => or_cond_i_i_i_reg_832,
      I3 => col_buf_0_val_0_0_reg_8700,
      I4 => ap_enable_reg_pp0_iter1_reg_n_4,
      O => ce1121_out
    );
\right_border_buf_0_1_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(0),
      Q => right_border_buf_0_1_fu_154(0),
      R => '0'
    );
\right_border_buf_0_1_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(1),
      Q => right_border_buf_0_1_fu_154(1),
      R => '0'
    );
\right_border_buf_0_1_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(2),
      Q => right_border_buf_0_1_fu_154(2),
      R => '0'
    );
\right_border_buf_0_1_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(3),
      Q => right_border_buf_0_1_fu_154(3),
      R => '0'
    );
\right_border_buf_0_1_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(4),
      Q => right_border_buf_0_1_fu_154(4),
      R => '0'
    );
\right_border_buf_0_1_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(5),
      Q => right_border_buf_0_1_fu_154(5),
      R => '0'
    );
\right_border_buf_0_1_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(6),
      Q => right_border_buf_0_1_fu_154(6),
      R => '0'
    );
\right_border_buf_0_1_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_1_0_fu_486_p3(7),
      Q => right_border_buf_0_1_fu_154(7),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(0),
      Q => right_border_buf_0_s_fu_150(0),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(1),
      Q => right_border_buf_0_s_fu_150(1),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(2),
      Q => right_border_buf_0_s_fu_150(2),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(3),
      Q => right_border_buf_0_s_fu_150(3),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(4),
      Q => right_border_buf_0_s_fu_150(4),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(5),
      Q => right_border_buf_0_s_fu_150(5),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(6),
      Q => right_border_buf_0_s_fu_150(6),
      R => '0'
    );
\right_border_buf_0_s_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_2_0_fu_505_p3(7),
      Q => right_border_buf_0_s_fu_150(7),
      R => '0'
    );
\row_assign_7_1_t_reg_813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1_n_4\,
      D => i_V_fu_258_p2(0),
      Q => row_assign_7_1_t_reg_813(0),
      R => '0'
    );
\row_assign_7_1_t_reg_813_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1_n_4\,
      D => \t_V_reg_230_reg_n_4_[1]\,
      Q => row_assign_7_1_t_reg_813(1),
      R => '0'
    );
\row_assign_7_2_t_reg_818[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[0]\,
      I1 => \t_V_reg_230_reg_n_4_[1]\,
      O => row_assign_7_2_t_fu_320_p2(1)
    );
\row_assign_7_2_t_reg_818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1_n_4\,
      D => \t_V_reg_230_reg_n_4_[0]\,
      Q => row_assign_7_2_t_reg_818(0),
      R => '0'
    );
\row_assign_7_2_t_reg_818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1_n_4\,
      D => row_assign_7_2_t_fu_320_p2(1),
      Q => row_assign_7_2_t_reg_818(1),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => src_kernel_win_0_va_fu_122(0),
      Q => src_kernel_win_0_va_1_fu_126(0),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => src_kernel_win_0_va_fu_122(1),
      Q => src_kernel_win_0_va_1_fu_126(1),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => src_kernel_win_0_va_fu_122(2),
      Q => src_kernel_win_0_va_1_fu_126(2),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => src_kernel_win_0_va_fu_122(3),
      Q => src_kernel_win_0_va_1_fu_126(3),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => src_kernel_win_0_va_fu_122(4),
      Q => src_kernel_win_0_va_1_fu_126(4),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => src_kernel_win_0_va_fu_122(5),
      Q => src_kernel_win_0_va_1_fu_126(5),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => src_kernel_win_0_va_fu_122(6),
      Q => src_kernel_win_0_va_1_fu_126(6),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => src_kernel_win_0_va_fu_122(7),
      Q => src_kernel_win_0_va_1_fu_126(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_130[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_21,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => exitcond388_i_i_reg_823_pp0_iter1_reg,
      O => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\
    );
\src_kernel_win_0_va_2_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_8_reg_877(0),
      Q => src_kernel_win_0_va_2_fu_130(0),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_8_reg_877(1),
      Q => src_kernel_win_0_va_2_fu_130(1),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_8_reg_877(2),
      Q => src_kernel_win_0_va_2_fu_130(2),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_8_reg_877(3),
      Q => src_kernel_win_0_va_2_fu_130(3),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_8_reg_877(4),
      Q => src_kernel_win_0_va_2_fu_130(4),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_8_reg_877(5),
      Q => src_kernel_win_0_va_2_fu_130(5),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_8_reg_877(6),
      Q => src_kernel_win_0_va_2_fu_130(6),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_8_reg_877(7),
      Q => src_kernel_win_0_va_2_fu_130(7),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_2_fu_130(0),
      Q => src_kernel_win_0_va_3_fu_134(0),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_2_fu_130(1),
      Q => src_kernel_win_0_va_3_fu_134(1),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_2_fu_130(2),
      Q => src_kernel_win_0_va_3_fu_134(2),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_2_fu_130(3),
      Q => src_kernel_win_0_va_3_fu_134(3),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_2_fu_130(4),
      Q => src_kernel_win_0_va_3_fu_134(4),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_2_fu_130(5),
      Q => src_kernel_win_0_va_3_fu_134(5),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_2_fu_130(6),
      Q => src_kernel_win_0_va_3_fu_134(6),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_2_fu_130[7]_i_1_n_4\,
      D => src_kernel_win_0_va_2_fu_130(7),
      Q => src_kernel_win_0_va_3_fu_134(7),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_138[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => exitcond388_i_i_reg_823,
      I1 => col_buf_0_val_0_0_reg_8700,
      I2 => ap_enable_reg_pp0_iter1_reg_n_4,
      O => src_kernel_win_0_va_4_fu_1380
    );
\src_kernel_win_0_va_4_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_9_fu_556_p3(0),
      Q => src_kernel_win_0_va_4_fu_138(0),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_9_fu_556_p3(1),
      Q => src_kernel_win_0_va_4_fu_138(1),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_9_fu_556_p3(2),
      Q => src_kernel_win_0_va_4_fu_138(2),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_9_fu_556_p3(3),
      Q => src_kernel_win_0_va_4_fu_138(3),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_9_fu_556_p3(4),
      Q => src_kernel_win_0_va_4_fu_138(4),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_9_fu_556_p3(5),
      Q => src_kernel_win_0_va_4_fu_138(5),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_9_fu_556_p3(6),
      Q => src_kernel_win_0_va_4_fu_138(6),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_9_fu_556_p3(7),
      Q => src_kernel_win_0_va_4_fu_138(7),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_4_fu_138(0),
      Q => src_kernel_win_0_va_5_fu_142(0),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_4_fu_138(1),
      Q => src_kernel_win_0_va_5_fu_142(1),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_4_fu_138(2),
      Q => src_kernel_win_0_va_5_fu_142(2),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_4_fu_138(3),
      Q => src_kernel_win_0_va_5_fu_142(3),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_4_fu_138(4),
      Q => src_kernel_win_0_va_5_fu_142(4),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_4_fu_138(5),
      Q => src_kernel_win_0_va_5_fu_142(5),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_4_fu_138(6),
      Q => src_kernel_win_0_va_5_fu_142(6),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_fu_1380,
      D => src_kernel_win_0_va_4_fu_138(7),
      Q => src_kernel_win_0_va_5_fu_142(7),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(0),
      Q => src_kernel_win_0_va_6_fu_146(0),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(1),
      Q => src_kernel_win_0_va_6_fu_146(1),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(2),
      Q => src_kernel_win_0_va_6_fu_146(2),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(3),
      Q => src_kernel_win_0_va_6_fu_146(3),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(4),
      Q => src_kernel_win_0_va_6_fu_146(4),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(5),
      Q => src_kernel_win_0_va_6_fu_146(5),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(6),
      Q => src_kernel_win_0_va_6_fu_146(6),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1121_out,
      D => col_buf_0_val_0_0_fu_467_p3(7),
      Q => src_kernel_win_0_va_6_fu_146(7),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_8_reg_877(0),
      Q => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_8_reg_877(1),
      Q => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_8_reg_877(2),
      Q => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_8_reg_877(3),
      Q => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_8_reg_877(4),
      Q => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_8_reg_877(5),
      Q => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_8_reg_877(6),
      Q => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => src_kernel_win_0_va_8_reg_877(7),
      Q => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_8_fu_538_p3(0),
      Q => src_kernel_win_0_va_8_reg_877(0),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_8_fu_538_p3(1),
      Q => src_kernel_win_0_va_8_reg_877(1),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_8_fu_538_p3(2),
      Q => src_kernel_win_0_va_8_reg_877(2),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_8_fu_538_p3(3),
      Q => src_kernel_win_0_va_8_reg_877(3),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_8_fu_538_p3(4),
      Q => src_kernel_win_0_va_8_reg_877(4),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_8_fu_538_p3(5),
      Q => src_kernel_win_0_va_8_reg_877(5),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_8_fu_538_p3(6),
      Q => src_kernel_win_0_va_8_reg_877(6),
      R => '0'
    );
\src_kernel_win_0_va_8_reg_877_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_8_fu_538_p3(7),
      Q => src_kernel_win_0_va_8_reg_877(7),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_9_fu_556_p3(0),
      Q => src_kernel_win_0_va_9_reg_884(0),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_9_fu_556_p3(1),
      Q => src_kernel_win_0_va_9_reg_884(1),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_9_fu_556_p3(2),
      Q => src_kernel_win_0_va_9_reg_884(2),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_884_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_9_fu_556_p3(3),
      Q => src_kernel_win_0_va_9_reg_884(3),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_884_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_9_fu_556_p3(4),
      Q => src_kernel_win_0_va_9_reg_884(4),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_884_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_9_fu_556_p3(5),
      Q => src_kernel_win_0_va_9_reg_884(5),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_884_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_9_fu_556_p3(6),
      Q => src_kernel_win_0_va_9_reg_884(6),
      R => '0'
    );
\src_kernel_win_0_va_9_reg_884_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_8700,
      D => src_kernel_win_0_va_9_fu_556_p3(7),
      Q => src_kernel_win_0_va_9_reg_884(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_122[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_21,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => exitcond388_i_i_reg_823_pp0_iter2_reg,
      O => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\
    );
\src_kernel_win_0_va_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(0),
      Q => src_kernel_win_0_va_fu_122(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(1),
      Q => src_kernel_win_0_va_fu_122(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(2),
      Q => src_kernel_win_0_va_fu_122(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(3),
      Q => src_kernel_win_0_va_fu_122(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(4),
      Q => src_kernel_win_0_va_fu_122(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(5),
      Q => src_kernel_win_0_va_fu_122(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(6),
      Q => src_kernel_win_0_va_fu_122(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_fu_122[7]_i_1__0_n_4\,
      D => col_buf_0_val_0_0_reg_870_pp0_iter2_reg(7),
      Q => src_kernel_win_0_va_fu_122(7),
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_Dilate_U0_full_n,
      I2 => Erode_U0_ap_start,
      I3 => \^erode_u0_ap_ready\,
      O => \start_once_reg_i_1__1_n_4\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_4\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\t_V_4_reg_241[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0__0\(0),
      O => j_V_fu_336_p2(0)
    );
\t_V_4_reg_241[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0__0\(0),
      I1 => \t_V_4_reg_241_reg__0\(1),
      O => j_V_fu_336_p2(1)
    );
\t_V_4_reg_241[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(2),
      I1 => \t_V_4_reg_241_reg__0\(1),
      I2 => \t_V_4_reg_241_reg__0__0\(0),
      O => \t_V_4_reg_241[2]_i_1_n_4\
    );
\t_V_4_reg_241[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(3),
      I1 => \t_V_4_reg_241_reg__0\(2),
      I2 => \t_V_4_reg_241_reg__0__0\(0),
      I3 => \t_V_4_reg_241_reg__0\(1),
      O => \t_V_4_reg_241[3]_i_1_n_4\
    );
\t_V_4_reg_241[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(4),
      I1 => \t_V_4_reg_241_reg__0\(3),
      I2 => \t_V_4_reg_241_reg__0\(1),
      I3 => \t_V_4_reg_241_reg__0__0\(0),
      I4 => \t_V_4_reg_241_reg__0\(2),
      O => \t_V_4_reg_241[4]_i_1_n_4\
    );
\t_V_4_reg_241[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(5),
      I1 => \t_V_4_reg_241_reg__0\(4),
      I2 => \t_V_4_reg_241_reg__0\(2),
      I3 => \t_V_4_reg_241_reg__0__0\(0),
      I4 => \t_V_4_reg_241_reg__0\(1),
      I5 => \t_V_4_reg_241_reg__0\(3),
      O => \t_V_4_reg_241[5]_i_1_n_4\
    );
\t_V_4_reg_241[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(6),
      I1 => \t_V_4_reg_241[9]_i_4_n_4\,
      O => \t_V_4_reg_241[6]_i_1_n_4\
    );
\t_V_4_reg_241[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(7),
      I1 => \t_V_4_reg_241[9]_i_4_n_4\,
      I2 => \t_V_4_reg_241_reg__0\(6),
      O => j_V_fu_336_p2(7)
    );
\t_V_4_reg_241[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(8),
      I1 => \t_V_4_reg_241_reg__0\(6),
      I2 => \t_V_4_reg_241[9]_i_4_n_4\,
      I3 => \t_V_4_reg_241_reg__0\(7),
      O => j_V_fu_336_p2(8)
    );
\t_V_4_reg_241[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_8700,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond388_i_i_fu_330_p2,
      I3 => ap_CS_fsm_state2,
      I4 => \ap_CS_fsm[2]_i_2_n_4\,
      O => t_V_4_reg_241
    );
\t_V_4_reg_241[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => col_buf_0_val_0_0_reg_8700,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond388_i_i_fu_330_p2,
      O => t_V_4_reg_2410
    );
\t_V_4_reg_241[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(9),
      I1 => \t_V_4_reg_241_reg__0\(8),
      I2 => \t_V_4_reg_241_reg__0\(7),
      I3 => \t_V_4_reg_241[9]_i_4_n_4\,
      I4 => \t_V_4_reg_241_reg__0\(6),
      O => j_V_fu_336_p2(9)
    );
\t_V_4_reg_241[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_4_reg_241_reg__0\(4),
      I1 => \t_V_4_reg_241_reg__0\(2),
      I2 => \t_V_4_reg_241_reg__0__0\(0),
      I3 => \t_V_4_reg_241_reg__0\(1),
      I4 => \t_V_4_reg_241_reg__0\(3),
      I5 => \t_V_4_reg_241_reg__0\(5),
      O => \t_V_4_reg_241[9]_i_4_n_4\
    );
\t_V_4_reg_241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => j_V_fu_336_p2(0),
      Q => \t_V_4_reg_241_reg__0__0\(0),
      R => t_V_4_reg_241
    );
\t_V_4_reg_241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => j_V_fu_336_p2(1),
      Q => \t_V_4_reg_241_reg__0\(1),
      R => t_V_4_reg_241
    );
\t_V_4_reg_241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => \t_V_4_reg_241[2]_i_1_n_4\,
      Q => \t_V_4_reg_241_reg__0\(2),
      R => t_V_4_reg_241
    );
\t_V_4_reg_241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => \t_V_4_reg_241[3]_i_1_n_4\,
      Q => \t_V_4_reg_241_reg__0\(3),
      R => t_V_4_reg_241
    );
\t_V_4_reg_241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => \t_V_4_reg_241[4]_i_1_n_4\,
      Q => \t_V_4_reg_241_reg__0\(4),
      R => t_V_4_reg_241
    );
\t_V_4_reg_241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => \t_V_4_reg_241[5]_i_1_n_4\,
      Q => \t_V_4_reg_241_reg__0\(5),
      R => t_V_4_reg_241
    );
\t_V_4_reg_241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => \t_V_4_reg_241[6]_i_1_n_4\,
      Q => \t_V_4_reg_241_reg__0\(6),
      R => t_V_4_reg_241
    );
\t_V_4_reg_241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => j_V_fu_336_p2(7),
      Q => \t_V_4_reg_241_reg__0\(7),
      R => t_V_4_reg_241
    );
\t_V_4_reg_241_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => j_V_fu_336_p2(8),
      Q => \t_V_4_reg_241_reg__0\(8),
      R => t_V_4_reg_241
    );
\t_V_4_reg_241_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_2410,
      D => j_V_fu_336_p2(9),
      Q => \t_V_4_reg_241_reg__0\(9),
      R => t_V_4_reg_241
    );
\t_V_reg_230[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => Erode_U0_ap_start,
      I1 => start_for_Dilate_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \ap_CS_fsm_reg_n_4_[0]\,
      I4 => ap_CS_fsm_state8,
      O => t_V_reg_230
    );
\t_V_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(0),
      Q => \t_V_reg_230_reg_n_4_[0]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(1),
      Q => \t_V_reg_230_reg_n_4_[1]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(2),
      Q => \t_V_reg_230_reg_n_4_[2]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(3),
      Q => \t_V_reg_230_reg_n_4_[3]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(4),
      Q => \t_V_reg_230_reg_n_4_[4]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(5),
      Q => \t_V_reg_230_reg_n_4_[5]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(6),
      Q => \t_V_reg_230_reg_n_4_[6]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(7),
      Q => \t_V_reg_230_reg_n_4_[7]\,
      R => t_V_reg_230
    );
\t_V_reg_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_780(8),
      Q => \t_V_reg_230_reg_n_4_[8]\,
      R => t_V_reg_230
    );
\temp_0_i_i_i_059_i_3_reg_896[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_2_fu_130(0),
      I1 => temp_0_i_i_i_059_i_2_fu_618_p3(0),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_632_p3(0)
    );
\temp_0_i_i_i_059_i_3_reg_896[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_134(0),
      I1 => src_kernel_win_0_va_9_reg_884(0),
      I2 => temp_0_i_i_i_059_i_s_reg_890(0),
      I3 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_618_p3(0)
    );
\temp_0_i_i_i_059_i_3_reg_896[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_2_fu_130(1),
      I1 => temp_0_i_i_i_059_i_2_fu_618_p3(1),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_632_p3(1)
    );
\temp_0_i_i_i_059_i_3_reg_896[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_134(1),
      I1 => src_kernel_win_0_va_9_reg_884(1),
      I2 => temp_0_i_i_i_059_i_s_reg_890(1),
      I3 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_618_p3(1)
    );
\temp_0_i_i_i_059_i_3_reg_896[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_2_fu_130(2),
      I1 => temp_0_i_i_i_059_i_2_fu_618_p3(2),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_632_p3(2)
    );
\temp_0_i_i_i_059_i_3_reg_896[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_134(2),
      I1 => src_kernel_win_0_va_9_reg_884(2),
      I2 => temp_0_i_i_i_059_i_s_reg_890(2),
      I3 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_618_p3(2)
    );
\temp_0_i_i_i_059_i_3_reg_896[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_2_fu_130(3),
      I1 => temp_0_i_i_i_059_i_2_fu_618_p3(3),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_632_p3(3)
    );
\temp_0_i_i_i_059_i_3_reg_896[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_134(3),
      I1 => src_kernel_win_0_va_9_reg_884(3),
      I2 => temp_0_i_i_i_059_i_s_reg_890(3),
      I3 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_618_p3(3)
    );
\temp_0_i_i_i_059_i_3_reg_896[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_2_fu_130(4),
      I1 => temp_0_i_i_i_059_i_2_fu_618_p3(4),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_632_p3(4)
    );
\temp_0_i_i_i_059_i_3_reg_896[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_134(4),
      I1 => src_kernel_win_0_va_9_reg_884(4),
      I2 => temp_0_i_i_i_059_i_s_reg_890(4),
      I3 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_618_p3(4)
    );
\temp_0_i_i_i_059_i_3_reg_896[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_2_fu_130(5),
      I1 => temp_0_i_i_i_059_i_2_fu_618_p3(5),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_632_p3(5)
    );
\temp_0_i_i_i_059_i_3_reg_896[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_134(5),
      I1 => src_kernel_win_0_va_9_reg_884(5),
      I2 => temp_0_i_i_i_059_i_s_reg_890(5),
      I3 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_618_p3(5)
    );
\temp_0_i_i_i_059_i_3_reg_896[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_2_fu_130(6),
      I1 => temp_0_i_i_i_059_i_2_fu_618_p3(6),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_632_p3(6)
    );
\temp_0_i_i_i_059_i_3_reg_896[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_134(6),
      I1 => src_kernel_win_0_va_9_reg_884(6),
      I2 => temp_0_i_i_i_059_i_s_reg_890(6),
      I3 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_618_p3(6)
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_i_reg_866_pp0_iter1_reg,
      I1 => k_buf_0_val_5_U_n_21,
      O => temp_0_i_i_i_059_i_3_reg_8960
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_2_fu_618_p3(0),
      I1 => src_kernel_win_0_va_2_fu_130(0),
      I2 => src_kernel_win_0_va_2_fu_130(1),
      I3 => temp_0_i_i_i_059_i_2_fu_618_p3(1),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_10_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_2_fu_618_p3(6),
      I1 => src_kernel_win_0_va_2_fu_130(6),
      I2 => temp_0_i_i_i_059_i_2_fu_618_p3(7),
      I3 => src_kernel_win_0_va_2_fu_130(7),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_11_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_2_fu_618_p3(4),
      I1 => src_kernel_win_0_va_2_fu_130(4),
      I2 => temp_0_i_i_i_059_i_2_fu_618_p3(5),
      I3 => src_kernel_win_0_va_2_fu_130(5),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_12_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_2_fu_618_p3(2),
      I1 => src_kernel_win_0_va_2_fu_130(2),
      I2 => temp_0_i_i_i_059_i_2_fu_618_p3(3),
      I3 => src_kernel_win_0_va_2_fu_130(3),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_13_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_2_fu_618_p3(0),
      I1 => src_kernel_win_0_va_2_fu_130(0),
      I2 => temp_0_i_i_i_059_i_2_fu_618_p3(1),
      I3 => src_kernel_win_0_va_2_fu_130(1),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_14_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_s_reg_890(6),
      I1 => src_kernel_win_0_va_9_reg_884(6),
      I2 => src_kernel_win_0_va_9_reg_884(7),
      I3 => temp_0_i_i_i_059_i_s_reg_890(7),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_15_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_s_reg_890(4),
      I1 => src_kernel_win_0_va_9_reg_884(4),
      I2 => src_kernel_win_0_va_9_reg_884(5),
      I3 => temp_0_i_i_i_059_i_s_reg_890(5),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_16_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_s_reg_890(2),
      I1 => src_kernel_win_0_va_9_reg_884(2),
      I2 => src_kernel_win_0_va_9_reg_884(3),
      I3 => temp_0_i_i_i_059_i_s_reg_890(3),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_17_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_s_reg_890(0),
      I1 => src_kernel_win_0_va_9_reg_884(0),
      I2 => src_kernel_win_0_va_9_reg_884(1),
      I3 => temp_0_i_i_i_059_i_s_reg_890(1),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_18_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_s_reg_890(6),
      I1 => src_kernel_win_0_va_9_reg_884(6),
      I2 => temp_0_i_i_i_059_i_s_reg_890(7),
      I3 => src_kernel_win_0_va_9_reg_884(7),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_19_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_2_fu_130(7),
      I1 => temp_0_i_i_i_059_i_2_fu_618_p3(7),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_3_fu_632_p3(7)
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_s_reg_890(4),
      I1 => src_kernel_win_0_va_9_reg_884(4),
      I2 => temp_0_i_i_i_059_i_s_reg_890(5),
      I3 => src_kernel_win_0_va_9_reg_884(5),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_20_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_s_reg_890(2),
      I1 => src_kernel_win_0_va_9_reg_884(2),
      I2 => temp_0_i_i_i_059_i_s_reg_890(3),
      I3 => src_kernel_win_0_va_9_reg_884(3),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_21_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_s_reg_890(0),
      I1 => src_kernel_win_0_va_9_reg_884(0),
      I2 => temp_0_i_i_i_059_i_s_reg_890(1),
      I3 => src_kernel_win_0_va_9_reg_884(1),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_22_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I1 => temp_0_i_i_i_059_i_s_reg_890(6),
      I2 => src_kernel_win_0_va_9_reg_884(6),
      I3 => src_kernel_win_0_va_3_fu_134(6),
      I4 => src_kernel_win_0_va_3_fu_134(7),
      I5 => temp_0_i_i_i_059_i_1_fu_606_p3(7),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_23_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I1 => temp_0_i_i_i_059_i_s_reg_890(4),
      I2 => src_kernel_win_0_va_9_reg_884(4),
      I3 => src_kernel_win_0_va_3_fu_134(4),
      I4 => src_kernel_win_0_va_3_fu_134(5),
      I5 => temp_0_i_i_i_059_i_1_fu_606_p3(5),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_24_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I1 => temp_0_i_i_i_059_i_s_reg_890(2),
      I2 => src_kernel_win_0_va_9_reg_884(2),
      I3 => src_kernel_win_0_va_3_fu_134(2),
      I4 => src_kernel_win_0_va_3_fu_134(3),
      I5 => temp_0_i_i_i_059_i_1_fu_606_p3(3),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_25_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I1 => temp_0_i_i_i_059_i_s_reg_890(0),
      I2 => src_kernel_win_0_va_9_reg_884(0),
      I3 => src_kernel_win_0_va_3_fu_134(0),
      I4 => src_kernel_win_0_va_3_fu_134(1),
      I5 => temp_0_i_i_i_059_i_1_fu_606_p3(1),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_26_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_9_reg_884(6),
      I1 => temp_0_i_i_i_059_i_s_reg_890(6),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I3 => src_kernel_win_0_va_3_fu_134(6),
      I4 => temp_0_i_i_i_059_i_1_fu_606_p3(7),
      I5 => src_kernel_win_0_va_3_fu_134(7),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_27_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_9_reg_884(4),
      I1 => temp_0_i_i_i_059_i_s_reg_890(4),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I3 => src_kernel_win_0_va_3_fu_134(4),
      I4 => temp_0_i_i_i_059_i_1_fu_606_p3(5),
      I5 => src_kernel_win_0_va_3_fu_134(5),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_28_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_9_reg_884(2),
      I1 => temp_0_i_i_i_059_i_s_reg_890(2),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I3 => src_kernel_win_0_va_3_fu_134(2),
      I4 => temp_0_i_i_i_059_i_1_fu_606_p3(3),
      I5 => src_kernel_win_0_va_3_fu_134(3),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_29_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_134(7),
      I1 => src_kernel_win_0_va_9_reg_884(7),
      I2 => temp_0_i_i_i_059_i_s_reg_890(7),
      I3 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_2_fu_618_p3(7)
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_9_reg_884(0),
      I1 => temp_0_i_i_i_059_i_s_reg_890(0),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      I3 => src_kernel_win_0_va_3_fu_134(0),
      I4 => temp_0_i_i_i_059_i_1_fu_606_p3(1),
      I5 => src_kernel_win_0_va_3_fu_134(1),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_30_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_9_reg_884(7),
      I1 => temp_0_i_i_i_059_i_s_reg_890(7),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_606_p3(7)
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_9_reg_884(5),
      I1 => temp_0_i_i_i_059_i_s_reg_890(5),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_606_p3(5)
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_9_reg_884(3),
      I1 => temp_0_i_i_i_059_i_s_reg_890(3),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_606_p3(3)
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_9_reg_884(1),
      I1 => temp_0_i_i_i_059_i_s_reg_890(1),
      I2 => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_1_fu_606_p3(1)
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_2_fu_618_p3(6),
      I1 => src_kernel_win_0_va_2_fu_130(6),
      I2 => src_kernel_win_0_va_2_fu_130(7),
      I3 => temp_0_i_i_i_059_i_2_fu_618_p3(7),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_7_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_2_fu_618_p3(4),
      I1 => src_kernel_win_0_va_2_fu_130(4),
      I2 => src_kernel_win_0_va_2_fu_130(5),
      I3 => temp_0_i_i_i_059_i_2_fu_618_p3(5),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_8_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_2_fu_618_p3(2),
      I1 => src_kernel_win_0_va_2_fu_130(2),
      I2 => src_kernel_win_0_va_2_fu_130(3),
      I3 => temp_0_i_i_i_059_i_2_fu_618_p3(3),
      O => \temp_0_i_i_i_059_i_3_reg_896[7]_i_9_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_3_reg_8960,
      D => temp_0_i_i_i_059_i_3_fu_632_p3(0),
      Q => temp_0_i_i_i_059_i_3_reg_896(0),
      R => '0'
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_3_reg_8960,
      D => temp_0_i_i_i_059_i_3_fu_632_p3(1),
      Q => temp_0_i_i_i_059_i_3_reg_896(1),
      R => '0'
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_3_reg_8960,
      D => temp_0_i_i_i_059_i_3_fu_632_p3(2),
      Q => temp_0_i_i_i_059_i_3_reg_896(2),
      R => '0'
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_3_reg_8960,
      D => temp_0_i_i_i_059_i_3_fu_632_p3(3),
      Q => temp_0_i_i_i_059_i_3_reg_896(3),
      R => '0'
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_3_reg_8960,
      D => temp_0_i_i_i_059_i_3_fu_632_p3(4),
      Q => temp_0_i_i_i_059_i_3_reg_896(4),
      R => '0'
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_3_reg_8960,
      D => temp_0_i_i_i_059_i_3_fu_632_p3(5),
      Q => temp_0_i_i_i_059_i_3_reg_896(5),
      R => '0'
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_3_reg_8960,
      D => temp_0_i_i_i_059_i_3_fu_632_p3(6),
      Q => temp_0_i_i_i_059_i_3_reg_896(6),
      R => '0'
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_3_reg_8960,
      D => temp_0_i_i_i_059_i_3_fu_632_p3(7),
      Q => temp_0_i_i_i_059_i_3_reg_896(7),
      R => '0'
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_7_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_8_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_9_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_10_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_11_n_4\,
      S(2) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_12_n_4\,
      S(1) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_13_n_4\,
      S(0) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_14_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_15_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_16_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_17_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_18_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_19_n_4\,
      S(2) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_20_n_4\,
      S(1) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_21_n_4\,
      S(0) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_22_n_4\
    );
\temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_23_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_24_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_25_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_26_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_3_reg_896_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_27_n_4\,
      S(2) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_28_n_4\,
      S(1) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_29_n_4\,
      S(0) => \temp_0_i_i_i_059_i_3_reg_896[7]_i_30_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(0),
      I1 => temp_0_i_i_i_059_i_5_fu_674_p3(0),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_6_fu_688_p3(0)
    );
\temp_0_i_i_i_059_i_6_reg_902[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_126(0),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(0),
      I2 => temp_0_i_i_i_059_i_3_reg_896(0),
      I3 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_5_fu_674_p3(0)
    );
\temp_0_i_i_i_059_i_6_reg_902[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(1),
      I1 => temp_0_i_i_i_059_i_5_fu_674_p3(1),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_6_fu_688_p3(1)
    );
\temp_0_i_i_i_059_i_6_reg_902[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_126(1),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(1),
      I2 => temp_0_i_i_i_059_i_3_reg_896(1),
      I3 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_5_fu_674_p3(1)
    );
\temp_0_i_i_i_059_i_6_reg_902[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(2),
      I1 => temp_0_i_i_i_059_i_5_fu_674_p3(2),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_6_fu_688_p3(2)
    );
\temp_0_i_i_i_059_i_6_reg_902[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_126(2),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(2),
      I2 => temp_0_i_i_i_059_i_3_reg_896(2),
      I3 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_5_fu_674_p3(2)
    );
\temp_0_i_i_i_059_i_6_reg_902[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(3),
      I1 => temp_0_i_i_i_059_i_5_fu_674_p3(3),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_6_fu_688_p3(3)
    );
\temp_0_i_i_i_059_i_6_reg_902[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_126(3),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(3),
      I2 => temp_0_i_i_i_059_i_3_reg_896(3),
      I3 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_5_fu_674_p3(3)
    );
\temp_0_i_i_i_059_i_6_reg_902[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(4),
      I1 => temp_0_i_i_i_059_i_5_fu_674_p3(4),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_6_fu_688_p3(4)
    );
\temp_0_i_i_i_059_i_6_reg_902[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_126(4),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(4),
      I2 => temp_0_i_i_i_059_i_3_reg_896(4),
      I3 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_5_fu_674_p3(4)
    );
\temp_0_i_i_i_059_i_6_reg_902[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(5),
      I1 => temp_0_i_i_i_059_i_5_fu_674_p3(5),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_6_fu_688_p3(5)
    );
\temp_0_i_i_i_059_i_6_reg_902[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_126(5),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(5),
      I2 => temp_0_i_i_i_059_i_3_reg_896(5),
      I3 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_5_fu_674_p3(5)
    );
\temp_0_i_i_i_059_i_6_reg_902[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(6),
      I1 => temp_0_i_i_i_059_i_5_fu_674_p3(6),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_6_fu_688_p3(6)
    );
\temp_0_i_i_i_059_i_6_reg_902[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_126(6),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(6),
      I2 => temp_0_i_i_i_059_i_3_reg_896(6),
      I3 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_5_fu_674_p3(6)
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_i_reg_866_pp0_iter2_reg,
      I1 => k_buf_0_val_5_U_n_21,
      O => temp_0_i_i_i_059_i_6_reg_9020
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_5_fu_674_p3(0),
      I1 => src_kernel_win_0_va_fu_122(0),
      I2 => src_kernel_win_0_va_fu_122(1),
      I3 => temp_0_i_i_i_059_i_5_fu_674_p3(1),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_10_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_5_fu_674_p3(6),
      I1 => src_kernel_win_0_va_fu_122(6),
      I2 => temp_0_i_i_i_059_i_5_fu_674_p3(7),
      I3 => src_kernel_win_0_va_fu_122(7),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_11_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_5_fu_674_p3(4),
      I1 => src_kernel_win_0_va_fu_122(4),
      I2 => temp_0_i_i_i_059_i_5_fu_674_p3(5),
      I3 => src_kernel_win_0_va_fu_122(5),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_12_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_5_fu_674_p3(2),
      I1 => src_kernel_win_0_va_fu_122(2),
      I2 => temp_0_i_i_i_059_i_5_fu_674_p3(3),
      I3 => src_kernel_win_0_va_fu_122(3),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_13_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_5_fu_674_p3(0),
      I1 => src_kernel_win_0_va_fu_122(0),
      I2 => temp_0_i_i_i_059_i_5_fu_674_p3(1),
      I3 => src_kernel_win_0_va_fu_122(1),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_14_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_3_reg_896(6),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(6),
      I2 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(7),
      I3 => temp_0_i_i_i_059_i_3_reg_896(7),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_15_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_3_reg_896(4),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(4),
      I2 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(5),
      I3 => temp_0_i_i_i_059_i_3_reg_896(5),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_16_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_3_reg_896(2),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(2),
      I2 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(3),
      I3 => temp_0_i_i_i_059_i_3_reg_896(3),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_17_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_3_reg_896(0),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(0),
      I2 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(1),
      I3 => temp_0_i_i_i_059_i_3_reg_896(1),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_18_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_3_reg_896(6),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(6),
      I2 => temp_0_i_i_i_059_i_3_reg_896(7),
      I3 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(7),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_19_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_122(7),
      I1 => temp_0_i_i_i_059_i_5_fu_674_p3(7),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\,
      O => temp_0_i_i_i_059_i_6_fu_688_p3(7)
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_3_reg_896(4),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(4),
      I2 => temp_0_i_i_i_059_i_3_reg_896(5),
      I3 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(5),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_20_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_3_reg_896(2),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(2),
      I2 => temp_0_i_i_i_059_i_3_reg_896(3),
      I3 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(3),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_21_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_3_reg_896(0),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(0),
      I2 => temp_0_i_i_i_059_i_3_reg_896(1),
      I3 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(1),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_22_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I1 => temp_0_i_i_i_059_i_3_reg_896(6),
      I2 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(6),
      I3 => src_kernel_win_0_va_1_fu_126(6),
      I4 => src_kernel_win_0_va_1_fu_126(7),
      I5 => temp_0_i_i_i_059_i_4_fu_662_p3(7),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_23_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I1 => temp_0_i_i_i_059_i_3_reg_896(4),
      I2 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(4),
      I3 => src_kernel_win_0_va_1_fu_126(4),
      I4 => src_kernel_win_0_va_1_fu_126(5),
      I5 => temp_0_i_i_i_059_i_4_fu_662_p3(5),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_24_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I1 => temp_0_i_i_i_059_i_3_reg_896(2),
      I2 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(2),
      I3 => src_kernel_win_0_va_1_fu_126(2),
      I4 => src_kernel_win_0_va_1_fu_126(3),
      I5 => temp_0_i_i_i_059_i_4_fu_662_p3(3),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_25_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I1 => temp_0_i_i_i_059_i_3_reg_896(0),
      I2 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(0),
      I3 => src_kernel_win_0_va_1_fu_126(0),
      I4 => src_kernel_win_0_va_1_fu_126(1),
      I5 => temp_0_i_i_i_059_i_4_fu_662_p3(1),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_26_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(6),
      I1 => temp_0_i_i_i_059_i_3_reg_896(6),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I3 => src_kernel_win_0_va_1_fu_126(6),
      I4 => temp_0_i_i_i_059_i_4_fu_662_p3(7),
      I5 => src_kernel_win_0_va_1_fu_126(7),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_27_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(4),
      I1 => temp_0_i_i_i_059_i_3_reg_896(4),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I3 => src_kernel_win_0_va_1_fu_126(4),
      I4 => temp_0_i_i_i_059_i_4_fu_662_p3(5),
      I5 => src_kernel_win_0_va_1_fu_126(5),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_28_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(2),
      I1 => temp_0_i_i_i_059_i_3_reg_896(2),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I3 => src_kernel_win_0_va_1_fu_126(2),
      I4 => temp_0_i_i_i_059_i_4_fu_662_p3(3),
      I5 => src_kernel_win_0_va_1_fu_126(3),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_29_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_126(7),
      I1 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(7),
      I2 => temp_0_i_i_i_059_i_3_reg_896(7),
      I3 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I4 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\,
      O => temp_0_i_i_i_059_i_5_fu_674_p3(7)
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(0),
      I1 => temp_0_i_i_i_059_i_3_reg_896(0),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      I3 => src_kernel_win_0_va_1_fu_126(0),
      I4 => temp_0_i_i_i_059_i_4_fu_662_p3(1),
      I5 => src_kernel_win_0_va_1_fu_126(1),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_30_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(7),
      I1 => temp_0_i_i_i_059_i_3_reg_896(7),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_4_fu_662_p3(7)
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(5),
      I1 => temp_0_i_i_i_059_i_3_reg_896(5),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_4_fu_662_p3(5)
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(3),
      I1 => temp_0_i_i_i_059_i_3_reg_896(3),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_4_fu_662_p3(3)
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_8_reg_877_pp0_iter2_reg(1),
      I1 => temp_0_i_i_i_059_i_3_reg_896(1),
      I2 => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      O => temp_0_i_i_i_059_i_4_fu_662_p3(1)
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_5_fu_674_p3(6),
      I1 => src_kernel_win_0_va_fu_122(6),
      I2 => src_kernel_win_0_va_fu_122(7),
      I3 => temp_0_i_i_i_059_i_5_fu_674_p3(7),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_7_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_5_fu_674_p3(4),
      I1 => src_kernel_win_0_va_fu_122(4),
      I2 => src_kernel_win_0_va_fu_122(5),
      I3 => temp_0_i_i_i_059_i_5_fu_674_p3(5),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_8_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_0_i_i_i_059_i_5_fu_674_p3(2),
      I1 => src_kernel_win_0_va_fu_122(2),
      I2 => src_kernel_win_0_va_fu_122(3),
      I3 => temp_0_i_i_i_059_i_5_fu_674_p3(3),
      O => \temp_0_i_i_i_059_i_6_reg_902[7]_i_9_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_6_reg_9020,
      D => temp_0_i_i_i_059_i_6_fu_688_p3(0),
      Q => temp_0_i_i_i_059_i_6_reg_902(0),
      R => '0'
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_6_reg_9020,
      D => temp_0_i_i_i_059_i_6_fu_688_p3(1),
      Q => temp_0_i_i_i_059_i_6_reg_902(1),
      R => '0'
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_6_reg_9020,
      D => temp_0_i_i_i_059_i_6_fu_688_p3(2),
      Q => temp_0_i_i_i_059_i_6_reg_902(2),
      R => '0'
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_6_reg_9020,
      D => temp_0_i_i_i_059_i_6_fu_688_p3(3),
      Q => temp_0_i_i_i_059_i_6_reg_902(3),
      R => '0'
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_6_reg_9020,
      D => temp_0_i_i_i_059_i_6_fu_688_p3(4),
      Q => temp_0_i_i_i_059_i_6_reg_902(4),
      R => '0'
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_6_reg_9020,
      D => temp_0_i_i_i_059_i_6_fu_688_p3(5),
      Q => temp_0_i_i_i_059_i_6_reg_902(5),
      R => '0'
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_6_reg_9020,
      D => temp_0_i_i_i_059_i_6_fu_688_p3(6),
      Q => temp_0_i_i_i_059_i_6_reg_902(6),
      R => '0'
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_6_reg_9020,
      D => temp_0_i_i_i_059_i_6_fu_688_p3(7),
      Q => temp_0_i_i_i_059_i_6_reg_902(7),
      R => '0'
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_7_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_8_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_9_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_10_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_11_n_4\,
      S(2) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_12_n_4\,
      S(1) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_13_n_4\,
      S(0) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_14_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_15_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_16_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_17_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_18_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_19_n_4\,
      S(2) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_20_n_4\,
      S(1) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_21_n_4\,
      S(0) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_22_n_4\
    );
\temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_23_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_24_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_25_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_26_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_6_reg_902_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_27_n_4\,
      S(2) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_28_n_4\,
      S(1) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_29_n_4\,
      S(0) => \temp_0_i_i_i_059_i_6_reg_902[7]_i_30_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_138(0),
      I1 => src_kernel_win_0_va_5_fu_142(0),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(0)
    );
\temp_0_i_i_i_059_i_s_reg_890[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_138(1),
      I1 => src_kernel_win_0_va_5_fu_142(1),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(1)
    );
\temp_0_i_i_i_059_i_s_reg_890[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_138(2),
      I1 => src_kernel_win_0_va_5_fu_142(2),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(2)
    );
\temp_0_i_i_i_059_i_s_reg_890[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_138(3),
      I1 => src_kernel_win_0_va_5_fu_142(3),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(3)
    );
\temp_0_i_i_i_059_i_s_reg_890[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_138(4),
      I1 => src_kernel_win_0_va_5_fu_142(4),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(4)
    );
\temp_0_i_i_i_059_i_s_reg_890[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_138(5),
      I1 => src_kernel_win_0_va_5_fu_142(5),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(5)
    );
\temp_0_i_i_i_059_i_s_reg_890[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_138(6),
      I1 => src_kernel_win_0_va_5_fu_142(6),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(6)
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => or_cond_i_i_reg_866,
      I1 => col_buf_0_val_0_0_reg_8700,
      O => temp_0_i_i_i_059_i_s_reg_8900
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_142(2),
      I1 => src_kernel_win_0_va_4_fu_138(2),
      I2 => src_kernel_win_0_va_5_fu_142(3),
      I3 => src_kernel_win_0_va_4_fu_138(3),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_10_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_142(0),
      I1 => src_kernel_win_0_va_4_fu_138(0),
      I2 => src_kernel_win_0_va_5_fu_142(1),
      I3 => src_kernel_win_0_va_4_fu_138(1),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_11_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_138(7),
      I1 => src_kernel_win_0_va_5_fu_142(7),
      I2 => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\,
      O => temp_0_i_i_i_059_i_s_fu_575_p3(7)
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_142(6),
      I1 => src_kernel_win_0_va_4_fu_138(6),
      I2 => src_kernel_win_0_va_4_fu_138(7),
      I3 => src_kernel_win_0_va_5_fu_142(7),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_4_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_142(4),
      I1 => src_kernel_win_0_va_4_fu_138(4),
      I2 => src_kernel_win_0_va_4_fu_138(5),
      I3 => src_kernel_win_0_va_5_fu_142(5),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_5_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_142(2),
      I1 => src_kernel_win_0_va_4_fu_138(2),
      I2 => src_kernel_win_0_va_4_fu_138(3),
      I3 => src_kernel_win_0_va_5_fu_142(3),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_6_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_142(0),
      I1 => src_kernel_win_0_va_4_fu_138(0),
      I2 => src_kernel_win_0_va_4_fu_138(1),
      I3 => src_kernel_win_0_va_5_fu_142(1),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_7_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_142(6),
      I1 => src_kernel_win_0_va_4_fu_138(6),
      I2 => src_kernel_win_0_va_5_fu_142(7),
      I3 => src_kernel_win_0_va_4_fu_138(7),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_8_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => src_kernel_win_0_va_5_fu_142(4),
      I1 => src_kernel_win_0_va_4_fu_138(4),
      I2 => src_kernel_win_0_va_5_fu_142(5),
      I3 => src_kernel_win_0_va_4_fu_138(5),
      O => \temp_0_i_i_i_059_i_s_reg_890[7]_i_9_n_4\
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_s_reg_8900,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(0),
      Q => temp_0_i_i_i_059_i_s_reg_890(0),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_s_reg_8900,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(1),
      Q => temp_0_i_i_i_059_i_s_reg_890(1),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_s_reg_8900,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(2),
      Q => temp_0_i_i_i_059_i_s_reg_890(2),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_s_reg_8900,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(3),
      Q => temp_0_i_i_i_059_i_s_reg_890(3),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_s_reg_8900,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(4),
      Q => temp_0_i_i_i_059_i_s_reg_890(4),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_s_reg_8900,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(5),
      Q => temp_0_i_i_i_059_i_s_reg_890(5),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_s_reg_8900,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(6),
      Q => temp_0_i_i_i_059_i_s_reg_890(6),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => temp_0_i_i_i_059_i_s_reg_8900,
      D => temp_0_i_i_i_059_i_s_fu_575_p3(7),
      Q => temp_0_i_i_i_059_i_s_reg_890(7),
      R => '0'
    );
\temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_4\,
      CO(2) => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_5\,
      CO(1) => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_6\,
      CO(0) => \temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_n_7\,
      CYINIT => '0',
      DI(3) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_4_n_4\,
      DI(2) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_5_n_4\,
      DI(1) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_6_n_4\,
      DI(0) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_7_n_4\,
      O(3 downto 0) => \NLW_temp_0_i_i_i_059_i_s_reg_890_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_8_n_4\,
      S(2) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_9_n_4\,
      S(1) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_10_n_4\,
      S(0) => \temp_0_i_i_i_059_i_s_reg_890[7]_i_11_n_4\
    );
\tmp_114_2_reg_803[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FAD0D0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_4\,
      I2 => \tmp_114_2_reg_803_reg_n_4_[0]\,
      I3 => icmp_fu_286_p2,
      I4 => \t_V_reg_230_reg_n_4_[0]\,
      O => \tmp_114_2_reg_803[0]_i_1_n_4\
    );
\tmp_114_2_reg_803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_114_2_reg_803[0]_i_1_n_4\,
      Q => \tmp_114_2_reg_803_reg_n_4_[0]\,
      R => '0'
    );
\tmp_15_reg_836[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_16,
      I1 => \t_V_4_reg_241_reg__0__0\(0),
      O => \tmp_15_reg_836[0]_i_1_n_4\
    );
\tmp_15_reg_836[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_16,
      I1 => \t_V_4_reg_241_reg__0\(1),
      I2 => \t_V_4_reg_241_reg__0__0\(0),
      O => \tmp_15_reg_836[1]_i_1_n_4\
    );
\tmp_15_reg_836_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => \tmp_15_reg_836[0]_i_1_n_4\,
      Q => tmp_15_reg_836(0),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4\
    );
\tmp_15_reg_836_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_i_reg_832[0]_i_1_n_4\,
      D => \tmp_15_reg_836[1]_i_1_n_4\,
      Q => tmp_15_reg_836(1),
      S => \k_buf_0_val_3_addr_reg_848[6]_i_1_n_4\
    );
\tmp_4_reg_799[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_4\,
      I2 => \tmp_4_reg_799_reg_n_4_[0]\,
      I3 => \t_V_reg_230_reg_n_4_[0]\,
      I4 => icmp_fu_286_p2,
      O => \tmp_4_reg_799[0]_i_1_n_4\
    );
\tmp_4_reg_799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_4_reg_799[0]_i_1_n_4\,
      Q => \tmp_4_reg_799_reg_n_4_[0]\,
      R => '0'
    );
\tmp_5_reg_807[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => tmp_84_not_fu_270_p2,
      I1 => \t_V_reg_230_reg_n_4_[3]\,
      I2 => \t_V_reg_230_reg_n_4_[4]\,
      I3 => \t_V_reg_230_reg_n_4_[2]\,
      I4 => \t_V_reg_230_reg_n_4_[1]\,
      I5 => \t_V_reg_230_reg_n_4_[0]\,
      O => tmp_5_fu_304_p2
    );
\tmp_5_reg_807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1_n_4\,
      D => tmp_5_fu_304_p2,
      Q => tmp_5_reg_807,
      R => '0'
    );
\tmp_84_not_reg_789[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[5]\,
      I1 => \t_V_reg_230_reg_n_4_[6]\,
      I2 => \t_V_reg_230_reg_n_4_[7]\,
      I3 => \t_V_reg_230_reg_n_4_[8]\,
      O => tmp_84_not_fu_270_p2
    );
\tmp_84_not_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1_n_4\,
      D => tmp_84_not_fu_270_p2,
      Q => tmp_84_not_reg_789,
      R => '0'
    );
\tmp_s_reg_785[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \t_V_reg_230_reg_n_4_[8]\,
      I1 => \t_V_reg_230_reg_n_4_[7]\,
      I2 => \t_V_reg_230_reg_n_4_[6]\,
      I3 => \t_V_reg_230_reg_n_4_[5]\,
      O => tmp_s_fu_264_p2
    );
\tmp_s_reg_785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_794[0]_i_1_n_4\,
      D => tmp_s_fu_264_p2,
      Q => tmp_s_reg_785,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_udiv_26nseOg is
  port (
    \divisor0_reg[0]\ : out STD_LOGIC;
    \divisor0_reg[1]\ : out STD_LOGIC;
    \divisor0_reg[2]\ : out STD_LOGIC;
    \divisor0_reg[3]\ : out STD_LOGIC;
    \divisor0_reg[4]\ : out STD_LOGIC;
    \divisor0_reg[5]\ : out STD_LOGIC;
    \divisor0_reg[6]\ : out STD_LOGIC;
    \divisor0_reg[7]\ : out STD_LOGIC;
    \divisor0_reg[8]\ : out STD_LOGIC;
    \divisor0_reg[9]\ : out STD_LOGIC;
    \divisor0_reg[10]\ : out STD_LOGIC;
    \divisor0_reg[11]\ : out STD_LOGIC;
    \divisor0_reg[12]\ : out STD_LOGIC;
    \divisor0_reg[13]\ : out STD_LOGIC;
    \divisor0_reg[14]\ : out STD_LOGIC;
    \divisor0_reg[15]\ : out STD_LOGIC;
    \divisor0_reg[16]\ : out STD_LOGIC;
    \divisor0_reg[17]\ : out STD_LOGIC;
    \divisor0_reg[18]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend_tmp_reg[1]\ : out STD_LOGIC;
    \quot_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dividend_tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp5_reg_1592_reg__2\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    front_pixs_V_q0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_stage_reg_r_23 : in STD_LOGIC;
    \divisor0_reg[19]\ : in STD_LOGIC;
    remd_tmp : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tmp_1_i_reg_1500_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \divisor0_reg[0]_0\ : in STD_LOGIC;
    \divisor0_reg[1]_0\ : in STD_LOGIC;
    \divisor0_reg[2]_0\ : in STD_LOGIC;
    \divisor0_reg[3]_0\ : in STD_LOGIC;
    \divisor0_reg[4]_0\ : in STD_LOGIC;
    \divisor0_reg[5]_0\ : in STD_LOGIC;
    \divisor0_reg[6]_0\ : in STD_LOGIC;
    \divisor0_reg[7]_0\ : in STD_LOGIC;
    \divisor0_reg[8]_0\ : in STD_LOGIC;
    \divisor0_reg[9]_0\ : in STD_LOGIC;
    \divisor0_reg[10]_0\ : in STD_LOGIC;
    \divisor0_reg[11]_0\ : in STD_LOGIC;
    \divisor0_reg[12]_0\ : in STD_LOGIC;
    \divisor0_reg[13]_0\ : in STD_LOGIC;
    \divisor0_reg[14]_0\ : in STD_LOGIC;
    \divisor0_reg[15]_0\ : in STD_LOGIC;
    \divisor0_reg[16]_0\ : in STD_LOGIC;
    \divisor0_reg[17]_0\ : in STD_LOGIC;
    \divisor0_reg[18]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_udiv_26nseOg : entity is "hls_ocr_udiv_26nseOg";
end hls_ocr_0_hls_ocr_udiv_26nseOg;

architecture STRUCTURE of hls_ocr_0_hls_ocr_udiv_26nseOg is
begin
hls_ocr_udiv_26nseOg_div_U: entity work.hls_ocr_0_hls_ocr_udiv_26nseOg_div
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dividend_tmp_reg[0]\(3 downto 0) => \dividend_tmp_reg[0]\(3 downto 0),
      \dividend_tmp_reg[1]\ => \dividend_tmp_reg[1]\,
      \divisor0_reg[0]_0\ => \divisor0_reg[0]\,
      \divisor0_reg[0]_1\ => \divisor0_reg[0]_0\,
      \divisor0_reg[10]_0\ => \divisor0_reg[10]\,
      \divisor0_reg[10]_1\ => \divisor0_reg[10]_0\,
      \divisor0_reg[11]_0\ => \divisor0_reg[11]\,
      \divisor0_reg[11]_1\ => \divisor0_reg[11]_0\,
      \divisor0_reg[12]_0\ => \divisor0_reg[12]\,
      \divisor0_reg[12]_1\ => \divisor0_reg[12]_0\,
      \divisor0_reg[13]_0\ => \divisor0_reg[13]\,
      \divisor0_reg[13]_1\ => \divisor0_reg[13]_0\,
      \divisor0_reg[14]_0\ => \divisor0_reg[14]\,
      \divisor0_reg[14]_1\ => \divisor0_reg[14]_0\,
      \divisor0_reg[15]_0\ => \divisor0_reg[15]\,
      \divisor0_reg[15]_1\ => \divisor0_reg[15]_0\,
      \divisor0_reg[16]_0\ => \divisor0_reg[16]\,
      \divisor0_reg[16]_1\ => \divisor0_reg[16]_0\,
      \divisor0_reg[17]_0\ => \divisor0_reg[17]\,
      \divisor0_reg[17]_1\ => \divisor0_reg[17]_0\,
      \divisor0_reg[18]_0\ => \divisor0_reg[18]\,
      \divisor0_reg[18]_1\ => \divisor0_reg[18]_0\,
      \divisor0_reg[19]_0\ => \divisor0_reg[19]\,
      \divisor0_reg[1]_0\ => \divisor0_reg[1]\,
      \divisor0_reg[1]_1\ => \divisor0_reg[1]_0\,
      \divisor0_reg[2]_0\ => \divisor0_reg[2]\,
      \divisor0_reg[2]_1\ => \divisor0_reg[2]_0\,
      \divisor0_reg[3]_0\ => \divisor0_reg[3]\,
      \divisor0_reg[3]_1\ => \divisor0_reg[3]_0\,
      \divisor0_reg[4]_0\ => \divisor0_reg[4]\,
      \divisor0_reg[4]_1\ => \divisor0_reg[4]_0\,
      \divisor0_reg[5]_0\ => \divisor0_reg[5]\,
      \divisor0_reg[5]_1\ => \divisor0_reg[5]_0\,
      \divisor0_reg[6]_0\ => \divisor0_reg[6]\,
      \divisor0_reg[6]_1\ => \divisor0_reg[6]_0\,
      \divisor0_reg[7]_0\ => \divisor0_reg[7]\,
      \divisor0_reg[7]_1\ => \divisor0_reg[7]_0\,
      \divisor0_reg[8]_0\ => \divisor0_reg[8]\,
      \divisor0_reg[8]_1\ => \divisor0_reg[8]_0\,
      \divisor0_reg[9]_0\ => \divisor0_reg[9]\,
      \divisor0_reg[9]_1\ => \divisor0_reg[9]_0\,
      front_pixs_V_q0(18 downto 0) => front_pixs_V_q0(18 downto 0),
      \quot_reg[0]_0\(0) => \quot_reg[0]\(0),
      r_stage_reg_r_23 => r_stage_reg_r_23,
      remd_tmp(13 downto 0) => remd_tmp(13 downto 0),
      \remd_tmp_reg[23]\(3 downto 0) => \remd_tmp_reg[23]\(3 downto 0),
      \remd_tmp_reg[27]\(3 downto 0) => \remd_tmp_reg[27]\(3 downto 0),
      \tmp5_reg_1592_reg__2\(25 downto 0) => \tmp5_reg_1592_reg__2\(25 downto 0),
      \tmp_1_i_reg_1500_reg[19]\(19 downto 0) => \tmp_1_i_reg_1500_reg[19]\(19 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_udiv_34nsdEe is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_stage_reg_r_6 : out STD_LOGIC;
    r_stage_reg_r_24 : out STD_LOGIC;
    quot : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \f_op_V_1_reg_1536_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_udiv_34nsdEe : entity is "hls_ocr_udiv_34nsdEe";
end hls_ocr_0_hls_ocr_udiv_34nsdEe;

architecture STRUCTURE of hls_ocr_0_hls_ocr_udiv_34nsdEe is
begin
hls_ocr_udiv_34nsdEe_div_U: entity work.hls_ocr_0_hls_ocr_udiv_34nsdEe_div_8
     port map (
      Q(27 downto 0) => Q(27 downto 0),
      \ap_CS_fsm_reg[13]\(0) => \ap_CS_fsm_reg[13]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \f_op_V_1_reg_1536_reg[19]\(19 downto 0) => \f_op_V_1_reg_1536_reg[19]\(19 downto 0),
      quot(33 downto 0) => quot(33 downto 0),
      \r_stage_reg[34]\ => SR(0),
      r_stage_reg_r_24 => r_stage_reg_r_24,
      r_stage_reg_r_6 => r_stage_reg_r_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr_udiv_34nsdEe_7 is
  port (
    \dividend_tmp_reg[7]\ : out STD_LOGIC;
    \dividend_tmp_reg[8]\ : out STD_LOGIC;
    \dividend_tmp_reg[9]\ : out STD_LOGIC;
    \dividend_tmp_reg[10]\ : out STD_LOGIC;
    \dividend_tmp_reg[11]\ : out STD_LOGIC;
    \dividend_tmp_reg[12]\ : out STD_LOGIC;
    \dividend_tmp_reg[13]\ : out STD_LOGIC;
    \dividend_tmp_reg[14]\ : out STD_LOGIC;
    \dividend_tmp_reg[15]\ : out STD_LOGIC;
    \dividend_tmp_reg[16]\ : out STD_LOGIC;
    \dividend_tmp_reg[17]\ : out STD_LOGIC;
    \dividend_tmp_reg[18]\ : out STD_LOGIC;
    \dividend_tmp_reg[19]\ : out STD_LOGIC;
    \dividend_tmp_reg[20]\ : out STD_LOGIC;
    \dividend_tmp_reg[21]\ : out STD_LOGIC;
    \dividend_tmp_reg[22]\ : out STD_LOGIC;
    \dividend_tmp_reg[23]\ : out STD_LOGIC;
    \dividend_tmp_reg[24]\ : out STD_LOGIC;
    \dividend_tmp_reg[25]\ : out STD_LOGIC;
    \remd_tmp_reg[0]\ : out STD_LOGIC;
    \dividend_tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    r_V_fu_1166_p2 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dividend0_reg[6]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dividend0_reg[7]\ : in STD_LOGIC;
    \dividend0_reg[8]\ : in STD_LOGIC;
    \dividend0_reg[9]\ : in STD_LOGIC;
    \dividend0_reg[10]\ : in STD_LOGIC;
    \dividend0_reg[11]\ : in STD_LOGIC;
    \dividend0_reg[12]\ : in STD_LOGIC;
    \dividend0_reg[13]\ : in STD_LOGIC;
    \dividend0_reg[14]\ : in STD_LOGIC;
    \dividend0_reg[15]\ : in STD_LOGIC;
    \dividend0_reg[16]\ : in STD_LOGIC;
    \dividend0_reg[17]\ : in STD_LOGIC;
    \dividend0_reg[18]\ : in STD_LOGIC;
    \dividend0_reg[19]\ : in STD_LOGIC;
    \dividend0_reg[20]\ : in STD_LOGIC;
    \dividend0_reg[21]\ : in STD_LOGIC;
    \dividend0_reg[22]\ : in STD_LOGIC;
    \dividend0_reg[23]\ : in STD_LOGIC;
    \dividend0_reg[24]\ : in STD_LOGIC;
    front_pixs_V_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_stage_reg_r_5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[0]_rep\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_stage_reg[0]_rep_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \p_Val2_3_reg_1523_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr_udiv_34nsdEe_7 : entity is "hls_ocr_udiv_34nsdEe";
end hls_ocr_0_hls_ocr_udiv_34nsdEe_7;

architecture STRUCTURE of hls_ocr_0_hls_ocr_udiv_34nsdEe_7 is
begin
hls_ocr_udiv_34nsdEe_div_U: entity work.hls_ocr_0_hls_ocr_udiv_34nsdEe_div
     port map (
      E(0) => E(0),
      Q(33 downto 0) => Q(33 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dividend0_reg[10]_0\ => \dividend0_reg[10]\,
      \dividend0_reg[11]_0\ => \dividend0_reg[11]\,
      \dividend0_reg[12]_0\ => \dividend0_reg[12]\,
      \dividend0_reg[13]_0\ => \dividend0_reg[13]\,
      \dividend0_reg[14]_0\ => \dividend0_reg[14]\,
      \dividend0_reg[15]_0\ => \dividend0_reg[15]\,
      \dividend0_reg[16]_0\ => \dividend0_reg[16]\,
      \dividend0_reg[17]_0\ => \dividend0_reg[17]\,
      \dividend0_reg[18]_0\ => \dividend0_reg[18]\,
      \dividend0_reg[19]_0\ => \dividend0_reg[19]\,
      \dividend0_reg[20]_0\ => \dividend0_reg[20]\,
      \dividend0_reg[21]_0\ => \dividend0_reg[21]\,
      \dividend0_reg[22]_0\ => \dividend0_reg[22]\,
      \dividend0_reg[23]_0\ => \dividend0_reg[23]\,
      \dividend0_reg[24]_0\ => \dividend0_reg[24]\,
      \dividend0_reg[6]_0\ => \dividend0_reg[6]\,
      \dividend0_reg[7]_0\ => \dividend0_reg[7]\,
      \dividend0_reg[8]_0\ => \dividend0_reg[8]\,
      \dividend0_reg[9]_0\ => \dividend0_reg[9]\,
      \dividend_tmp_reg[0]\(13 downto 0) => \dividend_tmp_reg[0]\(13 downto 0),
      \dividend_tmp_reg[10]\ => \dividend_tmp_reg[10]\,
      \dividend_tmp_reg[11]\ => \dividend_tmp_reg[11]\,
      \dividend_tmp_reg[12]\ => \dividend_tmp_reg[12]\,
      \dividend_tmp_reg[13]\ => \dividend_tmp_reg[13]\,
      \dividend_tmp_reg[14]\ => \dividend_tmp_reg[14]\,
      \dividend_tmp_reg[15]\ => \dividend_tmp_reg[15]\,
      \dividend_tmp_reg[16]\ => \dividend_tmp_reg[16]\,
      \dividend_tmp_reg[17]\ => \dividend_tmp_reg[17]\,
      \dividend_tmp_reg[18]\ => \dividend_tmp_reg[18]\,
      \dividend_tmp_reg[19]\ => \dividend_tmp_reg[19]\,
      \dividend_tmp_reg[20]\ => \dividend_tmp_reg[20]\,
      \dividend_tmp_reg[21]\ => \dividend_tmp_reg[21]\,
      \dividend_tmp_reg[22]\ => \dividend_tmp_reg[22]\,
      \dividend_tmp_reg[23]\ => \dividend_tmp_reg[23]\,
      \dividend_tmp_reg[24]\ => \dividend_tmp_reg[24]\,
      \dividend_tmp_reg[25]\ => \dividend_tmp_reg[25]\,
      \dividend_tmp_reg[7]\ => \dividend_tmp_reg[7]\,
      \dividend_tmp_reg[8]\ => \dividend_tmp_reg[8]\,
      \dividend_tmp_reg[9]\ => \dividend_tmp_reg[9]\,
      front_pixs_V_q0(0) => front_pixs_V_q0(0),
      \p_Val2_3_reg_1523_reg[27]\(27 downto 0) => \p_Val2_3_reg_1523_reg[27]\(27 downto 0),
      r_V_fu_1166_p2(34 downto 0) => r_V_fu_1166_p2(34 downto 0),
      \r_stage_reg[0]_rep\(3 downto 0) => \r_stage_reg[0]_rep\(3 downto 0),
      \r_stage_reg[0]_rep_0\(3 downto 0) => \r_stage_reg[0]_rep_0\(3 downto 0),
      \r_stage_reg[0]_rep_1\(3 downto 0) => \r_stage_reg[0]_rep_1\(3 downto 0),
      \r_stage_reg[0]_rep_2\ => \r_stage_reg[0]_rep_2\,
      \r_stage_reg[26]\(0) => \r_stage_reg[26]\(0),
      r_stage_reg_r_5 => r_stage_reg_r_5,
      \remd_tmp_reg[0]\ => \remd_tmp_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_otsu is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    hls_otsu_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    hls_otsu_U0_srcImg_rows_V_read : out STD_LOGIC;
    \addr_win_val_0_V_2_fu_214_reg[7]_0\ : out STD_LOGIC;
    hls_otsu_U0_srcImg_data_stream_V_read : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_Erode_U0_full_n : in STD_LOGIC;
    hls_otsu_U0_ap_start : in STD_LOGIC;
    srcImg_cols_V_c13_empty_n : in STD_LOGIC;
    srcImg_rows_V_c12_empty_n : in STD_LOGIC;
    srcImg_data_stream_0_empty_n : in STD_LOGIC;
    otusImg_data_stream_s_full_n : in STD_LOGIC;
    \brmerge_i_reg_457_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    srcImg_data_stream_0_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    shiftReg_addr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_otsu : entity is "hls_otsu";
end hls_ocr_0_hls_otsu;

architecture STRUCTURE of hls_ocr_0_hls_otsu is
  signal CEA2 : STD_LOGIC;
  signal CEB2 : STD_LOGIC;
  signal CEP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_inferred_i_10_n_4 : STD_LOGIC;
  signal a_inferred_i_11_n_4 : STD_LOGIC;
  signal a_inferred_i_12_n_4 : STD_LOGIC;
  signal a_inferred_i_13_n_4 : STD_LOGIC;
  signal a_inferred_i_14_n_4 : STD_LOGIC;
  signal a_inferred_i_15_n_4 : STD_LOGIC;
  signal a_inferred_i_16_n_4 : STD_LOGIC;
  signal a_inferred_i_17_n_4 : STD_LOGIC;
  signal a_inferred_i_18_n_4 : STD_LOGIC;
  signal a_inferred_i_19_n_4 : STD_LOGIC;
  signal a_inferred_i_1_n_5 : STD_LOGIC;
  signal a_inferred_i_1_n_6 : STD_LOGIC;
  signal a_inferred_i_1_n_7 : STD_LOGIC;
  signal a_inferred_i_20_n_4 : STD_LOGIC;
  signal a_inferred_i_21_n_4 : STD_LOGIC;
  signal a_inferred_i_22_n_4 : STD_LOGIC;
  signal a_inferred_i_23_n_4 : STD_LOGIC;
  signal a_inferred_i_24_n_4 : STD_LOGIC;
  signal a_inferred_i_25_n_4 : STD_LOGIC;
  signal a_inferred_i_26_n_4 : STD_LOGIC;
  signal a_inferred_i_27_n_4 : STD_LOGIC;
  signal a_inferred_i_28_n_4 : STD_LOGIC;
  signal a_inferred_i_29_n_4 : STD_LOGIC;
  signal a_inferred_i_2_n_4 : STD_LOGIC;
  signal a_inferred_i_2_n_5 : STD_LOGIC;
  signal a_inferred_i_2_n_6 : STD_LOGIC;
  signal a_inferred_i_2_n_7 : STD_LOGIC;
  signal a_inferred_i_30_n_4 : STD_LOGIC;
  signal a_inferred_i_31_n_4 : STD_LOGIC;
  signal a_inferred_i_32_n_4 : STD_LOGIC;
  signal a_inferred_i_33_n_4 : STD_LOGIC;
  signal a_inferred_i_34_n_4 : STD_LOGIC;
  signal a_inferred_i_35_n_4 : STD_LOGIC;
  signal a_inferred_i_36_n_4 : STD_LOGIC;
  signal a_inferred_i_37_n_4 : STD_LOGIC;
  signal a_inferred_i_38_n_4 : STD_LOGIC;
  signal a_inferred_i_39_n_4 : STD_LOGIC;
  signal a_inferred_i_3_n_4 : STD_LOGIC;
  signal a_inferred_i_3_n_5 : STD_LOGIC;
  signal a_inferred_i_3_n_6 : STD_LOGIC;
  signal a_inferred_i_3_n_7 : STD_LOGIC;
  signal a_inferred_i_40_n_4 : STD_LOGIC;
  signal a_inferred_i_41_n_4 : STD_LOGIC;
  signal a_inferred_i_42_n_4 : STD_LOGIC;
  signal a_inferred_i_43_n_4 : STD_LOGIC;
  signal a_inferred_i_44_n_4 : STD_LOGIC;
  signal a_inferred_i_4_n_4 : STD_LOGIC;
  signal a_inferred_i_4_n_5 : STD_LOGIC;
  signal a_inferred_i_4_n_6 : STD_LOGIC;
  signal a_inferred_i_4_n_7 : STD_LOGIC;
  signal a_inferred_i_5_n_4 : STD_LOGIC;
  signal a_inferred_i_5_n_5 : STD_LOGIC;
  signal a_inferred_i_5_n_6 : STD_LOGIC;
  signal a_inferred_i_5_n_7 : STD_LOGIC;
  signal a_inferred_i_6_n_4 : STD_LOGIC;
  signal a_inferred_i_6_n_5 : STD_LOGIC;
  signal a_inferred_i_6_n_6 : STD_LOGIC;
  signal a_inferred_i_6_n_7 : STD_LOGIC;
  signal a_inferred_i_7_n_4 : STD_LOGIC;
  signal a_inferred_i_7_n_5 : STD_LOGIC;
  signal a_inferred_i_7_n_6 : STD_LOGIC;
  signal a_inferred_i_7_n_7 : STD_LOGIC;
  signal a_inferred_i_8_n_4 : STD_LOGIC;
  signal a_inferred_i_8_n_5 : STD_LOGIC;
  signal a_inferred_i_8_n_6 : STD_LOGIC;
  signal a_inferred_i_8_n_7 : STD_LOGIC;
  signal a_inferred_i_9_n_4 : STD_LOGIC;
  signal a_inferred_i_9_n_5 : STD_LOGIC;
  signal a_inferred_i_9_n_6 : STD_LOGIC;
  signal a_inferred_i_9_n_7 : STD_LOGIC;
  signal addr_last_V_fu_226 : STD_LOGIC;
  signal \addr_last_V_fu_226_reg_n_4_[0]\ : STD_LOGIC;
  signal \addr_last_V_fu_226_reg_n_4_[1]\ : STD_LOGIC;
  signal \addr_last_V_fu_226_reg_n_4_[2]\ : STD_LOGIC;
  signal \addr_last_V_fu_226_reg_n_4_[3]\ : STD_LOGIC;
  signal \addr_last_V_fu_226_reg_n_4_[4]\ : STD_LOGIC;
  signal \addr_last_V_fu_226_reg_n_4_[5]\ : STD_LOGIC;
  signal \addr_last_V_fu_226_reg_n_4_[6]\ : STD_LOGIC;
  signal \addr_last_V_fu_226_reg_n_4_[7]\ : STD_LOGIC;
  signal addr_win_val_0_V_1_2_fu_218 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \addr_win_val_0_V_1_2_fu_218[0]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[0]_i_3_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[1]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[1]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[1]_i_3_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[2]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[2]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[2]_i_3_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[3]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[3]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[3]_i_3_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[4]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[4]_i_3_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[5]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[5]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[5]_i_3_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[6]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[6]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[6]_i_3_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[7]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[7]_i_3_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_2_fu_218[7]_i_5_n_4\ : STD_LOGIC;
  signal addr_win_val_0_V_1_fu_210 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \addr_win_val_0_V_1_fu_210[0]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[0]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[1]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[1]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[2]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[2]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[3]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[3]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[4]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[4]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[5]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[5]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[6]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[6]_i_2_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[7]_i_1_n_4\ : STD_LOGIC;
  signal \addr_win_val_0_V_1_fu_210[7]_i_2_n_4\ : STD_LOGIC;
  signal addr_win_val_0_V_2_2_reg_1373 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_win_val_0_V_2_fu_214 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^addr_win_val_0_v_2_fu_214_reg[7]_0\ : STD_LOGIC;
  signal addr_win_val_0_V_3_fu_222 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[12]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_10_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_11_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_12_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_13_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_14_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_15_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_7_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__0_n_4\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[37]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[38]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[40]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[41]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[42]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[45]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[46]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[47]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[48]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[49]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_4_[53]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state54 : STD_LOGIC;
  signal ap_CS_fsm_state58 : STD_LOGIC;
  signal ap_CS_fsm_state59 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_block_pp0_stage0_subdone5_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_4 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal b_inferred_i_10_n_4 : STD_LOGIC;
  signal b_inferred_i_11_n_4 : STD_LOGIC;
  signal b_inferred_i_12_n_4 : STD_LOGIC;
  signal b_inferred_i_13_n_4 : STD_LOGIC;
  signal b_inferred_i_14_n_4 : STD_LOGIC;
  signal b_inferred_i_15_n_4 : STD_LOGIC;
  signal b_inferred_i_16_n_4 : STD_LOGIC;
  signal b_inferred_i_17_n_4 : STD_LOGIC;
  signal b_inferred_i_18_n_4 : STD_LOGIC;
  signal b_inferred_i_19_n_4 : STD_LOGIC;
  signal b_inferred_i_1_n_5 : STD_LOGIC;
  signal b_inferred_i_1_n_6 : STD_LOGIC;
  signal b_inferred_i_1_n_7 : STD_LOGIC;
  signal b_inferred_i_20_n_4 : STD_LOGIC;
  signal b_inferred_i_21_n_4 : STD_LOGIC;
  signal b_inferred_i_22_n_4 : STD_LOGIC;
  signal b_inferred_i_23_n_4 : STD_LOGIC;
  signal b_inferred_i_24_n_4 : STD_LOGIC;
  signal b_inferred_i_25_n_4 : STD_LOGIC;
  signal b_inferred_i_26_n_4 : STD_LOGIC;
  signal b_inferred_i_27_n_4 : STD_LOGIC;
  signal b_inferred_i_28_n_4 : STD_LOGIC;
  signal b_inferred_i_29_n_4 : STD_LOGIC;
  signal b_inferred_i_2_n_4 : STD_LOGIC;
  signal b_inferred_i_2_n_5 : STD_LOGIC;
  signal b_inferred_i_2_n_6 : STD_LOGIC;
  signal b_inferred_i_2_n_7 : STD_LOGIC;
  signal b_inferred_i_30_n_4 : STD_LOGIC;
  signal b_inferred_i_31_n_4 : STD_LOGIC;
  signal b_inferred_i_32_n_4 : STD_LOGIC;
  signal b_inferred_i_33_n_4 : STD_LOGIC;
  signal b_inferred_i_34_n_4 : STD_LOGIC;
  signal b_inferred_i_35_n_4 : STD_LOGIC;
  signal b_inferred_i_36_n_4 : STD_LOGIC;
  signal b_inferred_i_37_n_4 : STD_LOGIC;
  signal b_inferred_i_38_n_4 : STD_LOGIC;
  signal b_inferred_i_39_n_4 : STD_LOGIC;
  signal b_inferred_i_3_n_4 : STD_LOGIC;
  signal b_inferred_i_3_n_5 : STD_LOGIC;
  signal b_inferred_i_3_n_6 : STD_LOGIC;
  signal b_inferred_i_3_n_7 : STD_LOGIC;
  signal b_inferred_i_40_n_4 : STD_LOGIC;
  signal b_inferred_i_41_n_4 : STD_LOGIC;
  signal b_inferred_i_42_n_4 : STD_LOGIC;
  signal b_inferred_i_43_n_4 : STD_LOGIC;
  signal b_inferred_i_44_n_4 : STD_LOGIC;
  signal b_inferred_i_4_n_4 : STD_LOGIC;
  signal b_inferred_i_4_n_5 : STD_LOGIC;
  signal b_inferred_i_4_n_6 : STD_LOGIC;
  signal b_inferred_i_4_n_7 : STD_LOGIC;
  signal b_inferred_i_5_n_4 : STD_LOGIC;
  signal b_inferred_i_5_n_5 : STD_LOGIC;
  signal b_inferred_i_5_n_6 : STD_LOGIC;
  signal b_inferred_i_5_n_7 : STD_LOGIC;
  signal b_inferred_i_6_n_4 : STD_LOGIC;
  signal b_inferred_i_6_n_5 : STD_LOGIC;
  signal b_inferred_i_6_n_6 : STD_LOGIC;
  signal b_inferred_i_6_n_7 : STD_LOGIC;
  signal b_inferred_i_7_n_4 : STD_LOGIC;
  signal b_inferred_i_7_n_5 : STD_LOGIC;
  signal b_inferred_i_7_n_6 : STD_LOGIC;
  signal b_inferred_i_7_n_7 : STD_LOGIC;
  signal b_inferred_i_8_n_4 : STD_LOGIC;
  signal b_inferred_i_8_n_5 : STD_LOGIC;
  signal b_inferred_i_8_n_6 : STD_LOGIC;
  signal b_inferred_i_8_n_7 : STD_LOGIC;
  signal b_inferred_i_9_n_4 : STD_LOGIC;
  signal b_inferred_i_9_n_5 : STD_LOGIC;
  signal b_inferred_i_9_n_6 : STD_LOGIC;
  signal b_inferred_i_9_n_7 : STD_LOGIC;
  signal black_grays_V_fu_1084_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal black_grays_V_reg_1528 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal black_pixs_V_fu_1079_p2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal col_assign_reg_421 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \col_assign_reg_421[0]_i_1_n_4\ : STD_LOGIC;
  signal \col_assign_reg_421[1]_i_1_n_4\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal delta_max_V_fu_254 : STD_LOGIC;
  signal delta_max_V_fu_2540 : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_10_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_11_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_12_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_13_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_14_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_15_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_17_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_18_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_19_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_20_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_21_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_22_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_23_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_24_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_26_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_27_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_28_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_29_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_30_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_31_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_32_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_33_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_34_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_35_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_36_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_37_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_38_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_39_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_40_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_41_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_5_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_6_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_8_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254[33]_i_9_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_16_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_16_n_5\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_16_n_6\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_16_n_7\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_25_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_25_n_5\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_25_n_6\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_25_n_7\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_4_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_4_n_5\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_4_n_6\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_4_n_7\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_7_n_4\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_7_n_5\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_7_n_6\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg[33]_i_7_n_7\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[0]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[10]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[11]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[12]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[13]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[14]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[15]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[16]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[17]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[18]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[19]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[1]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[20]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[21]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[22]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[23]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[24]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[25]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[26]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[27]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[28]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[29]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[2]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[30]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[31]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[32]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[33]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[3]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[4]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[5]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[6]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[7]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[8]\ : STD_LOGIC;
  signal \delta_max_V_fu_254_reg_n_4_[9]\ : STD_LOGIC;
  signal delta_temp_V_reg_1597 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal done0 : STD_LOGIC;
  signal f_op_V_1_reg_1536 : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[0]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[10]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[11]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[12]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[13]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[14]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[15]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[16]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[17]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[18]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[19]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[1]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[2]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[3]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[4]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[5]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[6]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[7]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[8]\ : STD_LOGIC;
  signal \f_op_V_1_reg_1536_reg_n_4_[9]\ : STD_LOGIC;
  signal front_grays_V_d0 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal front_grays_V_load_reg_1495 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal front_grays_V_q0 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal front_grays_V_we0 : STD_LOGIC;
  signal front_grays_tmp_V_1_fu_2460 : STD_LOGIC;
  signal front_pixs_V_U_n_24 : STD_LOGIC;
  signal front_pixs_V_U_n_26 : STD_LOGIC;
  signal front_pixs_V_U_n_27 : STD_LOGIC;
  signal front_pixs_V_addr_2_reg_1513 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \front_pixs_V_d0__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal front_pixs_V_q0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal front_pixs_tmp_V_1_fu_250_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal grp_fu_1118_ap_start : STD_LOGIC;
  signal grp_fu_1118_p2 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal grp_fu_1132_ap_start : STD_LOGIC;
  signal grp_fu_1132_p2 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal hist_out_V_U_n_24 : STD_LOGIC;
  signal hist_out_V_U_n_44 : STD_LOGIC;
  signal hist_out_V_U_n_45 : STD_LOGIC;
  signal hist_out_V_U_n_46 : STD_LOGIC;
  signal hist_out_V_U_n_47 : STD_LOGIC;
  signal hist_out_V_U_n_48 : STD_LOGIC;
  signal hist_out_V_U_n_49 : STD_LOGIC;
  signal hist_out_V_U_n_50 : STD_LOGIC;
  signal hist_out_V_U_n_51 : STD_LOGIC;
  signal hist_out_V_U_n_52 : STD_LOGIC;
  signal hist_out_V_U_n_53 : STD_LOGIC;
  signal hist_out_V_U_n_54 : STD_LOGIC;
  signal hist_out_V_U_n_55 : STD_LOGIC;
  signal hist_out_V_U_n_56 : STD_LOGIC;
  signal hist_out_V_U_n_57 : STD_LOGIC;
  signal hist_out_V_U_n_58 : STD_LOGIC;
  signal hist_out_V_U_n_59 : STD_LOGIC;
  signal hist_out_V_U_n_60 : STD_LOGIC;
  signal hist_out_V_U_n_61 : STD_LOGIC;
  signal hist_out_V_U_n_62 : STD_LOGIC;
  signal hist_out_V_U_n_63 : STD_LOGIC;
  signal hist_out_V_U_n_64 : STD_LOGIC;
  signal hist_out_V_U_n_65 : STD_LOGIC;
  signal hist_out_V_U_n_66 : STD_LOGIC;
  signal hist_out_V_U_n_67 : STD_LOGIC;
  signal hist_out_V_U_n_68 : STD_LOGIC;
  signal hist_out_V_U_n_69 : STD_LOGIC;
  signal hist_out_V_U_n_70 : STD_LOGIC;
  signal hist_out_V_U_n_71 : STD_LOGIC;
  signal hist_out_V_U_n_72 : STD_LOGIC;
  signal hist_out_V_U_n_73 : STD_LOGIC;
  signal hist_out_V_U_n_74 : STD_LOGIC;
  signal hist_out_V_U_n_75 : STD_LOGIC;
  signal hist_out_V_U_n_76 : STD_LOGIC;
  signal hist_out_V_U_n_77 : STD_LOGIC;
  signal hist_out_V_U_n_78 : STD_LOGIC;
  signal hist_out_V_U_n_79 : STD_LOGIC;
  signal hist_out_V_U_n_80 : STD_LOGIC;
  signal hist_out_V_U_n_81 : STD_LOGIC;
  signal hist_out_V_U_n_82 : STD_LOGIC;
  signal hist_out_V_q0 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal hist_out_V_we0 : STD_LOGIC;
  signal hist_win_val_0_V_1_1_fu_870_p2 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal hist_win_val_0_V_1_2_fu_876_p3 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal hist_win_val_0_V_1_4_fu_234 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \hist_win_val_0_V_1_4_fu_234[0]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[10]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[11]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[12]_i_4_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[13]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[14]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[15]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[16]_i_4_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[17]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[18]_i_4_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[1]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[2]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[3]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[4]_i_4_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[5]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[6]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[7]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[8]_i_4_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234[9]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal hist_win_val_0_V_1_fu_206 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \hist_win_val_0_V_1_fu_206[0]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[0]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[10]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[10]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[11]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[11]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[12]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[12]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[13]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[13]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[14]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[14]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[15]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[15]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[16]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[16]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[17]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[17]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[18]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[18]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[1]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[1]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[2]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[2]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[3]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[3]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[4]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[4]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[5]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[5]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[6]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[6]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[7]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[7]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[8]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[8]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[9]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206[9]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[18]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal hist_win_val_0_V_2_1_fu_849_p2 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal hist_win_val_0_V_2_fu_230 : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[0]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[10]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[11]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[12]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[13]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[14]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[15]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[16]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[17]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[18]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[1]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[2]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[3]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[4]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[5]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[6]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[7]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[8]\ : STD_LOGIC;
  signal \hist_win_val_0_V_2_fu_230_reg_n_4_[9]\ : STD_LOGIC;
  signal hist_win_val_0_V_3_1_fu_829_p2 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal hist_win_val_0_V_3_2_fu_835_p3 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal hist_win_val_0_V_3_4_fu_242 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal hist_win_val_0_V_3_fu_238 : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[0]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[10]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[11]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[12]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[13]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[14]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[15]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[16]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[17]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[18]_i_3_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[1]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[2]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[3]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[4]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[5]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[6]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[7]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[8]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238[9]_i_1_n_4\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[0]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[10]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[11]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[12]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[13]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[14]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[15]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[16]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[17]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[18]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[1]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[2]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[3]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[4]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[5]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[6]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[7]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[8]\ : STD_LOGIC;
  signal \hist_win_val_0_V_3_fu_238_reg_n_4_[9]\ : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_23 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_24 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_25 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_26 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_27 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_28 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_29 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_30 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_31 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_32 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_33 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_34 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_35 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_36 : STD_LOGIC;
  signal hls_ocr_mul_52s_5fYi_U18_n_37 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_10 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_11 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_12 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_13 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_14 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_15 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_16 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_17 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_18 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_19 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_20 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_21 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_22 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_24 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_26 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_27 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_28 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_29 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_30 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_31 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_32 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_33 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_34 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_35 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_36 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_37 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_38 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_39 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_4 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_5 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_6 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_7 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_8 : STD_LOGIC;
  signal hls_ocr_udiv_26nseOg_U16_n_9 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U15_n_5 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U15_n_6 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_10 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_11 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_12 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_13 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_14 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_15 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_16 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_17 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_18 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_19 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_20 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_21 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_22 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_23 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_4 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_5 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_6 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_7 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_8 : STD_LOGIC;
  signal hls_ocr_udiv_34nsdEe_U17_n_9 : STD_LOGIC;
  signal \^hls_otsu_u0_ap_ready\ : STD_LOGIC;
  signal \^hls_otsu_u0_srcimg_rows_v_read\ : STD_LOGIC;
  signal \i3_i_reg_388[8]_i_3_n_4\ : STD_LOGIC;
  signal \i3_i_reg_388_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i4_i_reg_399 : STD_LOGIC;
  signal \i4_i_reg_399_reg_n_4_[0]\ : STD_LOGIC;
  signal \i4_i_reg_399_reg_n_4_[1]\ : STD_LOGIC;
  signal \i4_i_reg_399_reg_n_4_[2]\ : STD_LOGIC;
  signal \i4_i_reg_399_reg_n_4_[3]\ : STD_LOGIC;
  signal \i4_i_reg_399_reg_n_4_[4]\ : STD_LOGIC;
  signal \i4_i_reg_399_reg_n_4_[5]\ : STD_LOGIC;
  signal \i4_i_reg_399_reg_n_4_[6]\ : STD_LOGIC;
  signal \i4_i_reg_399_reg_n_4_[7]\ : STD_LOGIC;
  signal \i4_i_reg_399_reg_n_4_[8]\ : STD_LOGIC;
  signal i_1_fu_540_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_1_reg_1345 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_1_reg_1345[8]_i_2_n_4\ : STD_LOGIC;
  signal i_2_fu_992_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_2_reg_1458 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_2_reg_1458[6]_i_2_n_4\ : STD_LOGIC;
  signal i_3_fu_1067_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_3_reg_1508 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_3_reg_1508[8]_i_2_n_4\ : STD_LOGIC;
  signal i_fu_474_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_op_assign_reg_432 : STD_LOGIC;
  signal \i_op_assign_reg_432_reg_n_4_[0]\ : STD_LOGIC;
  signal \i_op_assign_reg_432_reg_n_4_[1]\ : STD_LOGIC;
  signal \i_op_assign_reg_432_reg_n_4_[2]\ : STD_LOGIC;
  signal \i_op_assign_reg_432_reg_n_4_[3]\ : STD_LOGIC;
  signal \i_op_assign_reg_432_reg_n_4_[4]\ : STD_LOGIC;
  signal \i_op_assign_reg_432_reg_n_4_[5]\ : STD_LOGIC;
  signal \i_op_assign_reg_432_reg_n_4_[6]\ : STD_LOGIC;
  signal \i_op_assign_reg_432_reg_n_4_[7]\ : STD_LOGIC;
  signal \i_op_assign_reg_432_reg_n_4_[8]\ : STD_LOGIC;
  signal icmp_reg_1406 : STD_LOGIC;
  signal icmp_reg_14060 : STD_LOGIC;
  signal \icmp_reg_1406[0]_i_1_n_4\ : STD_LOGIC;
  signal j_fu_555_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal j_i_reg_410 : STD_LOGIC;
  signal j_i_reg_4100 : STD_LOGIC;
  signal \j_i_reg_410[0]_i_1_n_4\ : STD_LOGIC;
  signal \j_i_reg_410[9]_i_5_n_4\ : STD_LOGIC;
  signal \j_i_reg_410[9]_i_6_n_4\ : STD_LOGIC;
  signal \j_i_reg_410[9]_i_7_n_4\ : STD_LOGIC;
  signal \j_i_reg_410[9]_i_8_n_4\ : STD_LOGIC;
  signal \j_i_reg_410[9]_i_9_n_4\ : STD_LOGIC;
  signal \j_i_reg_410_reg[9]_i_4_n_7\ : STD_LOGIC;
  signal \j_i_reg_410_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 33 downto 15 );
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_2_in9_out : STD_LOGIC;
  signal p_Val2_3_reg_1523 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal r_V_5_reg_1566 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal r_V_6_reg_1572 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal r_V_fu_1166_p2 : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal ram_reg_i_58_n_4 : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 32 downto 19 );
  signal sel_tmp5_reg_1411 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_4\ : STD_LOGIC;
  signal threshold_V : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp5_fu_1187_p2__0_i_10_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_11_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_12_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_13_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_14_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_15_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_16_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_17_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_18_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_19_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_1_n_10\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_1_n_11\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_1_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_1_n_5\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_1_n_6\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_1_n_7\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_1_n_8\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_1_n_9\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_20_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_21_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_2_n_10\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_2_n_11\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_2_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_2_n_5\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_2_n_6\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_2_n_7\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_2_n_8\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_2_n_9\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_3_n_10\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_3_n_11\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_3_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_3_n_5\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_3_n_6\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_3_n_7\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_3_n_8\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_3_n_9\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_4_n_10\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_4_n_11\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_4_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_4_n_5\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_4_n_6\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_4_n_7\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_4_n_8\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_4_n_9\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_5_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_6_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_7_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_8_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_i_9_n_4\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_100\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_101\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_102\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_103\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_104\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_105\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_106\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_107\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_108\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_109\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_110\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_111\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_112\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_113\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_114\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_115\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_116\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_117\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_118\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_119\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_120\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_121\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_122\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_123\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_124\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_125\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_126\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_127\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_128\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_129\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_130\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_131\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_132\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_133\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_134\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_135\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_136\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_137\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_138\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_139\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_140\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_141\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_142\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_143\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_144\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_145\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_146\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_147\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_148\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_149\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_150\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_151\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_152\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_153\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_154\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_155\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_156\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_157\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_62\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_63\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_64\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_65\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_66\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_67\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_68\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_69\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_70\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_71\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_72\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_73\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_74\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_75\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_76\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_77\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_78\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_79\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_80\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_81\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_82\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_83\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_84\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_85\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_86\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_87\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_88\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_89\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_90\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_91\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_92\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_93\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_94\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_95\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_96\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_97\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_98\ : STD_LOGIC;
  signal \tmp5_fu_1187_p2__0_n_99\ : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_10_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_11_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_12_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_1_n_11 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_2_n_10 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_2_n_11 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_2_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_2_n_5 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_2_n_6 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_2_n_7 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_2_n_8 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_2_n_9 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_3_n_10 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_3_n_11 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_3_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_3_n_5 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_3_n_6 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_3_n_7 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_3_n_8 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_3_n_9 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_4_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_5_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_6_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_7_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_8_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_i_9_n_4 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_100 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_101 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_102 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_103 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_104 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_105 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_106 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_107 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_108 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_109 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_110 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_111 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_112 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_113 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_114 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_115 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_116 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_117 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_118 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_119 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_120 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_121 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_122 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_123 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_124 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_125 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_126 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_127 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_128 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_129 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_130 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_131 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_132 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_133 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_134 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_135 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_136 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_137 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_138 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_139 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_140 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_141 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_142 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_143 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_144 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_145 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_146 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_147 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_148 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_149 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_150 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_151 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_152 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_153 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_154 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_155 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_156 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_157 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_62 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_63 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_64 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_65 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_66 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_67 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_68 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_69 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_70 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_71 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_72 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_73 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_74 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_75 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_76 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_77 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_78 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_79 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_80 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_81 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_82 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_83 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_84 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_85 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_86 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_87 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_88 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_89 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_90 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_91 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_92 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_93 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_94 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_95 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_96 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_97 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_98 : STD_LOGIC;
  signal tmp5_fu_1187_p2_n_99 : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_100\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_101\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_102\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_103\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_104\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_105\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_106\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_107\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_108\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_109\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_62\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_63\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_64\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_65\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_66\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_67\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_68\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_69\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_70\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_71\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_72\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_73\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_74\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_75\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_76\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_77\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_78\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_79\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_80\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_81\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_82\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_83\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_84\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_85\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_86\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_87\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_88\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_89\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_90\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_91\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_92\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_93\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_94\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_95\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_96\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_97\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_98\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__0_n_99\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__1__0\ : STD_LOGIC_VECTOR ( 51 downto 16 );
  signal \tmp5_reg_1592_reg__2_n_62\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_63\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_64\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_65\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_66\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_67\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_68\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_69\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_70\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_71\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_72\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_73\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__2_n_74\ : STD_LOGIC;
  signal \tmp5_reg_1592_reg__3\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp9_fu_1181_p2__0_n_100\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_101\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_102\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_103\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_104\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_105\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_106\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_107\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_108\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_109\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_110\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_111\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_112\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_113\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_114\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_115\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_116\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_117\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_118\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_119\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_120\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_121\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_122\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_123\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_124\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_125\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_126\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_127\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_128\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_129\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_130\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_131\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_132\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_133\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_134\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_135\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_136\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_137\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_138\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_139\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_140\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_141\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_142\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_143\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_144\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_145\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_146\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_147\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_148\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_149\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_150\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_151\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_152\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_153\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_154\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_155\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_156\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_157\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_62\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_63\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_64\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_65\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_66\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_67\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_68\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_69\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_70\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_71\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_72\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_73\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_74\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_75\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_76\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_77\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_78\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_79\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_80\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_81\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_82\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_83\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_84\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_85\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_86\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_87\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_88\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_89\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_90\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_91\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_92\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_93\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_94\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_95\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_96\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_97\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_98\ : STD_LOGIC;
  signal \tmp9_fu_1181_p2__0_n_99\ : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_100 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_101 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_102 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_103 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_104 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_105 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_106 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_107 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_108 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_109 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_110 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_111 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_112 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_113 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_114 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_115 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_116 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_117 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_118 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_119 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_120 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_121 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_122 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_123 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_124 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_125 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_126 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_127 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_128 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_129 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_130 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_131 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_132 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_133 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_134 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_135 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_136 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_137 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_138 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_139 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_140 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_141 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_142 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_143 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_144 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_145 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_146 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_147 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_148 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_149 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_150 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_151 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_152 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_153 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_154 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_155 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_156 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_157 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_62 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_63 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_64 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_65 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_66 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_67 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_68 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_69 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_70 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_71 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_72 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_73 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_74 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_75 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_76 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_77 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_78 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_79 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_80 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_81 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_82 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_83 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_84 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_85 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_86 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_87 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_88 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_89 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_90 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_91 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_92 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_93 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_94 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_95 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_96 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_97 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_98 : STD_LOGIC;
  signal tmp9_fu_1181_p2_n_99 : STD_LOGIC;
  signal tmp9_reg_1587 : STD_LOGIC_VECTOR ( 51 downto 16 );
  signal \tmp9_reg_1587_reg[0]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[10]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[11]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[12]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[13]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[14]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[15]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[16]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[1]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[2]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[3]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[4]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[5]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[6]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[7]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[8]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg[9]__0_n_4\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_100\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_101\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_102\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_103\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_104\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_105\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_106\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_107\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_108\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_109\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_62\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_63\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_64\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_65\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_66\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_67\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_68\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_69\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_70\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_71\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_72\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_73\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_74\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_75\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_76\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_77\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_78\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_79\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_80\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_81\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_82\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_83\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_84\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_85\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_86\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_87\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_88\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_89\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_90\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_91\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_92\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_93\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_94\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_95\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_96\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_97\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_98\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__0_n_99\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_100\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_101\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_102\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_103\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_104\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_105\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_106\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_107\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_108\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_109\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_62\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_63\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_64\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_65\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_66\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_67\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_68\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_69\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_70\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_71\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_72\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_73\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_74\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_75\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_76\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_77\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_78\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_79\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_80\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_81\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_82\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_83\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_84\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_85\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_86\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_87\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_88\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_89\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_90\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_91\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_92\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_93\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_94\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_95\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_96\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_97\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_98\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg__2_n_99\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[0]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[10]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[11]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[12]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[13]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[14]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[15]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[16]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[1]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[2]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[3]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[4]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[5]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[6]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[7]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[8]\ : STD_LOGIC;
  signal \tmp9_reg_1587_reg_n_4_[9]\ : STD_LOGIC;
  signal tmp_15_i_fu_1008_p2 : STD_LOGIC;
  signal tmp_15_i_reg_1491 : STD_LOGIC;
  signal \tmp_15_i_reg_1491[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[0]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[10]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[11]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[12]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[13]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[14]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[15]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[16]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[17]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[18]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[19]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[1]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[2]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[3]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[4]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[5]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[6]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[7]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[8]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1500_reg_n_4_[9]\ : STD_LOGIC;
  signal \tmp_2_i_reg_1463_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_32_i_fu_1210_p2 : STD_LOGIC;
  signal tmp_34_i_reg_1396 : STD_LOGIC;
  signal \tmp_34_i_reg_1396[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_34_i_reg_1396[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_34_i_reg_1396[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_34_i_reg_1396[0]_i_4_n_4\ : STD_LOGIC;
  signal tmp_3_reg_1359 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_3_reg_13590 : STD_LOGIC;
  signal tmp_49_1_i_reg_1384 : STD_LOGIC;
  signal \tmp_49_1_i_reg_1384[0]_i_1_n_4\ : STD_LOGIC;
  signal tmp_51_2_i_reg_1390 : STD_LOGIC;
  signal \tmp_51_2_i_reg_1390[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_51_2_i_reg_1390[0]_i_4_n_4\ : STD_LOGIC;
  signal tmp_51_i_reg_1378 : STD_LOGIC;
  signal \tmp_51_i_reg_1378[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_51_i_reg_1378[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_51_i_reg_1378[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_51_i_reg_1378[0]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_51_i_reg_1378[0]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_51_i_reg_1378[0]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_51_i_reg_1378[0]_i_7_n_4\ : STD_LOGIC;
  signal tmp_5_i_fu_535_p2 : STD_LOGIC;
  signal tmp_6_i_fu_550_p2 : STD_LOGIC;
  signal tmp_6_i_reg_1350 : STD_LOGIC;
  signal \tmp_6_i_reg_1350[0]_i_1_n_4\ : STD_LOGIC;
  signal tmp_6_i_reg_1350_pp0_iter1_reg : STD_LOGIC;
  signal \tmp_6_i_reg_1350_pp0_iter1_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal tmp_6_i_reg_1350_pp0_iter2_reg : STD_LOGIC;
  signal \tmp_6_i_reg_1350_pp0_iter2_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal tmp_7_i_fu_565_p2 : STD_LOGIC;
  signal tmp_7_i_reg_1369 : STD_LOGIC;
  signal \tmp_7_i_reg_1369[0]_i_10_n_4\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369[0]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369[0]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369[0]_i_6_n_4\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369[0]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369[0]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369[0]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_7_i_reg_1369_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal total_pixs_V_fu_1229_p2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal total_pixs_V_reg_1438 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal val_assign_reg_444 : STD_LOGIC;
  signal \val_assign_reg_444_reg_n_4_[0]\ : STD_LOGIC;
  signal \val_assign_reg_444_reg_n_4_[1]\ : STD_LOGIC;
  signal \val_assign_reg_444_reg_n_4_[2]\ : STD_LOGIC;
  signal \val_assign_reg_444_reg_n_4_[3]\ : STD_LOGIC;
  signal \val_assign_reg_444_reg_n_4_[4]\ : STD_LOGIC;
  signal \val_assign_reg_444_reg_n_4_[5]\ : STD_LOGIC;
  signal \val_assign_reg_444_reg_n_4_[6]\ : STD_LOGIC;
  signal \val_assign_reg_444_reg_n_4_[7]\ : STD_LOGIC;
  signal \val_assign_reg_444_reg_n_4_[8]\ : STD_LOGIC;
  signal we11 : STD_LOGIC;
  signal NLW_a_inferred_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_b_inferred_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_delta_max_V_fu_254_reg[33]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delta_max_V_fu_254_reg[33]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delta_max_V_fu_254_reg[33]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_delta_max_V_fu_254_reg[33]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delta_max_V_fu_254_reg[33]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_delta_max_V_fu_254_reg[33]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hist_win_val_0_V_1_fu_206_reg[18]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hist_win_val_0_V_1_fu_206_reg[18]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_i_reg_410_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_j_i_reg_410_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp5_fu_1187_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_fu_1187_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_fu_1187_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_fu_1187_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_fu_1187_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_fu_1187_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp5_fu_1187_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp5_fu_1187_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp5_fu_1187_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp5_fu_1187_p2__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_fu_1187_p2__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_fu_1187_p2__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_fu_1187_p2__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_fu_1187_p2__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_fu_1187_p2__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_fu_1187_p2__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp5_fu_1187_p2__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp5_fu_1187_p2__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp5_fu_1187_p2_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp5_fu_1187_p2_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp5_reg_1592_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp5_reg_1592_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp5_reg_1592_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp5_reg_1592_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp5_reg_1592_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp5_reg_1592_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp5_reg_1592_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp5_reg_1592_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp5_reg_1592_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp9_fu_1181_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp9_fu_1181_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp9_fu_1181_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp9_fu_1181_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp9_fu_1181_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp9_fu_1181_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp9_fu_1181_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp9_fu_1181_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp9_fu_1181_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp9_fu_1181_p2__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_fu_1181_p2__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_fu_1181_p2__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_fu_1181_p2__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_fu_1181_p2__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_fu_1181_p2__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_fu_1181_p2__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp9_fu_1181_p2__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp9_fu_1181_p2__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp9_reg_1587_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp9_reg_1587_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp9_reg_1587_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp9_reg_1587_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp9_reg_1587_reg__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp9_reg_1587_reg__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp9_reg_1587_reg__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp9_reg_1587_reg__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp9_reg_1587_reg__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_7_i_reg_1369_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_win_val_0_V_1_2_fu_218[7]_i_4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \addr_win_val_0_V_1_fu_210[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \addr_win_val_0_V_1_fu_210[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \addr_win_val_0_V_1_fu_210[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \addr_win_val_0_V_1_fu_210[3]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \addr_win_val_0_V_1_fu_210[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \addr_win_val_0_V_1_fu_210[5]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \addr_win_val_0_V_1_fu_210[6]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \addr_win_val_0_V_1_fu_210[7]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_12\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_9\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__0\ : label is "soft_lutpair202";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \col_assign_reg_421[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \col_assign_reg_421[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_4_fu_234[11]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_4_fu_234[14]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_4_fu_234[15]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_4_fu_234[16]_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_4_fu_234[18]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_4_fu_234[3]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_4_fu_234[6]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_4_fu_234[8]_i_4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[10]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[11]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[12]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[14]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[15]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[16]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[17]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[18]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[4]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[5]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[7]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[8]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_1_fu_206[9]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[10]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[11]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[12]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[13]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[14]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[15]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[16]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[17]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[18]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[6]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[7]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[8]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_2_fu_230[9]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[10]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[11]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[12]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[13]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[14]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[15]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[16]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[17]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[18]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[6]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[7]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[8]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_4_fu_242[9]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[10]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[11]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[12]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[13]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[14]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[15]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[16]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[17]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[18]_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[5]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[6]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[8]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \hist_win_val_0_V_3_fu_238[9]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \i3_i_reg_388[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \i3_i_reg_388[2]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \i3_i_reg_388[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \i3_i_reg_388[4]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \i3_i_reg_388[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i3_i_reg_388[8]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i_1_reg_1345[1]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \i_1_reg_1345[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \i_1_reg_1345[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \i_1_reg_1345[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \i_1_reg_1345[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_1_reg_1345[8]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_2_reg_1458[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \i_2_reg_1458[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \i_2_reg_1458[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \i_2_reg_1458[3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i_2_reg_1458[4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i_2_reg_1458[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i_2_reg_1458[8]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i_3_reg_1508[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \i_3_reg_1508[2]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \i_3_reg_1508[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \i_3_reg_1508[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \i_3_reg_1508[7]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \i_3_reg_1508[8]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \icmp_reg_1406[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \j_i_reg_410[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \j_i_reg_410[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \j_i_reg_410[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \j_i_reg_410[4]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \j_i_reg_410[6]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \j_i_reg_410[7]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \j_i_reg_410[8]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \j_i_reg_410[9]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sel_tmp5_reg_1411[0]_i_1\ : label is "soft_lutpair193";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp5_fu_1187_p2 : label is "{SYNTH-10 {cell *THIS*} {string 10x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp5_fu_1187_p2__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp5_reg_1592_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 10x10 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp5_reg_1592_reg__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x10 4}}";
  attribute METHODOLOGY_DRC_VIOS of tmp9_fu_1181_p2 : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp9_fu_1181_p2__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp9_reg_1587_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp9_reg_1587_reg__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM of \tmp_15_i_reg_1491[0]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_49_1_i_reg_1384[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \tmp_6_i_reg_1350[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tmp_6_i_reg_1350_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_6_i_reg_1350_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair211";
begin
  Q(0) <= \^q\(0);
  \addr_win_val_0_V_2_fu_214_reg[7]_0\ <= \^addr_win_val_0_v_2_fu_214_reg[7]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  hls_otsu_U0_ap_ready <= \^hls_otsu_u0_ap_ready\;
  hls_otsu_U0_srcImg_rows_V_read <= \^hls_otsu_u0_srcimg_rows_v_read\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => tmp_6_i_reg_1350_pp0_iter1_reg,
      I1 => tmp_7_i_reg_1369,
      I2 => otusImg_data_stream_s_full_n,
      I3 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      I4 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[0][7]\
    );
a_inferred_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => a_inferred_i_2_n_4,
      CO(3) => NLW_a_inferred_i_1_CO_UNCONNECTED(3),
      CO(2) => a_inferred_i_1_n_5,
      CO(1) => a_inferred_i_1_n_6,
      CO(0) => a_inferred_i_1_n_7,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp9_reg_1587_reg__2_n_76\,
      DI(1) => \tmp9_reg_1587_reg__2_n_77\,
      DI(0) => \tmp9_reg_1587_reg__2_n_78\,
      O(3 downto 0) => tmp9_reg_1587(51 downto 48),
      S(3) => a_inferred_i_10_n_4,
      S(2) => a_inferred_i_11_n_4,
      S(1) => a_inferred_i_12_n_4,
      S(0) => a_inferred_i_13_n_4
    );
a_inferred_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_75\,
      I1 => \tmp9_reg_1587_reg__0_n_92\,
      O => a_inferred_i_10_n_4
    );
a_inferred_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_76\,
      I1 => \tmp9_reg_1587_reg__0_n_93\,
      O => a_inferred_i_11_n_4
    );
a_inferred_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_77\,
      I1 => \tmp9_reg_1587_reg__0_n_94\,
      O => a_inferred_i_12_n_4
    );
a_inferred_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_78\,
      I1 => \tmp9_reg_1587_reg__0_n_95\,
      O => a_inferred_i_13_n_4
    );
a_inferred_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_79\,
      I1 => \tmp9_reg_1587_reg__0_n_96\,
      O => a_inferred_i_14_n_4
    );
a_inferred_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_80\,
      I1 => \tmp9_reg_1587_reg__0_n_97\,
      O => a_inferred_i_15_n_4
    );
a_inferred_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_81\,
      I1 => \tmp9_reg_1587_reg__0_n_98\,
      O => a_inferred_i_16_n_4
    );
a_inferred_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_82\,
      I1 => \tmp9_reg_1587_reg__0_n_99\,
      O => a_inferred_i_17_n_4
    );
a_inferred_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_83\,
      I1 => \tmp9_reg_1587_reg__0_n_100\,
      O => a_inferred_i_18_n_4
    );
a_inferred_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_84\,
      I1 => \tmp9_reg_1587_reg__0_n_101\,
      O => a_inferred_i_19_n_4
    );
a_inferred_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => a_inferred_i_3_n_4,
      CO(3) => a_inferred_i_2_n_4,
      CO(2) => a_inferred_i_2_n_5,
      CO(1) => a_inferred_i_2_n_6,
      CO(0) => a_inferred_i_2_n_7,
      CYINIT => '0',
      DI(3) => \tmp9_reg_1587_reg__2_n_79\,
      DI(2) => \tmp9_reg_1587_reg__2_n_80\,
      DI(1) => \tmp9_reg_1587_reg__2_n_81\,
      DI(0) => \tmp9_reg_1587_reg__2_n_82\,
      O(3 downto 0) => tmp9_reg_1587(47 downto 44),
      S(3) => a_inferred_i_14_n_4,
      S(2) => a_inferred_i_15_n_4,
      S(1) => a_inferred_i_16_n_4,
      S(0) => a_inferred_i_17_n_4
    );
a_inferred_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_85\,
      I1 => \tmp9_reg_1587_reg__0_n_102\,
      O => a_inferred_i_20_n_4
    );
a_inferred_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_86\,
      I1 => \tmp9_reg_1587_reg__0_n_103\,
      O => a_inferred_i_21_n_4
    );
a_inferred_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_87\,
      I1 => \tmp9_reg_1587_reg__0_n_104\,
      O => a_inferred_i_22_n_4
    );
a_inferred_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_88\,
      I1 => \tmp9_reg_1587_reg__0_n_105\,
      O => a_inferred_i_23_n_4
    );
a_inferred_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_89\,
      I1 => \tmp9_reg_1587_reg__0_n_106\,
      O => a_inferred_i_24_n_4
    );
a_inferred_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_90\,
      I1 => \tmp9_reg_1587_reg__0_n_107\,
      O => a_inferred_i_25_n_4
    );
a_inferred_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_91\,
      I1 => \tmp9_reg_1587_reg__0_n_108\,
      O => a_inferred_i_26_n_4
    );
a_inferred_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_92\,
      I1 => \tmp9_reg_1587_reg__0_n_109\,
      O => a_inferred_i_27_n_4
    );
a_inferred_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_93\,
      I1 => \tmp9_reg_1587_reg_n_4_[16]\,
      O => a_inferred_i_28_n_4
    );
a_inferred_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_94\,
      I1 => \tmp9_reg_1587_reg_n_4_[15]\,
      O => a_inferred_i_29_n_4
    );
a_inferred_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => a_inferred_i_4_n_4,
      CO(3) => a_inferred_i_3_n_4,
      CO(2) => a_inferred_i_3_n_5,
      CO(1) => a_inferred_i_3_n_6,
      CO(0) => a_inferred_i_3_n_7,
      CYINIT => '0',
      DI(3) => \tmp9_reg_1587_reg__2_n_83\,
      DI(2) => \tmp9_reg_1587_reg__2_n_84\,
      DI(1) => \tmp9_reg_1587_reg__2_n_85\,
      DI(0) => \tmp9_reg_1587_reg__2_n_86\,
      O(3 downto 0) => tmp9_reg_1587(43 downto 40),
      S(3) => a_inferred_i_18_n_4,
      S(2) => a_inferred_i_19_n_4,
      S(1) => a_inferred_i_20_n_4,
      S(0) => a_inferred_i_21_n_4
    );
a_inferred_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_95\,
      I1 => \tmp9_reg_1587_reg_n_4_[14]\,
      O => a_inferred_i_30_n_4
    );
a_inferred_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_96\,
      I1 => \tmp9_reg_1587_reg_n_4_[13]\,
      O => a_inferred_i_31_n_4
    );
a_inferred_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_97\,
      I1 => \tmp9_reg_1587_reg_n_4_[12]\,
      O => a_inferred_i_32_n_4
    );
a_inferred_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_98\,
      I1 => \tmp9_reg_1587_reg_n_4_[11]\,
      O => a_inferred_i_33_n_4
    );
a_inferred_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_99\,
      I1 => \tmp9_reg_1587_reg_n_4_[10]\,
      O => a_inferred_i_34_n_4
    );
a_inferred_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_100\,
      I1 => \tmp9_reg_1587_reg_n_4_[9]\,
      O => a_inferred_i_35_n_4
    );
a_inferred_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_101\,
      I1 => \tmp9_reg_1587_reg_n_4_[8]\,
      O => a_inferred_i_36_n_4
    );
a_inferred_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_102\,
      I1 => \tmp9_reg_1587_reg_n_4_[7]\,
      O => a_inferred_i_37_n_4
    );
a_inferred_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_103\,
      I1 => \tmp9_reg_1587_reg_n_4_[6]\,
      O => a_inferred_i_38_n_4
    );
a_inferred_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_104\,
      I1 => \tmp9_reg_1587_reg_n_4_[5]\,
      O => a_inferred_i_39_n_4
    );
a_inferred_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => a_inferred_i_5_n_4,
      CO(3) => a_inferred_i_4_n_4,
      CO(2) => a_inferred_i_4_n_5,
      CO(1) => a_inferred_i_4_n_6,
      CO(0) => a_inferred_i_4_n_7,
      CYINIT => '0',
      DI(3) => \tmp9_reg_1587_reg__2_n_87\,
      DI(2) => \tmp9_reg_1587_reg__2_n_88\,
      DI(1) => \tmp9_reg_1587_reg__2_n_89\,
      DI(0) => \tmp9_reg_1587_reg__2_n_90\,
      O(3 downto 0) => tmp9_reg_1587(39 downto 36),
      S(3) => a_inferred_i_22_n_4,
      S(2) => a_inferred_i_23_n_4,
      S(1) => a_inferred_i_24_n_4,
      S(0) => a_inferred_i_25_n_4
    );
a_inferred_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_105\,
      I1 => \tmp9_reg_1587_reg_n_4_[4]\,
      O => a_inferred_i_40_n_4
    );
a_inferred_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_106\,
      I1 => \tmp9_reg_1587_reg_n_4_[3]\,
      O => a_inferred_i_41_n_4
    );
a_inferred_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_107\,
      I1 => \tmp9_reg_1587_reg_n_4_[2]\,
      O => a_inferred_i_42_n_4
    );
a_inferred_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_108\,
      I1 => \tmp9_reg_1587_reg_n_4_[1]\,
      O => a_inferred_i_43_n_4
    );
a_inferred_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp9_reg_1587_reg__2_n_109\,
      I1 => \tmp9_reg_1587_reg_n_4_[0]\,
      O => a_inferred_i_44_n_4
    );
a_inferred_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => a_inferred_i_6_n_4,
      CO(3) => a_inferred_i_5_n_4,
      CO(2) => a_inferred_i_5_n_5,
      CO(1) => a_inferred_i_5_n_6,
      CO(0) => a_inferred_i_5_n_7,
      CYINIT => '0',
      DI(3) => \tmp9_reg_1587_reg__2_n_91\,
      DI(2) => \tmp9_reg_1587_reg__2_n_92\,
      DI(1) => \tmp9_reg_1587_reg__2_n_93\,
      DI(0) => \tmp9_reg_1587_reg__2_n_94\,
      O(3 downto 0) => tmp9_reg_1587(35 downto 32),
      S(3) => a_inferred_i_26_n_4,
      S(2) => a_inferred_i_27_n_4,
      S(1) => a_inferred_i_28_n_4,
      S(0) => a_inferred_i_29_n_4
    );
a_inferred_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => a_inferred_i_7_n_4,
      CO(3) => a_inferred_i_6_n_4,
      CO(2) => a_inferred_i_6_n_5,
      CO(1) => a_inferred_i_6_n_6,
      CO(0) => a_inferred_i_6_n_7,
      CYINIT => '0',
      DI(3) => \tmp9_reg_1587_reg__2_n_95\,
      DI(2) => \tmp9_reg_1587_reg__2_n_96\,
      DI(1) => \tmp9_reg_1587_reg__2_n_97\,
      DI(0) => \tmp9_reg_1587_reg__2_n_98\,
      O(3 downto 0) => tmp9_reg_1587(31 downto 28),
      S(3) => a_inferred_i_30_n_4,
      S(2) => a_inferred_i_31_n_4,
      S(1) => a_inferred_i_32_n_4,
      S(0) => a_inferred_i_33_n_4
    );
a_inferred_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => a_inferred_i_8_n_4,
      CO(3) => a_inferred_i_7_n_4,
      CO(2) => a_inferred_i_7_n_5,
      CO(1) => a_inferred_i_7_n_6,
      CO(0) => a_inferred_i_7_n_7,
      CYINIT => '0',
      DI(3) => \tmp9_reg_1587_reg__2_n_99\,
      DI(2) => \tmp9_reg_1587_reg__2_n_100\,
      DI(1) => \tmp9_reg_1587_reg__2_n_101\,
      DI(0) => \tmp9_reg_1587_reg__2_n_102\,
      O(3 downto 0) => tmp9_reg_1587(27 downto 24),
      S(3) => a_inferred_i_34_n_4,
      S(2) => a_inferred_i_35_n_4,
      S(1) => a_inferred_i_36_n_4,
      S(0) => a_inferred_i_37_n_4
    );
a_inferred_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => a_inferred_i_9_n_4,
      CO(3) => a_inferred_i_8_n_4,
      CO(2) => a_inferred_i_8_n_5,
      CO(1) => a_inferred_i_8_n_6,
      CO(0) => a_inferred_i_8_n_7,
      CYINIT => '0',
      DI(3) => \tmp9_reg_1587_reg__2_n_103\,
      DI(2) => \tmp9_reg_1587_reg__2_n_104\,
      DI(1) => \tmp9_reg_1587_reg__2_n_105\,
      DI(0) => \tmp9_reg_1587_reg__2_n_106\,
      O(3 downto 0) => tmp9_reg_1587(23 downto 20),
      S(3) => a_inferred_i_38_n_4,
      S(2) => a_inferred_i_39_n_4,
      S(1) => a_inferred_i_40_n_4,
      S(0) => a_inferred_i_41_n_4
    );
a_inferred_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => a_inferred_i_9_n_4,
      CO(2) => a_inferred_i_9_n_5,
      CO(1) => a_inferred_i_9_n_6,
      CO(0) => a_inferred_i_9_n_7,
      CYINIT => '0',
      DI(3) => \tmp9_reg_1587_reg__2_n_107\,
      DI(2) => \tmp9_reg_1587_reg__2_n_108\,
      DI(1) => \tmp9_reg_1587_reg__2_n_109\,
      DI(0) => '0',
      O(3 downto 0) => tmp9_reg_1587(19 downto 16),
      S(3) => a_inferred_i_42_n_4,
      S(2) => a_inferred_i_43_n_4,
      S(1) => a_inferred_i_44_n_4,
      S(0) => \tmp9_reg_1587_reg[16]__0_n_4\
    );
\addr_last_V_fu_226_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_3_fu_222(0),
      Q => \addr_last_V_fu_226_reg_n_4_[0]\,
      S => addr_last_V_fu_226
    );
\addr_last_V_fu_226_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_3_fu_222(1),
      Q => \addr_last_V_fu_226_reg_n_4_[1]\,
      S => addr_last_V_fu_226
    );
\addr_last_V_fu_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_3_fu_222(2),
      Q => \addr_last_V_fu_226_reg_n_4_[2]\,
      R => addr_last_V_fu_226
    );
\addr_last_V_fu_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_3_fu_222(3),
      Q => \addr_last_V_fu_226_reg_n_4_[3]\,
      R => addr_last_V_fu_226
    );
\addr_last_V_fu_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_3_fu_222(4),
      Q => \addr_last_V_fu_226_reg_n_4_[4]\,
      R => addr_last_V_fu_226
    );
\addr_last_V_fu_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_3_fu_222(5),
      Q => \addr_last_V_fu_226_reg_n_4_[5]\,
      R => addr_last_V_fu_226
    );
\addr_last_V_fu_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_3_fu_222(6),
      Q => \addr_last_V_fu_226_reg_n_4_[6]\,
      R => addr_last_V_fu_226
    );
\addr_last_V_fu_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_3_fu_222(7),
      Q => \addr_last_V_fu_226_reg_n_4_[7]\,
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_1_2_fu_218[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \addr_win_val_0_V_1_2_fu_218[0]_i_2_n_4\,
      I1 => \addr_win_val_0_V_1_fu_210[0]_i_2_n_4\,
      I2 => p_2_in,
      I3 => addr_win_val_0_V_1_2_fu_218(0),
      I4 => \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\,
      I5 => \addr_win_val_0_V_1_2_fu_218[0]_i_3_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[0]_i_1_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFACAAAAA0A0"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(0),
      I1 => tmp_3_reg_1359(0),
      I2 => p_2_in,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[0]_i_2_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[0]\,
      I1 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I4 => p_2_in,
      I5 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => \addr_win_val_0_V_1_2_fu_218[0]_i_3_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \addr_win_val_0_V_1_2_fu_218[1]_i_2_n_4\,
      I1 => \addr_win_val_0_V_1_fu_210[1]_i_2_n_4\,
      I2 => p_2_in,
      I3 => addr_win_val_0_V_1_2_fu_218(1),
      I4 => \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\,
      I5 => \addr_win_val_0_V_1_2_fu_218[1]_i_3_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[1]_i_1_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFACAAAAA0A0"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(1),
      I1 => tmp_3_reg_1359(1),
      I2 => p_2_in,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[1]_i_2_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[1]\,
      I1 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I4 => p_2_in,
      I5 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => \addr_win_val_0_V_1_2_fu_218[1]_i_3_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \addr_win_val_0_V_1_2_fu_218[2]_i_2_n_4\,
      I1 => \addr_win_val_0_V_1_fu_210[2]_i_2_n_4\,
      I2 => p_2_in,
      I3 => addr_win_val_0_V_1_2_fu_218(2),
      I4 => \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\,
      I5 => \addr_win_val_0_V_1_2_fu_218[2]_i_3_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[2]_i_1_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFACAAAAA0A0"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(2),
      I1 => tmp_3_reg_1359(2),
      I2 => p_2_in,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[2]_i_2_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[2]\,
      I1 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I4 => p_2_in,
      I5 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => \addr_win_val_0_V_1_2_fu_218[2]_i_3_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \addr_win_val_0_V_1_2_fu_218[3]_i_2_n_4\,
      I1 => \addr_win_val_0_V_1_fu_210[3]_i_2_n_4\,
      I2 => p_2_in,
      I3 => addr_win_val_0_V_1_2_fu_218(3),
      I4 => \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\,
      I5 => \addr_win_val_0_V_1_2_fu_218[3]_i_3_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[3]_i_1_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFACAAAAA0A0"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(3),
      I1 => tmp_3_reg_1359(3),
      I2 => p_2_in,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[3]_i_2_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[3]\,
      I1 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I4 => p_2_in,
      I5 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => \addr_win_val_0_V_1_2_fu_218[3]_i_3_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \addr_win_val_0_V_1_2_fu_218[4]_i_2_n_4\,
      I1 => \addr_win_val_0_V_1_fu_210[4]_i_2_n_4\,
      I2 => p_2_in,
      I3 => addr_win_val_0_V_1_2_fu_218(4),
      I4 => \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\,
      I5 => \addr_win_val_0_V_1_2_fu_218[4]_i_3_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[4]_i_1_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFACAAAAA0A0"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(4),
      I1 => tmp_3_reg_1359(4),
      I2 => p_2_in,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[4]_i_2_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[4]\,
      I1 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I4 => p_2_in,
      I5 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => \addr_win_val_0_V_1_2_fu_218[4]_i_3_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \addr_win_val_0_V_1_2_fu_218[5]_i_2_n_4\,
      I1 => \addr_win_val_0_V_1_fu_210[5]_i_2_n_4\,
      I2 => p_2_in,
      I3 => addr_win_val_0_V_1_2_fu_218(5),
      I4 => \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\,
      I5 => \addr_win_val_0_V_1_2_fu_218[5]_i_3_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[5]_i_1_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFACAAAAA0A0"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(5),
      I1 => tmp_3_reg_1359(5),
      I2 => p_2_in,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[5]_i_2_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[5]\,
      I1 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I4 => p_2_in,
      I5 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => \addr_win_val_0_V_1_2_fu_218[5]_i_3_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \addr_win_val_0_V_1_2_fu_218[6]_i_2_n_4\,
      I1 => \addr_win_val_0_V_1_fu_210[6]_i_2_n_4\,
      I2 => p_2_in,
      I3 => addr_win_val_0_V_1_2_fu_218(6),
      I4 => \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\,
      I5 => \addr_win_val_0_V_1_2_fu_218[6]_i_3_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[6]_i_1_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFACAAAAA0A0"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(6),
      I1 => tmp_3_reg_1359(6),
      I2 => p_2_in,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[6]_i_2_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[6]\,
      I1 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I4 => p_2_in,
      I5 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => \addr_win_val_0_V_1_2_fu_218[6]_i_3_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_4\,
      I1 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAE"
    )
        port map (
      I0 => \addr_win_val_0_V_1_2_fu_218[7]_i_3_n_4\,
      I1 => \addr_win_val_0_V_1_fu_210[7]_i_2_n_4\,
      I2 => p_2_in,
      I3 => addr_win_val_0_V_1_2_fu_218(7),
      I4 => \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\,
      I5 => \addr_win_val_0_V_1_2_fu_218[7]_i_5_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[7]_i_2_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFACAAAAA0A0"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(7),
      I1 => tmp_3_reg_1359(7),
      I2 => p_2_in,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      O => \addr_win_val_0_V_1_2_fu_218[7]_i_3_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3F3A2F3"
    )
        port map (
      I0 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I1 => \icmp_reg_1406[0]_i_1_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => p_2_in,
      O => \addr_win_val_0_V_1_2_fu_218[7]_i_4_n_4\
    );
\addr_win_val_0_V_1_2_fu_218[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[7]\,
      I1 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I4 => p_2_in,
      I5 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => \addr_win_val_0_V_1_2_fu_218[7]_i_5_n_4\
    );
\addr_win_val_0_V_1_2_fu_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\,
      D => \addr_win_val_0_V_1_2_fu_218[0]_i_1_n_4\,
      Q => addr_win_val_0_V_1_2_fu_218(0),
      R => '0'
    );
\addr_win_val_0_V_1_2_fu_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\,
      D => \addr_win_val_0_V_1_2_fu_218[1]_i_1_n_4\,
      Q => addr_win_val_0_V_1_2_fu_218(1),
      R => '0'
    );
\addr_win_val_0_V_1_2_fu_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\,
      D => \addr_win_val_0_V_1_2_fu_218[2]_i_1_n_4\,
      Q => addr_win_val_0_V_1_2_fu_218(2),
      R => '0'
    );
\addr_win_val_0_V_1_2_fu_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\,
      D => \addr_win_val_0_V_1_2_fu_218[3]_i_1_n_4\,
      Q => addr_win_val_0_V_1_2_fu_218(3),
      R => '0'
    );
\addr_win_val_0_V_1_2_fu_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\,
      D => \addr_win_val_0_V_1_2_fu_218[4]_i_1_n_4\,
      Q => addr_win_val_0_V_1_2_fu_218(4),
      R => '0'
    );
\addr_win_val_0_V_1_2_fu_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\,
      D => \addr_win_val_0_V_1_2_fu_218[5]_i_1_n_4\,
      Q => addr_win_val_0_V_1_2_fu_218(5),
      R => '0'
    );
\addr_win_val_0_V_1_2_fu_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\,
      D => \addr_win_val_0_V_1_2_fu_218[6]_i_1_n_4\,
      Q => addr_win_val_0_V_1_2_fu_218(6),
      R => '0'
    );
\addr_win_val_0_V_1_2_fu_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr_win_val_0_V_1_2_fu_218[7]_i_1_n_4\,
      D => \addr_win_val_0_V_1_2_fu_218[7]_i_2_n_4\,
      Q => addr_win_val_0_V_1_2_fu_218(7),
      R => '0'
    );
\addr_win_val_0_V_1_fu_210[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(0),
      I1 => p_2_in,
      I2 => \addr_win_val_0_V_1_fu_210[0]_i_2_n_4\,
      O => \addr_win_val_0_V_1_fu_210[0]_i_1_n_4\
    );
\addr_win_val_0_V_1_fu_210[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(0),
      I1 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I2 => addr_win_val_0_V_1_fu_210(0),
      I3 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I4 => \icmp_reg_1406[0]_i_1_n_4\,
      I5 => addr_win_val_0_V_3_fu_222(0),
      O => \addr_win_val_0_V_1_fu_210[0]_i_2_n_4\
    );
\addr_win_val_0_V_1_fu_210[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(1),
      I1 => p_2_in,
      I2 => \addr_win_val_0_V_1_fu_210[1]_i_2_n_4\,
      O => \addr_win_val_0_V_1_fu_210[1]_i_1_n_4\
    );
\addr_win_val_0_V_1_fu_210[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(1),
      I1 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I2 => addr_win_val_0_V_1_fu_210(1),
      I3 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I4 => \icmp_reg_1406[0]_i_1_n_4\,
      I5 => addr_win_val_0_V_3_fu_222(1),
      O => \addr_win_val_0_V_1_fu_210[1]_i_2_n_4\
    );
\addr_win_val_0_V_1_fu_210[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(2),
      I1 => p_2_in,
      I2 => \addr_win_val_0_V_1_fu_210[2]_i_2_n_4\,
      O => \addr_win_val_0_V_1_fu_210[2]_i_1_n_4\
    );
\addr_win_val_0_V_1_fu_210[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(2),
      I1 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I2 => addr_win_val_0_V_1_fu_210(2),
      I3 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I4 => \icmp_reg_1406[0]_i_1_n_4\,
      I5 => addr_win_val_0_V_3_fu_222(2),
      O => \addr_win_val_0_V_1_fu_210[2]_i_2_n_4\
    );
\addr_win_val_0_V_1_fu_210[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(3),
      I1 => p_2_in,
      I2 => \addr_win_val_0_V_1_fu_210[3]_i_2_n_4\,
      O => \addr_win_val_0_V_1_fu_210[3]_i_1_n_4\
    );
\addr_win_val_0_V_1_fu_210[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(3),
      I1 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I2 => addr_win_val_0_V_1_fu_210(3),
      I3 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I4 => \icmp_reg_1406[0]_i_1_n_4\,
      I5 => addr_win_val_0_V_3_fu_222(3),
      O => \addr_win_val_0_V_1_fu_210[3]_i_2_n_4\
    );
\addr_win_val_0_V_1_fu_210[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(4),
      I1 => p_2_in,
      I2 => \addr_win_val_0_V_1_fu_210[4]_i_2_n_4\,
      O => \addr_win_val_0_V_1_fu_210[4]_i_1_n_4\
    );
\addr_win_val_0_V_1_fu_210[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(4),
      I1 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I2 => addr_win_val_0_V_1_fu_210(4),
      I3 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I4 => \icmp_reg_1406[0]_i_1_n_4\,
      I5 => addr_win_val_0_V_3_fu_222(4),
      O => \addr_win_val_0_V_1_fu_210[4]_i_2_n_4\
    );
\addr_win_val_0_V_1_fu_210[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(5),
      I1 => p_2_in,
      I2 => \addr_win_val_0_V_1_fu_210[5]_i_2_n_4\,
      O => \addr_win_val_0_V_1_fu_210[5]_i_1_n_4\
    );
\addr_win_val_0_V_1_fu_210[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(5),
      I1 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I2 => addr_win_val_0_V_1_fu_210(5),
      I3 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I4 => \icmp_reg_1406[0]_i_1_n_4\,
      I5 => addr_win_val_0_V_3_fu_222(5),
      O => \addr_win_val_0_V_1_fu_210[5]_i_2_n_4\
    );
\addr_win_val_0_V_1_fu_210[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(6),
      I1 => p_2_in,
      I2 => \addr_win_val_0_V_1_fu_210[6]_i_2_n_4\,
      O => \addr_win_val_0_V_1_fu_210[6]_i_1_n_4\
    );
\addr_win_val_0_V_1_fu_210[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(6),
      I1 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I2 => addr_win_val_0_V_1_fu_210(6),
      I3 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I4 => \icmp_reg_1406[0]_i_1_n_4\,
      I5 => addr_win_val_0_V_3_fu_222(6),
      O => \addr_win_val_0_V_1_fu_210[6]_i_2_n_4\
    );
\addr_win_val_0_V_1_fu_210[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(7),
      I1 => p_2_in,
      I2 => \addr_win_val_0_V_1_fu_210[7]_i_2_n_4\,
      O => \addr_win_val_0_V_1_fu_210[7]_i_1_n_4\
    );
\addr_win_val_0_V_1_fu_210[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(7),
      I1 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I2 => addr_win_val_0_V_1_fu_210(7),
      I3 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I4 => \icmp_reg_1406[0]_i_1_n_4\,
      I5 => addr_win_val_0_V_3_fu_222(7),
      O => \addr_win_val_0_V_1_fu_210[7]_i_2_n_4\
    );
\addr_win_val_0_V_1_fu_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => \addr_win_val_0_V_1_fu_210[0]_i_1_n_4\,
      Q => addr_win_val_0_V_1_fu_210(0),
      R => '0'
    );
\addr_win_val_0_V_1_fu_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => \addr_win_val_0_V_1_fu_210[1]_i_1_n_4\,
      Q => addr_win_val_0_V_1_fu_210(1),
      R => '0'
    );
\addr_win_val_0_V_1_fu_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => \addr_win_val_0_V_1_fu_210[2]_i_1_n_4\,
      Q => addr_win_val_0_V_1_fu_210(2),
      R => '0'
    );
\addr_win_val_0_V_1_fu_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => \addr_win_val_0_V_1_fu_210[3]_i_1_n_4\,
      Q => addr_win_val_0_V_1_fu_210(3),
      R => '0'
    );
\addr_win_val_0_V_1_fu_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => \addr_win_val_0_V_1_fu_210[4]_i_1_n_4\,
      Q => addr_win_val_0_V_1_fu_210(4),
      R => '0'
    );
\addr_win_val_0_V_1_fu_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => \addr_win_val_0_V_1_fu_210[5]_i_1_n_4\,
      Q => addr_win_val_0_V_1_fu_210(5),
      R => '0'
    );
\addr_win_val_0_V_1_fu_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => \addr_win_val_0_V_1_fu_210[6]_i_1_n_4\,
      Q => addr_win_val_0_V_1_fu_210(6),
      R => '0'
    );
\addr_win_val_0_V_1_fu_210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => \addr_win_val_0_V_1_fu_210[7]_i_1_n_4\,
      Q => addr_win_val_0_V_1_fu_210(7),
      R => '0'
    );
\addr_win_val_0_V_2_2_reg_1373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(0),
      Q => addr_win_val_0_V_2_2_reg_1373(0),
      R => '0'
    );
\addr_win_val_0_V_2_2_reg_1373_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(1),
      Q => addr_win_val_0_V_2_2_reg_1373(1),
      R => '0'
    );
\addr_win_val_0_V_2_2_reg_1373_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(2),
      Q => addr_win_val_0_V_2_2_reg_1373(2),
      R => '0'
    );
\addr_win_val_0_V_2_2_reg_1373_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(3),
      Q => addr_win_val_0_V_2_2_reg_1373(3),
      R => '0'
    );
\addr_win_val_0_V_2_2_reg_1373_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(4),
      Q => addr_win_val_0_V_2_2_reg_1373(4),
      R => '0'
    );
\addr_win_val_0_V_2_2_reg_1373_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(5),
      Q => addr_win_val_0_V_2_2_reg_1373(5),
      R => '0'
    );
\addr_win_val_0_V_2_2_reg_1373_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(6),
      Q => addr_win_val_0_V_2_2_reg_1373(6),
      R => '0'
    );
\addr_win_val_0_V_2_2_reg_1373_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(7),
      Q => addr_win_val_0_V_2_2_reg_1373(7),
      R => '0'
    );
\addr_win_val_0_V_2_fu_214[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_4\,
      I1 => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      O => addr_last_V_fu_226
    );
\addr_win_val_0_V_2_fu_214[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888800000000"
    )
        port map (
      I0 => tmp_6_i_reg_1350_pp0_iter1_reg,
      I1 => otusImg_data_stream_s_full_n,
      I2 => srcImg_data_stream_0_empty_n,
      I3 => tmp_6_i_reg_1350,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter2_reg_n_4,
      O => \^addr_win_val_0_v_2_fu_214_reg[7]_0\
    );
\addr_win_val_0_V_2_fu_214_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_1_2_fu_218(0),
      Q => addr_win_val_0_V_2_fu_214(0),
      S => addr_last_V_fu_226
    );
\addr_win_val_0_V_2_fu_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_1_2_fu_218(1),
      Q => addr_win_val_0_V_2_fu_214(1),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_2_fu_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_1_2_fu_218(2),
      Q => addr_win_val_0_V_2_fu_214(2),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_2_fu_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_1_2_fu_218(3),
      Q => addr_win_val_0_V_2_fu_214(3),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_2_fu_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_1_2_fu_218(4),
      Q => addr_win_val_0_V_2_fu_214(4),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_2_fu_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_1_2_fu_218(5),
      Q => addr_win_val_0_V_2_fu_214(5),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_2_fu_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_1_2_fu_218(6),
      Q => addr_win_val_0_V_2_fu_214(6),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_2_fu_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_1_2_fu_218(7),
      Q => addr_win_val_0_V_2_fu_214(7),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_3_fu_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(0),
      Q => addr_win_val_0_V_3_fu_222(0),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_3_fu_222_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(1),
      Q => addr_win_val_0_V_3_fu_222(1),
      S => addr_last_V_fu_226
    );
\addr_win_val_0_V_3_fu_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(2),
      Q => addr_win_val_0_V_3_fu_222(2),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_3_fu_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(3),
      Q => addr_win_val_0_V_3_fu_222(3),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_3_fu_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(4),
      Q => addr_win_val_0_V_3_fu_222(4),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_3_fu_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(5),
      Q => addr_win_val_0_V_3_fu_222(5),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_3_fu_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(6),
      Q => addr_win_val_0_V_3_fu_222(6),
      R => addr_last_V_fu_226
    );
\addr_win_val_0_V_3_fu_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^addr_win_val_0_v_2_fu_214_reg[7]_0\,
      D => addr_win_val_0_V_2_fu_214(7),
      Q => addr_win_val_0_V_3_fu_222(7),
      R => addr_last_V_fu_226
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^hls_otsu_u0_ap_ready\,
      I1 => \^q\(0),
      I2 => \^hls_otsu_u0_srcimg_rows_v_read\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \ap_CS_fsm[12]_i_2_n_4\,
      I2 => \val_assign_reg_444_reg_n_4_[1]\,
      I3 => \val_assign_reg_444_reg_n_4_[6]\,
      I4 => \val_assign_reg_444_reg_n_4_[5]\,
      O => \^hls_otsu_u0_ap_ready\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \i_op_assign_reg_432_reg_n_4_[8]\,
      I2 => \i_op_assign_reg_432_reg_n_4_[2]\,
      I3 => \i_op_assign_reg_432_reg_n_4_[3]\,
      I4 => \i_op_assign_reg_432_reg_n_4_[0]\,
      I5 => front_pixs_V_U_n_26,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state59,
      I1 => ap_CS_fsm_state14,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \ap_CS_fsm[12]_i_2_n_4\,
      I2 => \val_assign_reg_444_reg_n_4_[1]\,
      I3 => \val_assign_reg_444_reg_n_4_[6]\,
      I4 => \val_assign_reg_444_reg_n_4_[5]\,
      O => ap_NS_fsm(12)
    );
\ap_CS_fsm[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[8]\,
      I1 => \val_assign_reg_444_reg_n_4_[3]\,
      I2 => \val_assign_reg_444_reg_n_4_[2]\,
      I3 => \val_assign_reg_444_reg_n_4_[4]\,
      I4 => \val_assign_reg_444_reg_n_4_[0]\,
      I5 => \val_assign_reg_444_reg_n_4_[7]\,
      O => \ap_CS_fsm[12]_i_2_n_4\
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[37]\,
      I1 => \ap_CS_fsm_reg_n_4_[16]\,
      I2 => \ap_CS_fsm_reg_n_4_[25]\,
      I3 => \ap_CS_fsm_reg_n_4_[15]\,
      O => \ap_CS_fsm[1]_i_10_n_4\
    );
\ap_CS_fsm[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[18]\,
      I1 => ap_CS_fsm_state54,
      I2 => \ap_CS_fsm_reg_n_4_[46]\,
      I3 => \ap_CS_fsm_reg_n_4_[47]\,
      I4 => \ap_CS_fsm[1]_i_15_n_4\,
      O => \ap_CS_fsm[1]_i_11_n_4\
    );
\ap_CS_fsm[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[38]\,
      I1 => \ap_CS_fsm_reg_n_4_[26]\,
      I2 => \ap_CS_fsm_reg_n_4_[40]\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[1]_i_12_n_4\
    );
\ap_CS_fsm[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => front_pixs_V_U_n_24,
      I1 => ap_CS_fsm_state15,
      I2 => \ap_CS_fsm_reg_n_4_[23]\,
      I3 => \ap_CS_fsm_reg_n_4_[28]\,
      I4 => \ap_CS_fsm_reg_n_4_[29]\,
      I5 => \ap_CS_fsm_reg_n_4_[35]\,
      O => \ap_CS_fsm[1]_i_13_n_4\
    );
\ap_CS_fsm[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[44]\,
      I1 => CEB2,
      I2 => \ap_CS_fsm_reg_n_4_[32]\,
      I3 => \ap_CS_fsm_reg_n_4_[24]\,
      O => \ap_CS_fsm[1]_i_14_n_4\
    );
\ap_CS_fsm[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[31]\,
      I1 => ap_CS_fsm_state8,
      I2 => \ap_CS_fsm_reg_n_4_[49]\,
      I3 => \ap_CS_fsm_reg_n_4_[19]\,
      O => \ap_CS_fsm[1]_i_15_n_4\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^hls_otsu_u0_srcimg_rows_v_read\,
      I1 => \ap_CS_fsm[1]_i_2__1_n_4\,
      I2 => \ap_CS_fsm[1]_i_3_n_4\,
      I3 => \ap_CS_fsm[1]_i_4_n_4\,
      I4 => \ap_CS_fsm[1]_i_5_n_4\,
      I5 => \ap_CS_fsm[1]_i_6_n_4\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(5),
      I1 => \i3_i_reg_388_reg__0\(6),
      I2 => \i3_i_reg_388_reg__0\(1),
      I3 => hist_out_V_U_n_24,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[1]_i_2__1_n_4\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_7_n_4\,
      I1 => \ap_CS_fsm_reg_n_4_[53]\,
      I2 => \ap_CS_fsm_reg_n_4_[17]\,
      I3 => \ap_CS_fsm_reg_n_4_[30]\,
      I4 => ap_CS_fsm_state3,
      I5 => \ap_CS_fsm[1]_i_8_n_4\,
      O => \ap_CS_fsm[1]_i_3_n_4\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[36]\,
      I1 => \ap_CS_fsm_reg_n_4_[42]\,
      I2 => ap_CS_fsm_state13,
      I3 => ap_CS_fsm_state10,
      I4 => \ap_CS_fsm[1]_i_9_n_4\,
      O => \ap_CS_fsm[1]_i_4_n_4\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_10_n_4\,
      I1 => ap_CS_fsm_state58,
      I2 => CEA2,
      I3 => \ap_CS_fsm_reg_n_4_[45]\,
      I4 => \ap_CS_fsm_reg_n_4_[20]\,
      I5 => \ap_CS_fsm[1]_i_11_n_4\,
      O => \ap_CS_fsm[1]_i_5_n_4\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_12_n_4\,
      I1 => CEP,
      I2 => \ap_CS_fsm_reg_n_4_[48]\,
      I3 => \ap_CS_fsm_reg_n_4_[33]\,
      I4 => ap_CS_fsm_state9,
      I5 => \ap_CS_fsm[1]_i_13_n_4\,
      O => \ap_CS_fsm[1]_i_6_n_4\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_4_[22]\,
      I1 => \ap_CS_fsm_reg_n_4_[21]\,
      I2 => \ap_CS_fsm_reg_n_4_[41]\,
      I3 => \ap_CS_fsm_reg_n_4_[39]\,
      O => \ap_CS_fsm[1]_i_7_n_4\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg_n_4_[34]\,
      I2 => grp_fu_1132_ap_start,
      I3 => \ap_CS_fsm_reg_n_4_[27]\,
      I4 => \ap_CS_fsm[1]_i_14_n_4\,
      O => \ap_CS_fsm[1]_i_8_n_4\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state59,
      O => \ap_CS_fsm[1]_i_9_n_4\
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(5),
      I1 => \i3_i_reg_388_reg__0\(6),
      I2 => \i3_i_reg_388_reg__0\(1),
      I3 => hist_out_V_U_n_24,
      I4 => ap_CS_fsm_state2,
      I5 => ap_CS_fsm_state8,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFF3F0000"
    )
        port map (
      I0 => tmp_5_i_fu_535_p2,
      I1 => ap_enable_reg_pp0_iter2_reg_n_4,
      I2 => ap_block_pp0_stage0_subdone5_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone5_in,
      I3 => ap_enable_reg_pp0_iter2_reg_n_4,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74447474"
    )
        port map (
      I0 => tmp_5_i_fu_535_p2,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state9,
      I3 => col_assign_reg_421(0),
      I4 => col_assign_reg_421(1),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[8]\,
      O => \ap_CS_fsm[5]_i_3_n_4\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[7]\,
      I1 => \i4_i_reg_399_reg_n_4_[6]\,
      O => \ap_CS_fsm[5]_i_4_n_4\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[5]\,
      O => \ap_CS_fsm[5]_i_5_n_4\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[6]\,
      I1 => \i4_i_reg_399_reg_n_4_[7]\,
      O => \ap_CS_fsm[5]_i_6_n_4\
    );
\ap_CS_fsm[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[5]\,
      I1 => \i4_i_reg_399_reg_n_4_[4]\,
      O => \ap_CS_fsm[5]_i_7_n_4\
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => col_assign_reg_421(0),
      I1 => col_assign_reg_421(1),
      I2 => ap_CS_fsm_state9,
      O => \ap_CS_fsm[6]_i_1__0_n_4\
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \i_op_assign_reg_432_reg_n_4_[8]\,
      I2 => \i_op_assign_reg_432_reg_n_4_[2]\,
      I3 => \i_op_assign_reg_432_reg_n_4_[3]\,
      I4 => \i_op_assign_reg_432_reg_n_4_[0]\,
      I5 => front_pixs_V_U_n_26,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state14,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state15,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state16,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state16,
      Q => grp_fu_1118_ap_start,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_1118_ap_start,
      Q => grp_fu_1132_ap_start,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_1132_ap_start,
      Q => \ap_CS_fsm_reg_n_4_[15]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[15]\,
      Q => \ap_CS_fsm_reg_n_4_[16]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[16]\,
      Q => \ap_CS_fsm_reg_n_4_[17]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[17]\,
      Q => \ap_CS_fsm_reg_n_4_[18]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[18]\,
      Q => \ap_CS_fsm_reg_n_4_[19]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[19]\,
      Q => \ap_CS_fsm_reg_n_4_[20]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[20]\,
      Q => \ap_CS_fsm_reg_n_4_[21]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[21]\,
      Q => \ap_CS_fsm_reg_n_4_[22]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[22]\,
      Q => \ap_CS_fsm_reg_n_4_[23]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[23]\,
      Q => \ap_CS_fsm_reg_n_4_[24]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[24]\,
      Q => \ap_CS_fsm_reg_n_4_[25]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[25]\,
      Q => \ap_CS_fsm_reg_n_4_[26]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[26]\,
      Q => \ap_CS_fsm_reg_n_4_[27]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[27]\,
      Q => \ap_CS_fsm_reg_n_4_[28]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[28]\,
      Q => \ap_CS_fsm_reg_n_4_[29]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[29]\,
      Q => \ap_CS_fsm_reg_n_4_[30]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[30]\,
      Q => \ap_CS_fsm_reg_n_4_[31]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[31]\,
      Q => \ap_CS_fsm_reg_n_4_[32]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[32]\,
      Q => \ap_CS_fsm_reg_n_4_[33]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[33]\,
      Q => \ap_CS_fsm_reg_n_4_[34]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[34]\,
      Q => \ap_CS_fsm_reg_n_4_[35]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[35]\,
      Q => \ap_CS_fsm_reg_n_4_[36]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[36]\,
      Q => \ap_CS_fsm_reg_n_4_[37]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[37]\,
      Q => \ap_CS_fsm_reg_n_4_[38]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[38]\,
      Q => \ap_CS_fsm_reg_n_4_[39]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[39]\,
      Q => \ap_CS_fsm_reg_n_4_[40]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[40]\,
      Q => \ap_CS_fsm_reg_n_4_[41]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[41]\,
      Q => \ap_CS_fsm_reg_n_4_[42]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[42]\,
      Q => CEB2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => CEB2,
      Q => \ap_CS_fsm_reg_n_4_[44]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[44]\,
      Q => \ap_CS_fsm_reg_n_4_[45]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[45]\,
      Q => \ap_CS_fsm_reg_n_4_[46]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[46]\,
      Q => \ap_CS_fsm_reg_n_4_[47]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[47]\,
      Q => \ap_CS_fsm_reg_n_4_[48]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[48]\,
      Q => \ap_CS_fsm_reg_n_4_[49]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state8,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[49]\,
      Q => ap_CS_fsm_state54,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state54,
      Q => CEA2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => CEA2,
      Q => CEP,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => CEP,
      Q => \ap_CS_fsm_reg_n_4_[53]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_4_[53]\,
      Q => ap_CS_fsm_state58,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state58,
      Q => ap_CS_fsm_state59,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state9,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED\(3),
      CO(2) => tmp_5_i_fu_535_p2,
      CO(1) => \ap_CS_fsm_reg[5]_i_2_n_6\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ap_CS_fsm[5]_i_3_n_4\,
      DI(1) => \ap_CS_fsm[5]_i_4_n_4\,
      DI(0) => \ap_CS_fsm[5]_i_5_n_4\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i4_i_reg_399_reg_n_4_[8]\,
      S(1) => \ap_CS_fsm[5]_i_6_n_4\,
      S(0) => \ap_CS_fsm[5]_i_7_n_4\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__0_n_4\,
      Q => ap_CS_fsm_state10,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state11,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state12,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => ap_CS_fsm_state13,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD00000000000"
    )
        port map (
      I0 => p_14_in,
      I1 => tmp_6_i_fu_550_p2,
      I2 => ap_CS_fsm_state3,
      I3 => tmp_5_i_fu_535_p2,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_4
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone5_in,
      O => p_14_in
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_4,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone5_in,
      I2 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_i_1_n_4
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_4,
      Q => ap_enable_reg_pp0_iter1,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_4,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state3,
      I4 => tmp_5_i_fu_535_p2,
      I5 => ap_block_pp0_stage0_subdone5_in,
      O => ap_enable_reg_pp0_iter2_i_1_n_4
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_4,
      Q => ap_enable_reg_pp0_iter2_reg_n_4,
      R => '0'
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0000000AA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_n_4,
      I1 => ap_enable_reg_pp0_iter2_reg_n_4,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter00,
      I5 => ap_block_pp0_stage0_subdone5_in,
      O => ap_enable_reg_pp0_iter3_i_1_n_4
    );
ap_enable_reg_pp0_iter3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_5_i_fu_535_p2,
      I1 => ap_CS_fsm_state3,
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_4,
      Q => ap_enable_reg_pp0_iter3_reg_n_4,
      R => '0'
    );
b_inferred_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => b_inferred_i_2_n_4,
      CO(3) => NLW_b_inferred_i_1_CO_UNCONNECTED(3),
      CO(2) => b_inferred_i_1_n_5,
      CO(1) => b_inferred_i_1_n_6,
      CO(0) => b_inferred_i_1_n_7,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_in(50 downto 48),
      O(3 downto 0) => \tmp5_reg_1592_reg__1__0\(51 downto 48),
      S(3) => b_inferred_i_10_n_4,
      S(2) => b_inferred_i_11_n_4,
      S(1) => b_inferred_i_12_n_4,
      S(0) => b_inferred_i_13_n_4
    );
b_inferred_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => \tmp5_reg_1592_reg__0_n_92\,
      O => b_inferred_i_10_n_4
    );
b_inferred_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => \tmp5_reg_1592_reg__0_n_93\,
      O => b_inferred_i_11_n_4
    );
b_inferred_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => \tmp5_reg_1592_reg__0_n_94\,
      O => b_inferred_i_12_n_4
    );
b_inferred_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => \tmp5_reg_1592_reg__0_n_95\,
      O => b_inferred_i_13_n_4
    );
b_inferred_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => \tmp5_reg_1592_reg__0_n_96\,
      O => b_inferred_i_14_n_4
    );
b_inferred_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => \tmp5_reg_1592_reg__0_n_97\,
      O => b_inferred_i_15_n_4
    );
b_inferred_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => \tmp5_reg_1592_reg__0_n_98\,
      O => b_inferred_i_16_n_4
    );
b_inferred_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => \tmp5_reg_1592_reg__0_n_99\,
      O => b_inferred_i_17_n_4
    );
b_inferred_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => \tmp5_reg_1592_reg__0_n_100\,
      O => b_inferred_i_18_n_4
    );
b_inferred_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => \tmp5_reg_1592_reg__0_n_101\,
      O => b_inferred_i_19_n_4
    );
b_inferred_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => b_inferred_i_3_n_4,
      CO(3) => b_inferred_i_2_n_4,
      CO(2) => b_inferred_i_2_n_5,
      CO(1) => b_inferred_i_2_n_6,
      CO(0) => b_inferred_i_2_n_7,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(47 downto 44),
      O(3 downto 0) => \tmp5_reg_1592_reg__1__0\(47 downto 44),
      S(3) => b_inferred_i_14_n_4,
      S(2) => b_inferred_i_15_n_4,
      S(1) => b_inferred_i_16_n_4,
      S(0) => b_inferred_i_17_n_4
    );
b_inferred_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => \tmp5_reg_1592_reg__0_n_102\,
      O => b_inferred_i_20_n_4
    );
b_inferred_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => \tmp5_reg_1592_reg__0_n_103\,
      O => b_inferred_i_21_n_4
    );
b_inferred_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => \tmp5_reg_1592_reg__0_n_104\,
      O => b_inferred_i_22_n_4
    );
b_inferred_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => \tmp5_reg_1592_reg__0_n_105\,
      O => b_inferred_i_23_n_4
    );
b_inferred_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => \tmp5_reg_1592_reg__0_n_106\,
      O => b_inferred_i_24_n_4
    );
b_inferred_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \tmp5_reg_1592_reg__0_n_107\,
      O => b_inferred_i_25_n_4
    );
b_inferred_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \tmp5_reg_1592_reg__0_n_108\,
      O => b_inferred_i_26_n_4
    );
b_inferred_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \tmp5_reg_1592_reg__0_n_109\,
      O => b_inferred_i_27_n_4
    );
b_inferred_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => \tmp5_reg_1592_reg__3\(16),
      O => b_inferred_i_28_n_4
    );
b_inferred_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => \tmp5_reg_1592_reg__3\(15),
      O => b_inferred_i_29_n_4
    );
b_inferred_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => b_inferred_i_4_n_4,
      CO(3) => b_inferred_i_3_n_4,
      CO(2) => b_inferred_i_3_n_5,
      CO(1) => b_inferred_i_3_n_6,
      CO(0) => b_inferred_i_3_n_7,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(43 downto 40),
      O(3 downto 0) => \tmp5_reg_1592_reg__1__0\(43 downto 40),
      S(3) => b_inferred_i_18_n_4,
      S(2) => b_inferred_i_19_n_4,
      S(1) => b_inferred_i_20_n_4,
      S(0) => b_inferred_i_21_n_4
    );
b_inferred_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => \tmp5_reg_1592_reg__3\(14),
      O => b_inferred_i_30_n_4
    );
b_inferred_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => \tmp5_reg_1592_reg__3\(13),
      O => b_inferred_i_31_n_4
    );
b_inferred_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => \tmp5_reg_1592_reg__3\(12),
      O => b_inferred_i_32_n_4
    );
b_inferred_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => \tmp5_reg_1592_reg__3\(11),
      O => b_inferred_i_33_n_4
    );
b_inferred_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => \tmp5_reg_1592_reg__3\(10),
      O => b_inferred_i_34_n_4
    );
b_inferred_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => \tmp5_reg_1592_reg__3\(9),
      O => b_inferred_i_35_n_4
    );
b_inferred_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => \tmp5_reg_1592_reg__3\(8),
      O => b_inferred_i_36_n_4
    );
b_inferred_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => \tmp5_reg_1592_reg__3\(7),
      O => b_inferred_i_37_n_4
    );
b_inferred_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => \tmp5_reg_1592_reg__3\(6),
      O => b_inferred_i_38_n_4
    );
b_inferred_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => \tmp5_reg_1592_reg__3\(5),
      O => b_inferred_i_39_n_4
    );
b_inferred_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => b_inferred_i_5_n_4,
      CO(3) => b_inferred_i_4_n_4,
      CO(2) => b_inferred_i_4_n_5,
      CO(1) => b_inferred_i_4_n_6,
      CO(0) => b_inferred_i_4_n_7,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(39 downto 36),
      O(3 downto 0) => \tmp5_reg_1592_reg__1__0\(39 downto 36),
      S(3) => b_inferred_i_22_n_4,
      S(2) => b_inferred_i_23_n_4,
      S(1) => b_inferred_i_24_n_4,
      S(0) => b_inferred_i_25_n_4
    );
b_inferred_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => \tmp5_reg_1592_reg__3\(4),
      O => b_inferred_i_40_n_4
    );
b_inferred_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => \tmp5_reg_1592_reg__3\(3),
      O => b_inferred_i_41_n_4
    );
b_inferred_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => \tmp5_reg_1592_reg__3\(2),
      O => b_inferred_i_42_n_4
    );
b_inferred_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => \tmp5_reg_1592_reg__3\(1),
      O => b_inferred_i_43_n_4
    );
b_inferred_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \tmp5_reg_1592_reg__3\(0),
      O => b_inferred_i_44_n_4
    );
b_inferred_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => b_inferred_i_6_n_4,
      CO(3) => b_inferred_i_5_n_4,
      CO(2) => b_inferred_i_5_n_5,
      CO(1) => b_inferred_i_5_n_6,
      CO(0) => b_inferred_i_5_n_7,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(35 downto 32),
      O(3 downto 0) => \tmp5_reg_1592_reg__1__0\(35 downto 32),
      S(3) => b_inferred_i_26_n_4,
      S(2) => b_inferred_i_27_n_4,
      S(1) => b_inferred_i_28_n_4,
      S(0) => b_inferred_i_29_n_4
    );
b_inferred_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => b_inferred_i_7_n_4,
      CO(3) => b_inferred_i_6_n_4,
      CO(2) => b_inferred_i_6_n_5,
      CO(1) => b_inferred_i_6_n_6,
      CO(0) => b_inferred_i_6_n_7,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(31 downto 28),
      O(3 downto 0) => \tmp5_reg_1592_reg__1__0\(31 downto 28),
      S(3) => b_inferred_i_30_n_4,
      S(2) => b_inferred_i_31_n_4,
      S(1) => b_inferred_i_32_n_4,
      S(0) => b_inferred_i_33_n_4
    );
b_inferred_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => b_inferred_i_8_n_4,
      CO(3) => b_inferred_i_7_n_4,
      CO(2) => b_inferred_i_7_n_5,
      CO(1) => b_inferred_i_7_n_6,
      CO(0) => b_inferred_i_7_n_7,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(27 downto 24),
      O(3 downto 0) => \tmp5_reg_1592_reg__1__0\(27 downto 24),
      S(3) => b_inferred_i_34_n_4,
      S(2) => b_inferred_i_35_n_4,
      S(1) => b_inferred_i_36_n_4,
      S(0) => b_inferred_i_37_n_4
    );
b_inferred_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => b_inferred_i_9_n_4,
      CO(3) => b_inferred_i_8_n_4,
      CO(2) => b_inferred_i_8_n_5,
      CO(1) => b_inferred_i_8_n_6,
      CO(0) => b_inferred_i_8_n_7,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(23 downto 20),
      O(3 downto 0) => \tmp5_reg_1592_reg__1__0\(23 downto 20),
      S(3) => b_inferred_i_38_n_4,
      S(2) => b_inferred_i_39_n_4,
      S(1) => b_inferred_i_40_n_4,
      S(0) => b_inferred_i_41_n_4
    );
b_inferred_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => b_inferred_i_9_n_4,
      CO(2) => b_inferred_i_9_n_5,
      CO(1) => b_inferred_i_9_n_6,
      CO(0) => b_inferred_i_9_n_7,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(19 downto 17),
      DI(0) => '0',
      O(3 downto 0) => \tmp5_reg_1592_reg__1__0\(19 downto 16),
      S(3) => b_inferred_i_42_n_4,
      S(2) => b_inferred_i_43_n_4,
      S(1) => b_inferred_i_44_n_4,
      S(0) => p_1_in(16)
    );
\black_grays_V_reg_1528_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(0),
      Q => black_grays_V_reg_1528(0),
      R => '0'
    );
\black_grays_V_reg_1528_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(10),
      Q => black_grays_V_reg_1528(10),
      R => '0'
    );
\black_grays_V_reg_1528_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(11),
      Q => black_grays_V_reg_1528(11),
      R => '0'
    );
\black_grays_V_reg_1528_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(12),
      Q => black_grays_V_reg_1528(12),
      R => '0'
    );
\black_grays_V_reg_1528_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(13),
      Q => black_grays_V_reg_1528(13),
      R => '0'
    );
\black_grays_V_reg_1528_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(14),
      Q => black_grays_V_reg_1528(14),
      R => '0'
    );
\black_grays_V_reg_1528_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(15),
      Q => black_grays_V_reg_1528(15),
      R => '0'
    );
\black_grays_V_reg_1528_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(16),
      Q => black_grays_V_reg_1528(16),
      R => '0'
    );
\black_grays_V_reg_1528_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(17),
      Q => black_grays_V_reg_1528(17),
      R => '0'
    );
\black_grays_V_reg_1528_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(18),
      Q => black_grays_V_reg_1528(18),
      R => '0'
    );
\black_grays_V_reg_1528_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(19),
      Q => black_grays_V_reg_1528(19),
      R => '0'
    );
\black_grays_V_reg_1528_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(1),
      Q => black_grays_V_reg_1528(1),
      R => '0'
    );
\black_grays_V_reg_1528_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(20),
      Q => black_grays_V_reg_1528(20),
      R => '0'
    );
\black_grays_V_reg_1528_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(21),
      Q => black_grays_V_reg_1528(21),
      R => '0'
    );
\black_grays_V_reg_1528_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(22),
      Q => black_grays_V_reg_1528(22),
      R => '0'
    );
\black_grays_V_reg_1528_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(23),
      Q => black_grays_V_reg_1528(23),
      R => '0'
    );
\black_grays_V_reg_1528_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(24),
      Q => black_grays_V_reg_1528(24),
      R => '0'
    );
\black_grays_V_reg_1528_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(25),
      Q => black_grays_V_reg_1528(25),
      R => '0'
    );
\black_grays_V_reg_1528_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(26),
      Q => black_grays_V_reg_1528(26),
      R => '0'
    );
\black_grays_V_reg_1528_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(27),
      Q => black_grays_V_reg_1528(27),
      R => '0'
    );
\black_grays_V_reg_1528_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(2),
      Q => black_grays_V_reg_1528(2),
      R => '0'
    );
\black_grays_V_reg_1528_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(3),
      Q => black_grays_V_reg_1528(3),
      R => '0'
    );
\black_grays_V_reg_1528_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(4),
      Q => black_grays_V_reg_1528(4),
      R => '0'
    );
\black_grays_V_reg_1528_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(5),
      Q => black_grays_V_reg_1528(5),
      R => '0'
    );
\black_grays_V_reg_1528_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(6),
      Q => black_grays_V_reg_1528(6),
      R => '0'
    );
\black_grays_V_reg_1528_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(7),
      Q => black_grays_V_reg_1528(7),
      R => '0'
    );
\black_grays_V_reg_1528_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(8),
      Q => black_grays_V_reg_1528(8),
      R => '0'
    );
\black_grays_V_reg_1528_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_grays_V_fu_1084_p2(9),
      Q => black_grays_V_reg_1528(9),
      R => '0'
    );
\col_assign_reg_421[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26002626"
    )
        port map (
      I0 => col_assign_reg_421(0),
      I1 => ap_CS_fsm_state9,
      I2 => col_assign_reg_421(1),
      I3 => tmp_5_i_fu_535_p2,
      I4 => ap_CS_fsm_state3,
      O => \col_assign_reg_421[0]_i_1_n_4\
    );
\col_assign_reg_421[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A006A6A"
    )
        port map (
      I0 => col_assign_reg_421(1),
      I1 => col_assign_reg_421(0),
      I2 => ap_CS_fsm_state9,
      I3 => tmp_5_i_fu_535_p2,
      I4 => ap_CS_fsm_state3,
      O => \col_assign_reg_421[1]_i_1_n_4\
    );
\col_assign_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \col_assign_reg_421[0]_i_1_n_4\,
      Q => col_assign_reg_421(0),
      R => '0'
    );
\col_assign_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \col_assign_reg_421[1]_i_1_n_4\,
      Q => col_assign_reg_421(1),
      R => '0'
    );
\delta_max_V_fu_254[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_NS_fsm(10),
      I1 => ap_CS_fsm_state59,
      I2 => tmp_32_i_fu_1210_p2,
      O => delta_max_V_fu_254
    );
\delta_max_V_fu_254[33]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(27),
      I1 => \delta_max_V_fu_254_reg_n_4_[27]\,
      I2 => delta_temp_V_reg_1597(26),
      I3 => \delta_max_V_fu_254_reg_n_4_[26]\,
      O => \delta_max_V_fu_254[33]_i_10_n_4\
    );
\delta_max_V_fu_254[33]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(25),
      I1 => \delta_max_V_fu_254_reg_n_4_[25]\,
      I2 => delta_temp_V_reg_1597(24),
      I3 => \delta_max_V_fu_254_reg_n_4_[24]\,
      O => \delta_max_V_fu_254[33]_i_11_n_4\
    );
\delta_max_V_fu_254[33]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[31]\,
      I1 => delta_temp_V_reg_1597(31),
      I2 => \delta_max_V_fu_254_reg_n_4_[30]\,
      I3 => delta_temp_V_reg_1597(30),
      O => \delta_max_V_fu_254[33]_i_12_n_4\
    );
\delta_max_V_fu_254[33]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[29]\,
      I1 => delta_temp_V_reg_1597(29),
      I2 => \delta_max_V_fu_254_reg_n_4_[28]\,
      I3 => delta_temp_V_reg_1597(28),
      O => \delta_max_V_fu_254[33]_i_13_n_4\
    );
\delta_max_V_fu_254[33]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[27]\,
      I1 => delta_temp_V_reg_1597(27),
      I2 => \delta_max_V_fu_254_reg_n_4_[26]\,
      I3 => delta_temp_V_reg_1597(26),
      O => \delta_max_V_fu_254[33]_i_14_n_4\
    );
\delta_max_V_fu_254[33]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[25]\,
      I1 => delta_temp_V_reg_1597(25),
      I2 => \delta_max_V_fu_254_reg_n_4_[24]\,
      I3 => delta_temp_V_reg_1597(24),
      O => \delta_max_V_fu_254[33]_i_15_n_4\
    );
\delta_max_V_fu_254[33]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(23),
      I1 => \delta_max_V_fu_254_reg_n_4_[23]\,
      I2 => delta_temp_V_reg_1597(22),
      I3 => \delta_max_V_fu_254_reg_n_4_[22]\,
      O => \delta_max_V_fu_254[33]_i_17_n_4\
    );
\delta_max_V_fu_254[33]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(21),
      I1 => \delta_max_V_fu_254_reg_n_4_[21]\,
      I2 => delta_temp_V_reg_1597(20),
      I3 => \delta_max_V_fu_254_reg_n_4_[20]\,
      O => \delta_max_V_fu_254[33]_i_18_n_4\
    );
\delta_max_V_fu_254[33]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(19),
      I1 => \delta_max_V_fu_254_reg_n_4_[19]\,
      I2 => delta_temp_V_reg_1597(18),
      I3 => \delta_max_V_fu_254_reg_n_4_[18]\,
      O => \delta_max_V_fu_254[33]_i_19_n_4\
    );
\delta_max_V_fu_254[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_32_i_fu_1210_p2,
      I1 => ap_CS_fsm_state59,
      O => delta_max_V_fu_2540
    );
\delta_max_V_fu_254[33]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(17),
      I1 => \delta_max_V_fu_254_reg_n_4_[17]\,
      I2 => delta_temp_V_reg_1597(16),
      I3 => \delta_max_V_fu_254_reg_n_4_[16]\,
      O => \delta_max_V_fu_254[33]_i_20_n_4\
    );
\delta_max_V_fu_254[33]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[23]\,
      I1 => delta_temp_V_reg_1597(23),
      I2 => \delta_max_V_fu_254_reg_n_4_[22]\,
      I3 => delta_temp_V_reg_1597(22),
      O => \delta_max_V_fu_254[33]_i_21_n_4\
    );
\delta_max_V_fu_254[33]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[21]\,
      I1 => delta_temp_V_reg_1597(21),
      I2 => \delta_max_V_fu_254_reg_n_4_[20]\,
      I3 => delta_temp_V_reg_1597(20),
      O => \delta_max_V_fu_254[33]_i_22_n_4\
    );
\delta_max_V_fu_254[33]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[19]\,
      I1 => delta_temp_V_reg_1597(19),
      I2 => \delta_max_V_fu_254_reg_n_4_[18]\,
      I3 => delta_temp_V_reg_1597(18),
      O => \delta_max_V_fu_254[33]_i_23_n_4\
    );
\delta_max_V_fu_254[33]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[17]\,
      I1 => delta_temp_V_reg_1597(17),
      I2 => \delta_max_V_fu_254_reg_n_4_[16]\,
      I3 => delta_temp_V_reg_1597(16),
      O => \delta_max_V_fu_254[33]_i_24_n_4\
    );
\delta_max_V_fu_254[33]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(15),
      I1 => \delta_max_V_fu_254_reg_n_4_[15]\,
      I2 => delta_temp_V_reg_1597(14),
      I3 => \delta_max_V_fu_254_reg_n_4_[14]\,
      O => \delta_max_V_fu_254[33]_i_26_n_4\
    );
\delta_max_V_fu_254[33]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(13),
      I1 => \delta_max_V_fu_254_reg_n_4_[13]\,
      I2 => delta_temp_V_reg_1597(12),
      I3 => \delta_max_V_fu_254_reg_n_4_[12]\,
      O => \delta_max_V_fu_254[33]_i_27_n_4\
    );
\delta_max_V_fu_254[33]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(11),
      I1 => \delta_max_V_fu_254_reg_n_4_[11]\,
      I2 => delta_temp_V_reg_1597(10),
      I3 => \delta_max_V_fu_254_reg_n_4_[10]\,
      O => \delta_max_V_fu_254[33]_i_28_n_4\
    );
\delta_max_V_fu_254[33]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(9),
      I1 => \delta_max_V_fu_254_reg_n_4_[9]\,
      I2 => delta_temp_V_reg_1597(8),
      I3 => \delta_max_V_fu_254_reg_n_4_[8]\,
      O => \delta_max_V_fu_254[33]_i_29_n_4\
    );
\delta_max_V_fu_254[33]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[15]\,
      I1 => delta_temp_V_reg_1597(15),
      I2 => \delta_max_V_fu_254_reg_n_4_[14]\,
      I3 => delta_temp_V_reg_1597(14),
      O => \delta_max_V_fu_254[33]_i_30_n_4\
    );
\delta_max_V_fu_254[33]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[13]\,
      I1 => delta_temp_V_reg_1597(13),
      I2 => \delta_max_V_fu_254_reg_n_4_[12]\,
      I3 => delta_temp_V_reg_1597(12),
      O => \delta_max_V_fu_254[33]_i_31_n_4\
    );
\delta_max_V_fu_254[33]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[11]\,
      I1 => delta_temp_V_reg_1597(11),
      I2 => \delta_max_V_fu_254_reg_n_4_[10]\,
      I3 => delta_temp_V_reg_1597(10),
      O => \delta_max_V_fu_254[33]_i_32_n_4\
    );
\delta_max_V_fu_254[33]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[9]\,
      I1 => delta_temp_V_reg_1597(9),
      I2 => \delta_max_V_fu_254_reg_n_4_[8]\,
      I3 => delta_temp_V_reg_1597(8),
      O => \delta_max_V_fu_254[33]_i_33_n_4\
    );
\delta_max_V_fu_254[33]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(7),
      I1 => \delta_max_V_fu_254_reg_n_4_[7]\,
      I2 => delta_temp_V_reg_1597(6),
      I3 => \delta_max_V_fu_254_reg_n_4_[6]\,
      O => \delta_max_V_fu_254[33]_i_34_n_4\
    );
\delta_max_V_fu_254[33]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(5),
      I1 => \delta_max_V_fu_254_reg_n_4_[5]\,
      I2 => delta_temp_V_reg_1597(4),
      I3 => \delta_max_V_fu_254_reg_n_4_[4]\,
      O => \delta_max_V_fu_254[33]_i_35_n_4\
    );
\delta_max_V_fu_254[33]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(3),
      I1 => \delta_max_V_fu_254_reg_n_4_[3]\,
      I2 => delta_temp_V_reg_1597(2),
      I3 => \delta_max_V_fu_254_reg_n_4_[2]\,
      O => \delta_max_V_fu_254[33]_i_36_n_4\
    );
\delta_max_V_fu_254[33]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(1),
      I1 => \delta_max_V_fu_254_reg_n_4_[1]\,
      I2 => delta_temp_V_reg_1597(0),
      I3 => \delta_max_V_fu_254_reg_n_4_[0]\,
      O => \delta_max_V_fu_254[33]_i_37_n_4\
    );
\delta_max_V_fu_254[33]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[7]\,
      I1 => delta_temp_V_reg_1597(7),
      I2 => \delta_max_V_fu_254_reg_n_4_[6]\,
      I3 => delta_temp_V_reg_1597(6),
      O => \delta_max_V_fu_254[33]_i_38_n_4\
    );
\delta_max_V_fu_254[33]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[5]\,
      I1 => delta_temp_V_reg_1597(5),
      I2 => \delta_max_V_fu_254_reg_n_4_[4]\,
      I3 => delta_temp_V_reg_1597(4),
      O => \delta_max_V_fu_254[33]_i_39_n_4\
    );
\delta_max_V_fu_254[33]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[3]\,
      I1 => delta_temp_V_reg_1597(3),
      I2 => \delta_max_V_fu_254_reg_n_4_[2]\,
      I3 => delta_temp_V_reg_1597(2),
      O => \delta_max_V_fu_254[33]_i_40_n_4\
    );
\delta_max_V_fu_254[33]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[1]\,
      I1 => delta_temp_V_reg_1597(1),
      I2 => \delta_max_V_fu_254_reg_n_4_[0]\,
      I3 => delta_temp_V_reg_1597(0),
      O => \delta_max_V_fu_254[33]_i_41_n_4\
    );
\delta_max_V_fu_254[33]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(33),
      I1 => \delta_max_V_fu_254_reg_n_4_[33]\,
      I2 => delta_temp_V_reg_1597(32),
      I3 => \delta_max_V_fu_254_reg_n_4_[32]\,
      O => \delta_max_V_fu_254[33]_i_5_n_4\
    );
\delta_max_V_fu_254[33]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \delta_max_V_fu_254_reg_n_4_[33]\,
      I1 => delta_temp_V_reg_1597(33),
      I2 => \delta_max_V_fu_254_reg_n_4_[32]\,
      I3 => delta_temp_V_reg_1597(32),
      O => \delta_max_V_fu_254[33]_i_6_n_4\
    );
\delta_max_V_fu_254[33]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(31),
      I1 => \delta_max_V_fu_254_reg_n_4_[31]\,
      I2 => delta_temp_V_reg_1597(30),
      I3 => \delta_max_V_fu_254_reg_n_4_[30]\,
      O => \delta_max_V_fu_254[33]_i_8_n_4\
    );
\delta_max_V_fu_254[33]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => delta_temp_V_reg_1597(29),
      I1 => \delta_max_V_fu_254_reg_n_4_[29]\,
      I2 => delta_temp_V_reg_1597(28),
      I3 => \delta_max_V_fu_254_reg_n_4_[28]\,
      O => \delta_max_V_fu_254[33]_i_9_n_4\
    );
\delta_max_V_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(0),
      Q => \delta_max_V_fu_254_reg_n_4_[0]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(10),
      Q => \delta_max_V_fu_254_reg_n_4_[10]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(11),
      Q => \delta_max_V_fu_254_reg_n_4_[11]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(12),
      Q => \delta_max_V_fu_254_reg_n_4_[12]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(13),
      Q => \delta_max_V_fu_254_reg_n_4_[13]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(14),
      Q => \delta_max_V_fu_254_reg_n_4_[14]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(15),
      Q => \delta_max_V_fu_254_reg_n_4_[15]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(16),
      Q => \delta_max_V_fu_254_reg_n_4_[16]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(17),
      Q => \delta_max_V_fu_254_reg_n_4_[17]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(18),
      Q => \delta_max_V_fu_254_reg_n_4_[18]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(19),
      Q => \delta_max_V_fu_254_reg_n_4_[19]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(1),
      Q => \delta_max_V_fu_254_reg_n_4_[1]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(20),
      Q => \delta_max_V_fu_254_reg_n_4_[20]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(21),
      Q => \delta_max_V_fu_254_reg_n_4_[21]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(22),
      Q => \delta_max_V_fu_254_reg_n_4_[22]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(23),
      Q => \delta_max_V_fu_254_reg_n_4_[23]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(24),
      Q => \delta_max_V_fu_254_reg_n_4_[24]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(25),
      Q => \delta_max_V_fu_254_reg_n_4_[25]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(26),
      Q => \delta_max_V_fu_254_reg_n_4_[26]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(27),
      Q => \delta_max_V_fu_254_reg_n_4_[27]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(28),
      Q => \delta_max_V_fu_254_reg_n_4_[28]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(29),
      Q => \delta_max_V_fu_254_reg_n_4_[29]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(2),
      Q => \delta_max_V_fu_254_reg_n_4_[2]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(30),
      Q => \delta_max_V_fu_254_reg_n_4_[30]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(31),
      Q => \delta_max_V_fu_254_reg_n_4_[31]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(32),
      Q => \delta_max_V_fu_254_reg_n_4_[32]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(33),
      Q => \delta_max_V_fu_254_reg_n_4_[33]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[33]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \delta_max_V_fu_254_reg[33]_i_25_n_4\,
      CO(3) => \delta_max_V_fu_254_reg[33]_i_16_n_4\,
      CO(2) => \delta_max_V_fu_254_reg[33]_i_16_n_5\,
      CO(1) => \delta_max_V_fu_254_reg[33]_i_16_n_6\,
      CO(0) => \delta_max_V_fu_254_reg[33]_i_16_n_7\,
      CYINIT => '0',
      DI(3) => \delta_max_V_fu_254[33]_i_26_n_4\,
      DI(2) => \delta_max_V_fu_254[33]_i_27_n_4\,
      DI(1) => \delta_max_V_fu_254[33]_i_28_n_4\,
      DI(0) => \delta_max_V_fu_254[33]_i_29_n_4\,
      O(3 downto 0) => \NLW_delta_max_V_fu_254_reg[33]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \delta_max_V_fu_254[33]_i_30_n_4\,
      S(2) => \delta_max_V_fu_254[33]_i_31_n_4\,
      S(1) => \delta_max_V_fu_254[33]_i_32_n_4\,
      S(0) => \delta_max_V_fu_254[33]_i_33_n_4\
    );
\delta_max_V_fu_254_reg[33]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \delta_max_V_fu_254_reg[33]_i_25_n_4\,
      CO(2) => \delta_max_V_fu_254_reg[33]_i_25_n_5\,
      CO(1) => \delta_max_V_fu_254_reg[33]_i_25_n_6\,
      CO(0) => \delta_max_V_fu_254_reg[33]_i_25_n_7\,
      CYINIT => '0',
      DI(3) => \delta_max_V_fu_254[33]_i_34_n_4\,
      DI(2) => \delta_max_V_fu_254[33]_i_35_n_4\,
      DI(1) => \delta_max_V_fu_254[33]_i_36_n_4\,
      DI(0) => \delta_max_V_fu_254[33]_i_37_n_4\,
      O(3 downto 0) => \NLW_delta_max_V_fu_254_reg[33]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \delta_max_V_fu_254[33]_i_38_n_4\,
      S(2) => \delta_max_V_fu_254[33]_i_39_n_4\,
      S(1) => \delta_max_V_fu_254[33]_i_40_n_4\,
      S(0) => \delta_max_V_fu_254[33]_i_41_n_4\
    );
\delta_max_V_fu_254_reg[33]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \delta_max_V_fu_254_reg[33]_i_4_n_4\,
      CO(3 downto 1) => \NLW_delta_max_V_fu_254_reg[33]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_32_i_fu_1210_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \delta_max_V_fu_254[33]_i_5_n_4\,
      O(3 downto 0) => \NLW_delta_max_V_fu_254_reg[33]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \delta_max_V_fu_254[33]_i_6_n_4\
    );
\delta_max_V_fu_254_reg[33]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \delta_max_V_fu_254_reg[33]_i_7_n_4\,
      CO(3) => \delta_max_V_fu_254_reg[33]_i_4_n_4\,
      CO(2) => \delta_max_V_fu_254_reg[33]_i_4_n_5\,
      CO(1) => \delta_max_V_fu_254_reg[33]_i_4_n_6\,
      CO(0) => \delta_max_V_fu_254_reg[33]_i_4_n_7\,
      CYINIT => '0',
      DI(3) => \delta_max_V_fu_254[33]_i_8_n_4\,
      DI(2) => \delta_max_V_fu_254[33]_i_9_n_4\,
      DI(1) => \delta_max_V_fu_254[33]_i_10_n_4\,
      DI(0) => \delta_max_V_fu_254[33]_i_11_n_4\,
      O(3 downto 0) => \NLW_delta_max_V_fu_254_reg[33]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \delta_max_V_fu_254[33]_i_12_n_4\,
      S(2) => \delta_max_V_fu_254[33]_i_13_n_4\,
      S(1) => \delta_max_V_fu_254[33]_i_14_n_4\,
      S(0) => \delta_max_V_fu_254[33]_i_15_n_4\
    );
\delta_max_V_fu_254_reg[33]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \delta_max_V_fu_254_reg[33]_i_16_n_4\,
      CO(3) => \delta_max_V_fu_254_reg[33]_i_7_n_4\,
      CO(2) => \delta_max_V_fu_254_reg[33]_i_7_n_5\,
      CO(1) => \delta_max_V_fu_254_reg[33]_i_7_n_6\,
      CO(0) => \delta_max_V_fu_254_reg[33]_i_7_n_7\,
      CYINIT => '0',
      DI(3) => \delta_max_V_fu_254[33]_i_17_n_4\,
      DI(2) => \delta_max_V_fu_254[33]_i_18_n_4\,
      DI(1) => \delta_max_V_fu_254[33]_i_19_n_4\,
      DI(0) => \delta_max_V_fu_254[33]_i_20_n_4\,
      O(3 downto 0) => \NLW_delta_max_V_fu_254_reg[33]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \delta_max_V_fu_254[33]_i_21_n_4\,
      S(2) => \delta_max_V_fu_254[33]_i_22_n_4\,
      S(1) => \delta_max_V_fu_254[33]_i_23_n_4\,
      S(0) => \delta_max_V_fu_254[33]_i_24_n_4\
    );
\delta_max_V_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(3),
      Q => \delta_max_V_fu_254_reg_n_4_[3]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(4),
      Q => \delta_max_V_fu_254_reg_n_4_[4]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(5),
      Q => \delta_max_V_fu_254_reg_n_4_[5]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(6),
      Q => \delta_max_V_fu_254_reg_n_4_[6]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(7),
      Q => \delta_max_V_fu_254_reg_n_4_[7]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(8),
      Q => \delta_max_V_fu_254_reg_n_4_[8]\,
      R => delta_max_V_fu_254
    );
\delta_max_V_fu_254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => delta_temp_V_reg_1597(9),
      Q => \delta_max_V_fu_254_reg_n_4_[9]\,
      R => delta_max_V_fu_254
    );
\delta_temp_V_reg_1597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_37,
      Q => delta_temp_V_reg_1597(0),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_27,
      Q => delta_temp_V_reg_1597(10),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_26,
      Q => delta_temp_V_reg_1597(11),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_25,
      Q => delta_temp_V_reg_1597(12),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_24,
      Q => delta_temp_V_reg_1597(13),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_23,
      Q => delta_temp_V_reg_1597(14),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(15),
      Q => delta_temp_V_reg_1597(15),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(16),
      Q => delta_temp_V_reg_1597(16),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(17),
      Q => delta_temp_V_reg_1597(17),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(18),
      Q => delta_temp_V_reg_1597(18),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(19),
      Q => delta_temp_V_reg_1597(19),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_36,
      Q => delta_temp_V_reg_1597(1),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(20),
      Q => delta_temp_V_reg_1597(20),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(21),
      Q => delta_temp_V_reg_1597(21),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(22),
      Q => delta_temp_V_reg_1597(22),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(23),
      Q => delta_temp_V_reg_1597(23),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(24),
      Q => delta_temp_V_reg_1597(24),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(25),
      Q => delta_temp_V_reg_1597(25),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(26),
      Q => delta_temp_V_reg_1597(26),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(27),
      Q => delta_temp_V_reg_1597(27),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(28),
      Q => delta_temp_V_reg_1597(28),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(29),
      Q => delta_temp_V_reg_1597(29),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_35,
      Q => delta_temp_V_reg_1597(2),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(30),
      Q => delta_temp_V_reg_1597(30),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(31),
      Q => delta_temp_V_reg_1597(31),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(32),
      Q => delta_temp_V_reg_1597(32),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => p_0_in(33),
      Q => delta_temp_V_reg_1597(33),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_34,
      Q => delta_temp_V_reg_1597(3),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_33,
      Q => delta_temp_V_reg_1597(4),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_32,
      Q => delta_temp_V_reg_1597(5),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_31,
      Q => delta_temp_V_reg_1597(6),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_30,
      Q => delta_temp_V_reg_1597(7),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_29,
      Q => delta_temp_V_reg_1597(8),
      R => '0'
    );
\delta_temp_V_reg_1597_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state58,
      D => hls_ocr_mul_52s_5fYi_U18_n_28,
      Q => delta_temp_V_reg_1597(9),
      R => '0'
    );
\f_op_V_1_reg_1536[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => front_pixs_V_U_n_27,
      I1 => ap_CS_fsm_state16,
      O => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(0),
      Q => \f_op_V_1_reg_1536_reg_n_4_[0]\,
      S => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(10),
      Q => \f_op_V_1_reg_1536_reg_n_4_[10]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(11),
      Q => \f_op_V_1_reg_1536_reg_n_4_[11]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(12),
      Q => \f_op_V_1_reg_1536_reg_n_4_[12]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(13),
      Q => \f_op_V_1_reg_1536_reg_n_4_[13]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(14),
      Q => \f_op_V_1_reg_1536_reg_n_4_[14]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(15),
      Q => \f_op_V_1_reg_1536_reg_n_4_[15]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(16),
      Q => \f_op_V_1_reg_1536_reg_n_4_[16]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(17),
      Q => \f_op_V_1_reg_1536_reg_n_4_[17]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(18),
      Q => \f_op_V_1_reg_1536_reg_n_4_[18]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(19),
      Q => \f_op_V_1_reg_1536_reg_n_4_[19]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(1),
      Q => \f_op_V_1_reg_1536_reg_n_4_[1]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(2),
      Q => \f_op_V_1_reg_1536_reg_n_4_[2]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(3),
      Q => \f_op_V_1_reg_1536_reg_n_4_[3]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(4),
      Q => \f_op_V_1_reg_1536_reg_n_4_[4]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(5),
      Q => \f_op_V_1_reg_1536_reg_n_4_[5]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(6),
      Q => \f_op_V_1_reg_1536_reg_n_4_[6]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(7),
      Q => \f_op_V_1_reg_1536_reg_n_4_[7]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(8),
      Q => \f_op_V_1_reg_1536_reg_n_4_[8]\,
      R => f_op_V_1_reg_1536
    );
\f_op_V_1_reg_1536_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => black_pixs_V_fu_1079_p2(9),
      Q => \f_op_V_1_reg_1536_reg_n_4_[9]\,
      R => f_op_V_1_reg_1536
    );
front_grays_V_U: entity work.hls_ocr_0_hls_otsu_front_grcud
     port map (
      D(27 downto 0) => front_grays_V_q0(27 downto 0),
      O185(27 downto 0) => black_grays_V_fu_1084_p2(27 downto 0),
      Q(3) => ap_CS_fsm_state15,
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      WEA(0) => front_grays_V_we0,
      ap_clk => ap_clk,
      front_grays_V_d0(27 downto 0) => front_grays_V_d0(27 downto 0),
      \front_grays_V_load_reg_1495_reg[27]\(27 downto 0) => front_grays_V_load_reg_1495(27 downto 0),
      front_grays_tmp_V_1_fu_2460 => front_grays_tmp_V_1_fu_2460,
      tmp_15_i_reg_1491 => tmp_15_i_reg_1491,
      \tmp_2_i_reg_1463_reg[7]\(7 downto 0) => \tmp_2_i_reg_1463_reg__0\(7 downto 0),
      \val_assign_reg_444_reg[7]\(7) => \val_assign_reg_444_reg_n_4_[7]\,
      \val_assign_reg_444_reg[7]\(6) => \val_assign_reg_444_reg_n_4_[6]\,
      \val_assign_reg_444_reg[7]\(5) => \val_assign_reg_444_reg_n_4_[5]\,
      \val_assign_reg_444_reg[7]\(4) => \val_assign_reg_444_reg_n_4_[4]\,
      \val_assign_reg_444_reg[7]\(3) => \val_assign_reg_444_reg_n_4_[3]\,
      \val_assign_reg_444_reg[7]\(2) => \val_assign_reg_444_reg_n_4_[2]\,
      \val_assign_reg_444_reg[7]\(1) => \val_assign_reg_444_reg_n_4_[1]\,
      \val_assign_reg_444_reg[7]\(0) => \val_assign_reg_444_reg_n_4_[0]\
    );
\front_grays_V_load_reg_1495_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(0),
      Q => front_grays_V_load_reg_1495(0),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(10),
      Q => front_grays_V_load_reg_1495(10),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(11),
      Q => front_grays_V_load_reg_1495(11),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(12),
      Q => front_grays_V_load_reg_1495(12),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(13),
      Q => front_grays_V_load_reg_1495(13),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(14),
      Q => front_grays_V_load_reg_1495(14),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(15),
      Q => front_grays_V_load_reg_1495(15),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(16),
      Q => front_grays_V_load_reg_1495(16),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(17),
      Q => front_grays_V_load_reg_1495(17),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(18),
      Q => front_grays_V_load_reg_1495(18),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(19),
      Q => front_grays_V_load_reg_1495(19),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(1),
      Q => front_grays_V_load_reg_1495(1),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(20),
      Q => front_grays_V_load_reg_1495(20),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(21),
      Q => front_grays_V_load_reg_1495(21),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(22),
      Q => front_grays_V_load_reg_1495(22),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(23),
      Q => front_grays_V_load_reg_1495(23),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(24),
      Q => front_grays_V_load_reg_1495(24),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(25),
      Q => front_grays_V_load_reg_1495(25),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(26),
      Q => front_grays_V_load_reg_1495(26),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(27),
      Q => front_grays_V_load_reg_1495(27),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(2),
      Q => front_grays_V_load_reg_1495(2),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(3),
      Q => front_grays_V_load_reg_1495(3),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(4),
      Q => front_grays_V_load_reg_1495(4),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(5),
      Q => front_grays_V_load_reg_1495(5),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(6),
      Q => front_grays_V_load_reg_1495(6),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(7),
      Q => front_grays_V_load_reg_1495(7),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(8),
      Q => front_grays_V_load_reg_1495(8),
      R => '0'
    );
\front_grays_V_load_reg_1495_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => front_grays_V_q0(9),
      Q => front_grays_V_load_reg_1495(9),
      R => '0'
    );
front_pixs_V_U: entity work.hls_ocr_0_hls_otsu_front_pibkb
     port map (
      CO(0) => front_pixs_V_U_n_27,
      D(19 downto 0) => black_pixs_V_fu_1079_p2(19 downto 0),
      Q(7 downto 0) => front_pixs_V_addr_2_reg_1513(7 downto 0),
      \ap_CS_fsm_reg[13]\(3) => grp_fu_1118_ap_start,
      \ap_CS_fsm_reg[13]\(2) => ap_CS_fsm_state16,
      \ap_CS_fsm_reg[13]\(1) => ap_CS_fsm_state15,
      \ap_CS_fsm_reg[13]\(0) => ap_CS_fsm_state12,
      ap_clk => ap_clk,
      front_grays_tmp_V_1_fu_2460 => front_grays_tmp_V_1_fu_2460,
      \front_pixs_V_d0__0\(19 downto 0) => \front_pixs_V_d0__0\(19 downto 0),
      front_pixs_V_q0(19 downto 0) => front_pixs_V_q0(19 downto 0),
      \front_pixs_tmp_V_1_fu_250_reg[19]\ => front_pixs_V_U_n_26,
      \i_op_assign_reg_432_reg[8]\(8) => \i_op_assign_reg_432_reg_n_4_[8]\,
      \i_op_assign_reg_432_reg[8]\(7) => \i_op_assign_reg_432_reg_n_4_[7]\,
      \i_op_assign_reg_432_reg[8]\(6) => \i_op_assign_reg_432_reg_n_4_[6]\,
      \i_op_assign_reg_432_reg[8]\(5) => \i_op_assign_reg_432_reg_n_4_[5]\,
      \i_op_assign_reg_432_reg[8]\(4) => \i_op_assign_reg_432_reg_n_4_[4]\,
      \i_op_assign_reg_432_reg[8]\(3) => \i_op_assign_reg_432_reg_n_4_[3]\,
      \i_op_assign_reg_432_reg[8]\(2) => \i_op_assign_reg_432_reg_n_4_[2]\,
      \i_op_assign_reg_432_reg[8]\(1) => \i_op_assign_reg_432_reg_n_4_[1]\,
      \i_op_assign_reg_432_reg[8]\(0) => \i_op_assign_reg_432_reg_n_4_[0]\,
      ram_reg => front_pixs_V_U_n_24,
      \tmp_2_i_reg_1463_reg[7]\(7 downto 0) => \tmp_2_i_reg_1463_reg__0\(7 downto 0),
      \total_pixs_V_reg_1438_reg[19]\(19 downto 0) => total_pixs_V_reg_1438(19 downto 0),
      \val_assign_reg_444_reg[7]\(7) => \val_assign_reg_444_reg_n_4_[7]\,
      \val_assign_reg_444_reg[7]\(6) => \val_assign_reg_444_reg_n_4_[6]\,
      \val_assign_reg_444_reg[7]\(5) => \val_assign_reg_444_reg_n_4_[5]\,
      \val_assign_reg_444_reg[7]\(4) => \val_assign_reg_444_reg_n_4_[4]\,
      \val_assign_reg_444_reg[7]\(3) => \val_assign_reg_444_reg_n_4_[3]\,
      \val_assign_reg_444_reg[7]\(2) => \val_assign_reg_444_reg_n_4_[2]\,
      \val_assign_reg_444_reg[7]\(1) => \val_assign_reg_444_reg_n_4_[1]\,
      \val_assign_reg_444_reg[7]\(0) => \val_assign_reg_444_reg_n_4_[0]\
    );
\front_pixs_V_addr_2_reg_1513_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \val_assign_reg_444_reg_n_4_[0]\,
      Q => front_pixs_V_addr_2_reg_1513(0),
      R => '0'
    );
\front_pixs_V_addr_2_reg_1513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \val_assign_reg_444_reg_n_4_[1]\,
      Q => front_pixs_V_addr_2_reg_1513(1),
      R => '0'
    );
\front_pixs_V_addr_2_reg_1513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \val_assign_reg_444_reg_n_4_[2]\,
      Q => front_pixs_V_addr_2_reg_1513(2),
      R => '0'
    );
\front_pixs_V_addr_2_reg_1513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \val_assign_reg_444_reg_n_4_[3]\,
      Q => front_pixs_V_addr_2_reg_1513(3),
      R => '0'
    );
\front_pixs_V_addr_2_reg_1513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \val_assign_reg_444_reg_n_4_[4]\,
      Q => front_pixs_V_addr_2_reg_1513(4),
      R => '0'
    );
\front_pixs_V_addr_2_reg_1513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \val_assign_reg_444_reg_n_4_[5]\,
      Q => front_pixs_V_addr_2_reg_1513(5),
      R => '0'
    );
\front_pixs_V_addr_2_reg_1513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \val_assign_reg_444_reg_n_4_[6]\,
      Q => front_pixs_V_addr_2_reg_1513(6),
      R => '0'
    );
\front_pixs_V_addr_2_reg_1513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \val_assign_reg_444_reg_n_4_[7]\,
      Q => front_pixs_V_addr_2_reg_1513(7),
      R => '0'
    );
\front_pixs_tmp_V_1_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_66,
      Q => front_pixs_tmp_V_1_fu_250_reg(0),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_72,
      Q => front_pixs_tmp_V_1_fu_250_reg(10),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_71,
      Q => front_pixs_tmp_V_1_fu_250_reg(11),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_78,
      Q => front_pixs_tmp_V_1_fu_250_reg(12),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_77,
      Q => front_pixs_tmp_V_1_fu_250_reg(13),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_76,
      Q => front_pixs_tmp_V_1_fu_250_reg(14),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_75,
      Q => front_pixs_tmp_V_1_fu_250_reg(15),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_82,
      Q => front_pixs_tmp_V_1_fu_250_reg(16),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_81,
      Q => front_pixs_tmp_V_1_fu_250_reg(17),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_80,
      Q => front_pixs_tmp_V_1_fu_250_reg(18),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_79,
      Q => front_pixs_tmp_V_1_fu_250_reg(19),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_65,
      Q => front_pixs_tmp_V_1_fu_250_reg(1),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_64,
      Q => front_pixs_tmp_V_1_fu_250_reg(2),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_63,
      Q => front_pixs_tmp_V_1_fu_250_reg(3),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_70,
      Q => front_pixs_tmp_V_1_fu_250_reg(4),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_69,
      Q => front_pixs_tmp_V_1_fu_250_reg(5),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_68,
      Q => front_pixs_tmp_V_1_fu_250_reg(6),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_67,
      Q => front_pixs_tmp_V_1_fu_250_reg(7),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_74,
      Q => front_pixs_tmp_V_1_fu_250_reg(8),
      R => front_grays_tmp_V_1_fu_2460
    );
\front_pixs_tmp_V_1_fu_250_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => hist_out_V_U_n_73,
      Q => front_pixs_tmp_V_1_fu_250_reg(9),
      R => front_grays_tmp_V_1_fu_2460
    );
hist_out_V_U: entity work.hls_ocr_0_hls_otsu_hist_out_V
     port map (
      DOADO(18 downto 0) => hist_out_V_q0(18 downto 0),
      E(0) => hist_out_V_we0,
      O(3) => hist_out_V_U_n_63,
      O(2) => hist_out_V_U_n_64,
      O(1) => hist_out_V_U_n_65,
      O(0) => hist_out_V_U_n_66,
      Q(8 downto 0) => \i3_i_reg_388_reg__0\(8 downto 0),
      S(0) => ram_reg_i_58_n_4,
      \addr_win_val_0_V_1_2_fu_218_reg[7]\(7 downto 0) => addr_win_val_0_V_1_2_fu_218(7 downto 0),
      \addr_win_val_0_V_2_2_reg_1373_reg[7]\(7 downto 0) => addr_win_val_0_V_2_2_reg_1373(7 downto 0),
      \addr_win_val_0_V_2_fu_214_reg[7]\(7 downto 0) => addr_win_val_0_V_2_fu_214(7 downto 0),
      \ap_CS_fsm_reg[7]\(2) => ap_CS_fsm_state11,
      \ap_CS_fsm_reg[7]\(1) => ap_CS_fsm_state9,
      \ap_CS_fsm_reg[7]\(0) => ap_CS_fsm_state2,
      ap_block_pp0_stage0_subdone5_in => ap_block_pp0_stage0_subdone5_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_4,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg_n_4,
      col_assign_reg_421(1 downto 0) => col_assign_reg_421(1 downto 0),
      data0(17 downto 0) => data0(18 downto 1),
      front_grays_tmp_V_1_fu_2460 => front_grays_tmp_V_1_fu_2460,
      \front_pixs_V_d0__0\(19 downto 0) => \front_pixs_V_d0__0\(19 downto 0),
      front_pixs_tmp_V_1_fu_250_reg(19 downto 0) => front_pixs_tmp_V_1_fu_250_reg(19 downto 0),
      \front_pixs_tmp_V_1_fu_250_reg[11]\(3) => hist_out_V_U_n_71,
      \front_pixs_tmp_V_1_fu_250_reg[11]\(2) => hist_out_V_U_n_72,
      \front_pixs_tmp_V_1_fu_250_reg[11]\(1) => hist_out_V_U_n_73,
      \front_pixs_tmp_V_1_fu_250_reg[11]\(0) => hist_out_V_U_n_74,
      \front_pixs_tmp_V_1_fu_250_reg[15]\(3) => hist_out_V_U_n_75,
      \front_pixs_tmp_V_1_fu_250_reg[15]\(2) => hist_out_V_U_n_76,
      \front_pixs_tmp_V_1_fu_250_reg[15]\(1) => hist_out_V_U_n_77,
      \front_pixs_tmp_V_1_fu_250_reg[15]\(0) => hist_out_V_U_n_78,
      \front_pixs_tmp_V_1_fu_250_reg[19]\(3) => hist_out_V_U_n_79,
      \front_pixs_tmp_V_1_fu_250_reg[19]\(2) => hist_out_V_U_n_80,
      \front_pixs_tmp_V_1_fu_250_reg[19]\(1) => hist_out_V_U_n_81,
      \front_pixs_tmp_V_1_fu_250_reg[19]\(0) => hist_out_V_U_n_82,
      \front_pixs_tmp_V_1_fu_250_reg[7]\(3) => hist_out_V_U_n_67,
      \front_pixs_tmp_V_1_fu_250_reg[7]\(2) => hist_out_V_U_n_68,
      \front_pixs_tmp_V_1_fu_250_reg[7]\(1) => hist_out_V_U_n_69,
      \front_pixs_tmp_V_1_fu_250_reg[7]\(0) => hist_out_V_U_n_70,
      hist_win_val_0_V_1_4_fu_234(18 downto 0) => hist_win_val_0_V_1_4_fu_234(18 downto 0),
      \hist_win_val_0_V_1_4_fu_234_reg[0]\ => hist_out_V_U_n_62,
      \hist_win_val_0_V_1_4_fu_234_reg[0]_0\ => \hist_win_val_0_V_1_4_fu_234[0]_i_2_n_4\,
      \hist_win_val_0_V_1_4_fu_234_reg[10]\ => hist_out_V_U_n_52,
      \hist_win_val_0_V_1_4_fu_234_reg[11]\ => hist_out_V_U_n_51,
      \hist_win_val_0_V_1_4_fu_234_reg[12]\ => hist_out_V_U_n_50,
      \hist_win_val_0_V_1_4_fu_234_reg[13]\ => hist_out_V_U_n_49,
      \hist_win_val_0_V_1_4_fu_234_reg[14]\ => hist_out_V_U_n_48,
      \hist_win_val_0_V_1_4_fu_234_reg[15]\ => hist_out_V_U_n_47,
      \hist_win_val_0_V_1_4_fu_234_reg[16]\ => hist_out_V_U_n_46,
      \hist_win_val_0_V_1_4_fu_234_reg[17]\ => hist_out_V_U_n_45,
      \hist_win_val_0_V_1_4_fu_234_reg[18]\ => hist_out_V_U_n_44,
      \hist_win_val_0_V_1_4_fu_234_reg[1]\ => hist_out_V_U_n_61,
      \hist_win_val_0_V_1_4_fu_234_reg[2]\ => hist_out_V_U_n_60,
      \hist_win_val_0_V_1_4_fu_234_reg[3]\ => hist_out_V_U_n_59,
      \hist_win_val_0_V_1_4_fu_234_reg[4]\ => hist_out_V_U_n_58,
      \hist_win_val_0_V_1_4_fu_234_reg[5]\ => hist_out_V_U_n_57,
      \hist_win_val_0_V_1_4_fu_234_reg[6]\ => hist_out_V_U_n_56,
      \hist_win_val_0_V_1_4_fu_234_reg[7]\ => hist_out_V_U_n_55,
      \hist_win_val_0_V_1_4_fu_234_reg[8]\ => hist_out_V_U_n_54,
      \hist_win_val_0_V_1_4_fu_234_reg[9]\ => hist_out_V_U_n_53,
      hist_win_val_0_V_2_1_fu_849_p2(17 downto 0) => hist_win_val_0_V_2_1_fu_849_p2(18 downto 1),
      \hist_win_val_0_V_2_fu_230_reg[18]\(18) => \hist_win_val_0_V_2_fu_230_reg_n_4_[18]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(17) => \hist_win_val_0_V_2_fu_230_reg_n_4_[17]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(16) => \hist_win_val_0_V_2_fu_230_reg_n_4_[16]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(15) => \hist_win_val_0_V_2_fu_230_reg_n_4_[15]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(14) => \hist_win_val_0_V_2_fu_230_reg_n_4_[14]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(13) => \hist_win_val_0_V_2_fu_230_reg_n_4_[13]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(12) => \hist_win_val_0_V_2_fu_230_reg_n_4_[12]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(11) => \hist_win_val_0_V_2_fu_230_reg_n_4_[11]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(10) => \hist_win_val_0_V_2_fu_230_reg_n_4_[10]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(9) => \hist_win_val_0_V_2_fu_230_reg_n_4_[9]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(8) => \hist_win_val_0_V_2_fu_230_reg_n_4_[8]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(7) => \hist_win_val_0_V_2_fu_230_reg_n_4_[7]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(6) => \hist_win_val_0_V_2_fu_230_reg_n_4_[6]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(5) => \hist_win_val_0_V_2_fu_230_reg_n_4_[5]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(4) => \hist_win_val_0_V_2_fu_230_reg_n_4_[4]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(3) => \hist_win_val_0_V_2_fu_230_reg_n_4_[3]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(2) => \hist_win_val_0_V_2_fu_230_reg_n_4_[2]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(1) => \hist_win_val_0_V_2_fu_230_reg_n_4_[1]\,
      \hist_win_val_0_V_2_fu_230_reg[18]\(0) => \hist_win_val_0_V_2_fu_230_reg_n_4_[0]\,
      \hist_win_val_0_V_3_4_fu_242_reg[0]\(0) => hist_win_val_0_V_3_4_fu_242(0),
      \i_op_assign_reg_432_reg[7]\(7) => \i_op_assign_reg_432_reg_n_4_[7]\,
      \i_op_assign_reg_432_reg[7]\(6) => \i_op_assign_reg_432_reg_n_4_[6]\,
      \i_op_assign_reg_432_reg[7]\(5) => \i_op_assign_reg_432_reg_n_4_[5]\,
      \i_op_assign_reg_432_reg[7]\(4) => \i_op_assign_reg_432_reg_n_4_[4]\,
      \i_op_assign_reg_432_reg[7]\(3) => \i_op_assign_reg_432_reg_n_4_[3]\,
      \i_op_assign_reg_432_reg[7]\(2) => \i_op_assign_reg_432_reg_n_4_[2]\,
      \i_op_assign_reg_432_reg[7]\(1) => \i_op_assign_reg_432_reg_n_4_[1]\,
      \i_op_assign_reg_432_reg[7]\(0) => \i_op_assign_reg_432_reg_n_4_[0]\,
      \icmp_reg_1406_reg[0]\ => \hist_win_val_0_V_1_4_fu_234[13]_i_2_n_4\,
      \icmp_reg_1406_reg[0]_0\ => \hist_win_val_0_V_1_4_fu_234[9]_i_2_n_4\,
      \icmp_reg_1406_reg[0]_1\ => \hist_win_val_0_V_1_4_fu_234[2]_i_2_n_4\,
      otusImg_data_stream_s_full_n => otusImg_data_stream_s_full_n,
      ram_reg => hist_out_V_U_n_24,
      sel_tmp5_reg_1411 => sel_tmp5_reg_1411,
      srcImg_data_stream_0_empty_n => srcImg_data_stream_0_empty_n,
      tmp_34_i_reg_1396 => tmp_34_i_reg_1396,
      \tmp_3_reg_1359_reg[7]\(7 downto 0) => tmp_3_reg_1359(7 downto 0),
      tmp_49_1_i_reg_1384 => tmp_49_1_i_reg_1384,
      \tmp_51_2_i_reg_1390_reg[0]\ => \hist_win_val_0_V_1_4_fu_234[18]_i_4_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_0\ => \hist_win_val_0_V_1_4_fu_234[17]_i_2_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_1\ => \hist_win_val_0_V_1_4_fu_234[16]_i_4_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_10\ => \hist_win_val_0_V_1_4_fu_234[5]_i_2_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_11\ => \hist_win_val_0_V_1_4_fu_234[4]_i_4_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_12\ => \hist_win_val_0_V_1_4_fu_234[3]_i_2_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_13\ => \hist_win_val_0_V_1_4_fu_234[1]_i_2_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_2\ => \hist_win_val_0_V_1_4_fu_234[15]_i_2_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_3\ => \hist_win_val_0_V_1_4_fu_234[14]_i_2_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_4\ => \hist_win_val_0_V_1_4_fu_234[12]_i_4_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_5\ => \hist_win_val_0_V_1_4_fu_234[11]_i_2_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_6\ => \hist_win_val_0_V_1_4_fu_234[10]_i_2_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_7\ => \hist_win_val_0_V_1_4_fu_234[8]_i_4_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_8\ => \hist_win_val_0_V_1_4_fu_234[7]_i_2_n_4\,
      \tmp_51_2_i_reg_1390_reg[0]_9\ => \hist_win_val_0_V_1_4_fu_234[6]_i_2_n_4\,
      tmp_6_i_reg_1350 => tmp_6_i_reg_1350,
      tmp_6_i_reg_1350_pp0_iter1_reg => tmp_6_i_reg_1350_pp0_iter1_reg,
      tmp_6_i_reg_1350_pp0_iter2_reg => tmp_6_i_reg_1350_pp0_iter2_reg
    );
\hist_win_val_0_V_1_4_fu_234[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF4500450045FF"
    )
        port map (
      I0 => \hist_win_val_0_V_1_fu_206[0]_i_2_n_4\,
      I1 => hist_win_val_0_V_1_4_fu_234(0),
      I2 => tmp_51_2_i_reg_1390,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_2_fu_230_reg_n_4_[0]\,
      I5 => tmp_49_1_i_reg_1384,
      O => \hist_win_val_0_V_1_4_fu_234[0]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF470047FF"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(10),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[10]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[10]_i_1_n_4\,
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[10]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(11),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[11]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[11]_i_1_n_4\,
      O => \hist_win_val_0_V_1_4_fu_234[11]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF470047FF"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(12),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[12]_i_3_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[12]_i_1_n_4\,
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[12]_i_4_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF111DDD1D"
    )
        port map (
      I0 => \hist_win_val_0_V_3_fu_238[13]_i_1_n_4\,
      I1 => icmp_reg_1406,
      I2 => \hist_win_val_0_V_1_fu_206[13]_i_2_n_4\,
      I3 => tmp_51_2_i_reg_1390,
      I4 => hist_win_val_0_V_1_1_fu_870_p2(13),
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[13]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(14),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[14]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[14]_i_1_n_4\,
      O => \hist_win_val_0_V_1_4_fu_234[14]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(15),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[15]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[15]_i_1_n_4\,
      O => \hist_win_val_0_V_1_4_fu_234[15]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(16),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[16]_i_3_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[16]_i_1_n_4\,
      O => \hist_win_val_0_V_1_4_fu_234[16]_i_4_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF470047FF"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(17),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[17]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[17]_i_1_n_4\,
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[17]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(18),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[18]_i_3_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[18]_i_3_n_4\,
      O => \hist_win_val_0_V_1_4_fu_234[18]_i_4_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF470047FF"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(1),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[1]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[1]_i_1_n_4\,
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[1]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF111DDD1D"
    )
        port map (
      I0 => \hist_win_val_0_V_3_fu_238[2]_i_1_n_4\,
      I1 => icmp_reg_1406,
      I2 => \hist_win_val_0_V_1_fu_206[2]_i_2_n_4\,
      I3 => tmp_51_2_i_reg_1390,
      I4 => hist_win_val_0_V_1_1_fu_870_p2(2),
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[2]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(3),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[3]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[3]_i_1_n_4\,
      O => \hist_win_val_0_V_1_4_fu_234[3]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF470047FF"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(4),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[4]_i_3_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[4]_i_1_n_4\,
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[4]_i_4_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF470047FF"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(5),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[5]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[5]_i_1_n_4\,
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[5]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(6),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[6]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[6]_i_1_n_4\,
      O => \hist_win_val_0_V_1_4_fu_234[6]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF470047FF"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(7),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[7]_i_2_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[7]_i_1_n_4\,
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[7]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(8),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[8]_i_3_n_4\,
      I3 => icmp_reg_1406,
      I4 => \hist_win_val_0_V_3_fu_238[8]_i_1_n_4\,
      O => \hist_win_val_0_V_1_4_fu_234[8]_i_4_n_4\
    );
\hist_win_val_0_V_1_4_fu_234[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF111DDD1D"
    )
        port map (
      I0 => \hist_win_val_0_V_3_fu_238[9]_i_1_n_4\,
      I1 => icmp_reg_1406,
      I2 => \hist_win_val_0_V_1_fu_206[9]_i_2_n_4\,
      I3 => tmp_51_2_i_reg_1390,
      I4 => hist_win_val_0_V_1_1_fu_870_p2(9),
      I5 => tmp_34_i_reg_1396,
      O => \hist_win_val_0_V_1_4_fu_234[9]_i_2_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_62,
      Q => hist_win_val_0_V_1_4_fu_234(0),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_52,
      Q => hist_win_val_0_V_1_4_fu_234(10),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_51,
      Q => hist_win_val_0_V_1_4_fu_234(11),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_50,
      Q => hist_win_val_0_V_1_4_fu_234(12),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_4\,
      CO(3) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => hist_win_val_0_V_3_4_fu_242(12 downto 9)
    );
\hist_win_val_0_V_1_4_fu_234_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_49,
      Q => hist_win_val_0_V_1_4_fu_234(13),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_48,
      Q => hist_win_val_0_V_1_4_fu_234(14),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_47,
      Q => hist_win_val_0_V_1_4_fu_234(15),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_46,
      Q => hist_win_val_0_V_1_4_fu_234(16),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_4_fu_234_reg[12]_i_2_n_4\,
      CO(3) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => hist_win_val_0_V_3_4_fu_242(16 downto 13)
    );
\hist_win_val_0_V_1_4_fu_234_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_45,
      Q => hist_win_val_0_V_1_4_fu_234(17),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_44,
      Q => hist_win_val_0_V_1_4_fu_234(18),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_4_fu_234_reg[16]_i_2_n_4\,
      CO(3 downto 1) => \NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_hist_win_val_0_V_1_4_fu_234_reg[18]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data0(18 downto 17),
      S(3 downto 2) => B"00",
      S(1 downto 0) => hist_win_val_0_V_3_4_fu_242(18 downto 17)
    );
\hist_win_val_0_V_1_4_fu_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_61,
      Q => hist_win_val_0_V_1_4_fu_234(1),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_60,
      Q => hist_win_val_0_V_1_4_fu_234(2),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_59,
      Q => hist_win_val_0_V_1_4_fu_234(3),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_58,
      Q => hist_win_val_0_V_1_4_fu_234(4),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_7\,
      CYINIT => hist_win_val_0_V_3_4_fu_242(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => hist_win_val_0_V_3_4_fu_242(4 downto 1)
    );
\hist_win_val_0_V_1_4_fu_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_57,
      Q => hist_win_val_0_V_1_4_fu_234(5),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_56,
      Q => hist_win_val_0_V_1_4_fu_234(6),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_55,
      Q => hist_win_val_0_V_1_4_fu_234(7),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_54,
      Q => hist_win_val_0_V_1_4_fu_234(8),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_4_fu_234_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_4_fu_234_reg[4]_i_2_n_4\,
      CO(3) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_1_4_fu_234_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => hist_win_val_0_V_3_4_fu_242(8 downto 5)
    );
\hist_win_val_0_V_1_4_fu_234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => hist_out_V_U_n_53,
      Q => hist_win_val_0_V_1_4_fu_234(9),
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => tmp_51_2_i_reg_1390,
      I1 => hist_win_val_0_V_1_4_fu_234(0),
      I2 => \hist_win_val_0_V_1_fu_206[0]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[0]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045455550454"
    )
        port map (
      I0 => tmp_51_2_i_reg_1390,
      I1 => hist_win_val_0_V_1_fu_206(0),
      I2 => tmp_51_i_reg_1378,
      I3 => \hist_win_val_0_V_3_fu_238_reg_n_4_[0]\,
      I4 => tmp_49_1_i_reg_1384,
      I5 => \hist_win_val_0_V_2_fu_230_reg_n_4_[0]\,
      O => \hist_win_val_0_V_1_fu_206[0]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(10),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[10]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[10]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(10),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(10),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(10),
      O => \hist_win_val_0_V_1_fu_206[10]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(11),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[11]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[11]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(11),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(11),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(11),
      O => \hist_win_val_0_V_1_fu_206[11]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(12),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[12]_i_3_n_4\,
      O => \hist_win_val_0_V_1_fu_206[12]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(12),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(12),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(12),
      O => \hist_win_val_0_V_1_fu_206[12]_i_3_n_4\
    );
\hist_win_val_0_V_1_fu_206[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(13),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[13]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[13]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(13),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(13),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(13),
      O => \hist_win_val_0_V_1_fu_206[13]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(14),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[14]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[14]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(14),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(14),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(14),
      O => \hist_win_val_0_V_1_fu_206[14]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(15),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[15]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[15]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(15),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(15),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(15),
      O => \hist_win_val_0_V_1_fu_206[15]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(16),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[16]_i_3_n_4\,
      O => \hist_win_val_0_V_1_fu_206[16]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(16),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(16),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(16),
      O => \hist_win_val_0_V_1_fu_206[16]_i_3_n_4\
    );
\hist_win_val_0_V_1_fu_206[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(17),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[17]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[17]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(17),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(17),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(17),
      O => \hist_win_val_0_V_1_fu_206[17]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(18),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[18]_i_3_n_4\,
      O => \hist_win_val_0_V_1_fu_206[18]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(18),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(18),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(18),
      O => \hist_win_val_0_V_1_fu_206[18]_i_3_n_4\
    );
\hist_win_val_0_V_1_fu_206[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(1),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[1]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[1]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(1),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(1),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(1),
      O => \hist_win_val_0_V_1_fu_206[1]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(2),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[2]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[2]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(2),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(2),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(2),
      O => \hist_win_val_0_V_1_fu_206[2]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(3),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[3]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[3]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(3),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(3),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(3),
      O => \hist_win_val_0_V_1_fu_206[3]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(4),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[4]_i_3_n_4\,
      O => \hist_win_val_0_V_1_fu_206[4]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(4),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(4),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(4),
      O => \hist_win_val_0_V_1_fu_206[4]_i_3_n_4\
    );
\hist_win_val_0_V_1_fu_206[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(5),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[5]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[5]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(5),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(5),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(5),
      O => \hist_win_val_0_V_1_fu_206[5]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(6),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[6]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[6]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(6),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(6),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(6),
      O => \hist_win_val_0_V_1_fu_206[6]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(7),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[7]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[7]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(7),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(7),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(7),
      O => \hist_win_val_0_V_1_fu_206[7]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(8),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[8]_i_3_n_4\,
      O => \hist_win_val_0_V_1_fu_206[8]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(8),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(8),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(8),
      O => \hist_win_val_0_V_1_fu_206[8]_i_3_n_4\
    );
\hist_win_val_0_V_1_fu_206[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(9),
      I1 => tmp_51_2_i_reg_1390,
      I2 => \hist_win_val_0_V_1_fu_206[9]_i_2_n_4\,
      O => \hist_win_val_0_V_1_fu_206[9]_i_1_n_4\
    );
\hist_win_val_0_V_1_fu_206[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(9),
      I1 => tmp_49_1_i_reg_1384,
      I2 => hist_win_val_0_V_3_1_fu_829_p2(9),
      I3 => tmp_51_i_reg_1378,
      I4 => hist_win_val_0_V_1_fu_206(9),
      O => \hist_win_val_0_V_1_fu_206[9]_i_2_n_4\
    );
\hist_win_val_0_V_1_fu_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[0]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(0),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[10]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(10),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[11]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(11),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[12]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(12),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_4\,
      CO(3) => \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => hist_win_val_0_V_1_1_fu_870_p2(12 downto 9),
      S(3 downto 0) => hist_win_val_0_V_1_4_fu_234(12 downto 9)
    );
\hist_win_val_0_V_1_fu_206_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[13]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(13),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[14]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(14),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[15]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(15),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[16]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(16),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_fu_206_reg[12]_i_2_n_4\,
      CO(3) => \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => hist_win_val_0_V_1_1_fu_870_p2(16 downto 13),
      S(3 downto 0) => hist_win_val_0_V_1_4_fu_234(16 downto 13)
    );
\hist_win_val_0_V_1_fu_206_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[17]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(17),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[18]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(18),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_fu_206_reg[16]_i_2_n_4\,
      CO(3 downto 1) => \NLW_hist_win_val_0_V_1_fu_206_reg[18]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \hist_win_val_0_V_1_fu_206_reg[18]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_hist_win_val_0_V_1_fu_206_reg[18]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => hist_win_val_0_V_1_1_fu_870_p2(18 downto 17),
      S(3 downto 2) => B"00",
      S(1 downto 0) => hist_win_val_0_V_1_4_fu_234(18 downto 17)
    );
\hist_win_val_0_V_1_fu_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[1]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(1),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[2]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(2),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[3]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(3),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[4]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(4),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_7\,
      CYINIT => hist_win_val_0_V_1_4_fu_234(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => hist_win_val_0_V_1_1_fu_870_p2(4 downto 1),
      S(3 downto 0) => hist_win_val_0_V_1_4_fu_234(4 downto 1)
    );
\hist_win_val_0_V_1_fu_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[5]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(5),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[6]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(6),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[7]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(7),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[8]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(8),
      R => '0'
    );
\hist_win_val_0_V_1_fu_206_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_1_fu_206_reg[4]_i_2_n_4\,
      CO(3) => \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_1_fu_206_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => hist_win_val_0_V_1_1_fu_870_p2(8 downto 5),
      S(3 downto 0) => hist_win_val_0_V_1_4_fu_234(8 downto 5)
    );
\hist_win_val_0_V_1_fu_206_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => \hist_win_val_0_V_1_fu_206[9]_i_1_n_4\,
      Q => hist_win_val_0_V_1_fu_206(9),
      R => '0'
    );
\hist_win_val_0_V_2_fu_230[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hist_win_val_0_V_1_4_fu_234(0),
      I1 => tmp_51_2_i_reg_1390,
      O => hist_win_val_0_V_1_2_fu_876_p3(0)
    );
\hist_win_val_0_V_2_fu_230[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(10),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(10),
      O => hist_win_val_0_V_1_2_fu_876_p3(10)
    );
\hist_win_val_0_V_2_fu_230[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(11),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(11),
      O => hist_win_val_0_V_1_2_fu_876_p3(11)
    );
\hist_win_val_0_V_2_fu_230[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(12),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(12),
      O => hist_win_val_0_V_1_2_fu_876_p3(12)
    );
\hist_win_val_0_V_2_fu_230[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(13),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(13),
      O => hist_win_val_0_V_1_2_fu_876_p3(13)
    );
\hist_win_val_0_V_2_fu_230[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(14),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(14),
      O => hist_win_val_0_V_1_2_fu_876_p3(14)
    );
\hist_win_val_0_V_2_fu_230[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(15),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(15),
      O => hist_win_val_0_V_1_2_fu_876_p3(15)
    );
\hist_win_val_0_V_2_fu_230[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(16),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(16),
      O => hist_win_val_0_V_1_2_fu_876_p3(16)
    );
\hist_win_val_0_V_2_fu_230[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(17),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(17),
      O => hist_win_val_0_V_1_2_fu_876_p3(17)
    );
\hist_win_val_0_V_2_fu_230[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(18),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(18),
      O => hist_win_val_0_V_1_2_fu_876_p3(18)
    );
\hist_win_val_0_V_2_fu_230[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(1),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(1),
      O => hist_win_val_0_V_1_2_fu_876_p3(1)
    );
\hist_win_val_0_V_2_fu_230[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(2),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(2),
      O => hist_win_val_0_V_1_2_fu_876_p3(2)
    );
\hist_win_val_0_V_2_fu_230[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(3),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(3),
      O => hist_win_val_0_V_1_2_fu_876_p3(3)
    );
\hist_win_val_0_V_2_fu_230[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(4),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(4),
      O => hist_win_val_0_V_1_2_fu_876_p3(4)
    );
\hist_win_val_0_V_2_fu_230[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(5),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(5),
      O => hist_win_val_0_V_1_2_fu_876_p3(5)
    );
\hist_win_val_0_V_2_fu_230[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(6),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(6),
      O => hist_win_val_0_V_1_2_fu_876_p3(6)
    );
\hist_win_val_0_V_2_fu_230[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(7),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(7),
      O => hist_win_val_0_V_1_2_fu_876_p3(7)
    );
\hist_win_val_0_V_2_fu_230[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(8),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(8),
      O => hist_win_val_0_V_1_2_fu_876_p3(8)
    );
\hist_win_val_0_V_2_fu_230[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_1_1_fu_870_p2(9),
      I1 => tmp_51_2_i_reg_1390,
      I2 => hist_win_val_0_V_1_4_fu_234(9),
      O => hist_win_val_0_V_1_2_fu_876_p3(9)
    );
\hist_win_val_0_V_2_fu_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(0),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[0]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(10),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[10]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(11),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[11]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(12),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[12]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(13),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[13]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(14),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[14]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(15),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[15]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(16),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[16]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(17),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[17]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(18),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[18]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(1),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[1]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(2),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[2]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(3),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[3]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(4),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[4]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(5),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[5]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(6),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[6]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(7),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[7]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(8),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[8]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_2_fu_230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_1_2_fu_876_p3(9),
      Q => \hist_win_val_0_V_2_fu_230_reg_n_4_[9]\,
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hist_win_val_0_V_3_fu_238_reg_n_4_[0]\,
      I1 => tmp_51_i_reg_1378,
      O => hist_win_val_0_V_3_2_fu_835_p3(0)
    );
\hist_win_val_0_V_3_4_fu_242[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(10),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[10]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(10)
    );
\hist_win_val_0_V_3_4_fu_242[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(11),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[11]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(11)
    );
\hist_win_val_0_V_3_4_fu_242[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(12),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[12]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(12)
    );
\hist_win_val_0_V_3_4_fu_242[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(13),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[13]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(13)
    );
\hist_win_val_0_V_3_4_fu_242[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(14),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[14]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(14)
    );
\hist_win_val_0_V_3_4_fu_242[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(15),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[15]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(15)
    );
\hist_win_val_0_V_3_4_fu_242[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(16),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[16]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(16)
    );
\hist_win_val_0_V_3_4_fu_242[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(17),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[17]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(17)
    );
\hist_win_val_0_V_3_4_fu_242[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => tmp_6_i_reg_1350_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_subdone5_in,
      I2 => ap_enable_reg_pp0_iter3_reg_n_4,
      I3 => \ap_CS_fsm[1]_i_2__1_n_4\,
      O => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_6_i_reg_1350_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_subdone5_in,
      I2 => ap_enable_reg_pp0_iter3_reg_n_4,
      O => we11
    );
\hist_win_val_0_V_3_4_fu_242[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(18),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[18]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(18)
    );
\hist_win_val_0_V_3_4_fu_242[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(1),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[1]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(1)
    );
\hist_win_val_0_V_3_4_fu_242[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(2),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[2]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(2)
    );
\hist_win_val_0_V_3_4_fu_242[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(3),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[3]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(3)
    );
\hist_win_val_0_V_3_4_fu_242[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(4),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[4]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(4)
    );
\hist_win_val_0_V_3_4_fu_242[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(5),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[5]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(5)
    );
\hist_win_val_0_V_3_4_fu_242[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(6),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[6]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(6)
    );
\hist_win_val_0_V_3_4_fu_242[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(7),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[7]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(7)
    );
\hist_win_val_0_V_3_4_fu_242[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(8),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[8]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(8)
    );
\hist_win_val_0_V_3_4_fu_242[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_3_1_fu_829_p2(9),
      I1 => tmp_51_i_reg_1378,
      I2 => \hist_win_val_0_V_3_fu_238_reg_n_4_[9]\,
      O => hist_win_val_0_V_3_2_fu_835_p3(9)
    );
\hist_win_val_0_V_3_4_fu_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(0),
      Q => hist_win_val_0_V_3_4_fu_242(0),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(10),
      Q => hist_win_val_0_V_3_4_fu_242(10),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(11),
      Q => hist_win_val_0_V_3_4_fu_242(11),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(12),
      Q => hist_win_val_0_V_3_4_fu_242(12),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_4\,
      CO(3) => \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => hist_win_val_0_V_3_1_fu_829_p2(12 downto 9),
      S(3) => \hist_win_val_0_V_3_fu_238_reg_n_4_[12]\,
      S(2) => \hist_win_val_0_V_3_fu_238_reg_n_4_[11]\,
      S(1) => \hist_win_val_0_V_3_fu_238_reg_n_4_[10]\,
      S(0) => \hist_win_val_0_V_3_fu_238_reg_n_4_[9]\
    );
\hist_win_val_0_V_3_4_fu_242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(13),
      Q => hist_win_val_0_V_3_4_fu_242(13),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(14),
      Q => hist_win_val_0_V_3_4_fu_242(14),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(15),
      Q => hist_win_val_0_V_3_4_fu_242(15),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(16),
      Q => hist_win_val_0_V_3_4_fu_242(16),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_3_4_fu_242_reg[12]_i_2_n_4\,
      CO(3) => \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => hist_win_val_0_V_3_1_fu_829_p2(16 downto 13),
      S(3) => \hist_win_val_0_V_3_fu_238_reg_n_4_[16]\,
      S(2) => \hist_win_val_0_V_3_fu_238_reg_n_4_[15]\,
      S(1) => \hist_win_val_0_V_3_fu_238_reg_n_4_[14]\,
      S(0) => \hist_win_val_0_V_3_fu_238_reg_n_4_[13]\
    );
\hist_win_val_0_V_3_4_fu_242_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(17),
      Q => hist_win_val_0_V_3_4_fu_242(17),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(18),
      Q => hist_win_val_0_V_3_4_fu_242(18),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[18]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_3_4_fu_242_reg[16]_i_2_n_4\,
      CO(3 downto 1) => \NLW_hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_hist_win_val_0_V_3_4_fu_242_reg[18]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => hist_win_val_0_V_3_1_fu_829_p2(18 downto 17),
      S(3 downto 2) => B"00",
      S(1) => \hist_win_val_0_V_3_fu_238_reg_n_4_[18]\,
      S(0) => \hist_win_val_0_V_3_fu_238_reg_n_4_[17]\
    );
\hist_win_val_0_V_3_4_fu_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(1),
      Q => hist_win_val_0_V_3_4_fu_242(1),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(2),
      Q => hist_win_val_0_V_3_4_fu_242(2),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(3),
      Q => hist_win_val_0_V_3_4_fu_242(3),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(4),
      Q => hist_win_val_0_V_3_4_fu_242(4),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_7\,
      CYINIT => \hist_win_val_0_V_3_fu_238_reg_n_4_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => hist_win_val_0_V_3_1_fu_829_p2(4 downto 1),
      S(3) => \hist_win_val_0_V_3_fu_238_reg_n_4_[4]\,
      S(2) => \hist_win_val_0_V_3_fu_238_reg_n_4_[3]\,
      S(1) => \hist_win_val_0_V_3_fu_238_reg_n_4_[2]\,
      S(0) => \hist_win_val_0_V_3_fu_238_reg_n_4_[1]\
    );
\hist_win_val_0_V_3_4_fu_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(5),
      Q => hist_win_val_0_V_3_4_fu_242(5),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(6),
      Q => hist_win_val_0_V_3_4_fu_242(6),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(7),
      Q => hist_win_val_0_V_3_4_fu_242(7),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(8),
      Q => hist_win_val_0_V_3_4_fu_242(8),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_4_fu_242_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_win_val_0_V_3_4_fu_242_reg[4]_i_2_n_4\,
      CO(3) => \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_4\,
      CO(2) => \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_5\,
      CO(1) => \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_6\,
      CO(0) => \hist_win_val_0_V_3_4_fu_242_reg[8]_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => hist_win_val_0_V_3_1_fu_829_p2(8 downto 5),
      S(3) => \hist_win_val_0_V_3_fu_238_reg_n_4_[8]\,
      S(2) => \hist_win_val_0_V_3_fu_238_reg_n_4_[7]\,
      S(1) => \hist_win_val_0_V_3_fu_238_reg_n_4_[6]\,
      S(0) => \hist_win_val_0_V_3_fu_238_reg_n_4_[5]\
    );
\hist_win_val_0_V_3_4_fu_242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we11,
      D => hist_win_val_0_V_3_2_fu_835_p3(9),
      Q => hist_win_val_0_V_3_4_fu_242(9),
      R => hist_win_val_0_V_2_fu_230
    );
\hist_win_val_0_V_3_fu_238[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_49_1_i_reg_1384,
      I1 => \hist_win_val_0_V_2_fu_230_reg_n_4_[0]\,
      O => \hist_win_val_0_V_3_fu_238[0]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(10),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[10]\,
      O => \hist_win_val_0_V_3_fu_238[10]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(11),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[11]\,
      O => \hist_win_val_0_V_3_fu_238[11]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(12),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[12]\,
      O => \hist_win_val_0_V_3_fu_238[12]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(13),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[13]\,
      O => \hist_win_val_0_V_3_fu_238[13]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(14),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[14]\,
      O => \hist_win_val_0_V_3_fu_238[14]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(15),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[15]\,
      O => \hist_win_val_0_V_3_fu_238[15]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(16),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[16]\,
      O => \hist_win_val_0_V_3_fu_238[16]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(17),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[17]\,
      O => \hist_win_val_0_V_3_fu_238[17]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => tmp_6_i_reg_1350_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_subdone5_in,
      I2 => ap_enable_reg_pp0_iter3_reg_n_4,
      I3 => \ap_CS_fsm[1]_i_2__1_n_4\,
      O => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => tmp_6_i_reg_1350_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_subdone5_in,
      I2 => ap_enable_reg_pp0_iter3_reg_n_4,
      I3 => \ap_CS_fsm[1]_i_2__1_n_4\,
      O => hist_win_val_0_V_3_fu_238
    );
\hist_win_val_0_V_3_fu_238[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(18),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[18]\,
      O => \hist_win_val_0_V_3_fu_238[18]_i_3_n_4\
    );
\hist_win_val_0_V_3_fu_238[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(1),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[1]\,
      O => \hist_win_val_0_V_3_fu_238[1]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(2),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[2]\,
      O => \hist_win_val_0_V_3_fu_238[2]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(3),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[3]\,
      O => \hist_win_val_0_V_3_fu_238[3]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(4),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[4]\,
      O => \hist_win_val_0_V_3_fu_238[4]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(5),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[5]\,
      O => \hist_win_val_0_V_3_fu_238[5]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(6),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[6]\,
      O => \hist_win_val_0_V_3_fu_238[6]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(7),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[7]\,
      O => \hist_win_val_0_V_3_fu_238[7]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(8),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[8]\,
      O => \hist_win_val_0_V_3_fu_238[8]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hist_win_val_0_V_2_1_fu_849_p2(9),
      I1 => tmp_49_1_i_reg_1384,
      I2 => \hist_win_val_0_V_2_fu_230_reg_n_4_[9]\,
      O => \hist_win_val_0_V_3_fu_238[9]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[0]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[0]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[10]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[10]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[11]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[11]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[12]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[12]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[13]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[13]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[14]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[14]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[15]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[15]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[16]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[16]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[17]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[17]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[18]_i_3_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[18]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[1]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[1]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[2]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[2]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[3]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[3]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[4]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[4]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[5]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[5]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[6]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[6]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[7]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[7]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[8]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[8]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
\hist_win_val_0_V_3_fu_238_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_win_val_0_V_3_fu_238,
      D => \hist_win_val_0_V_3_fu_238[9]_i_1_n_4\,
      Q => \hist_win_val_0_V_3_fu_238_reg_n_4_[9]\,
      R => \hist_win_val_0_V_3_fu_238[18]_i_1_n_4\
    );
hls_ocr_mac_muladhbi_U20: entity work.hls_ocr_0_hls_ocr_mac_muladhbi
     port map (
      D(8 downto 0) => i_2_reg_1458(8 downto 0),
      DOADO(18 downto 0) => hist_out_V_q0(18 downto 0),
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state10,
      SR(0) => i_op_assign_reg_432,
      WEA(0) => front_grays_V_we0,
      ap_clk => ap_clk,
      front_grays_V_d0(27 downto 0) => front_grays_V_d0(27 downto 0),
      front_grays_tmp_V_1_fu_2460 => front_grays_tmp_V_1_fu_2460,
      tmp_15_i_reg_1491 => tmp_15_i_reg_1491
    );
hls_ocr_mul_52s_5fYi_U18: entity work.hls_ocr_0_hls_ocr_mul_52s_5fYi
     port map (
      D(33 downto 15) => p_0_in(33 downto 15),
      D(14) => hls_ocr_mul_52s_5fYi_U18_n_23,
      D(13) => hls_ocr_mul_52s_5fYi_U18_n_24,
      D(12) => hls_ocr_mul_52s_5fYi_U18_n_25,
      D(11) => hls_ocr_mul_52s_5fYi_U18_n_26,
      D(10) => hls_ocr_mul_52s_5fYi_U18_n_27,
      D(9) => hls_ocr_mul_52s_5fYi_U18_n_28,
      D(8) => hls_ocr_mul_52s_5fYi_U18_n_29,
      D(7) => hls_ocr_mul_52s_5fYi_U18_n_30,
      D(6) => hls_ocr_mul_52s_5fYi_U18_n_31,
      D(5) => hls_ocr_mul_52s_5fYi_U18_n_32,
      D(4) => hls_ocr_mul_52s_5fYi_U18_n_33,
      D(3) => hls_ocr_mul_52s_5fYi_U18_n_34,
      D(2) => hls_ocr_mul_52s_5fYi_U18_n_35,
      D(1) => hls_ocr_mul_52s_5fYi_U18_n_36,
      D(0) => hls_ocr_mul_52s_5fYi_U18_n_37,
      ap_clk => ap_clk,
      in0(51 downto 16) => \tmp5_reg_1592_reg__1__0\(51 downto 16),
      in0(15 downto 0) => p_1_in(15 downto 0),
      \tmp9_reg_1587_reg__2\(51 downto 16) => tmp9_reg_1587(51 downto 16),
      \tmp9_reg_1587_reg__2\(15) => \tmp9_reg_1587_reg[15]__0_n_4\,
      \tmp9_reg_1587_reg__2\(14) => \tmp9_reg_1587_reg[14]__0_n_4\,
      \tmp9_reg_1587_reg__2\(13) => \tmp9_reg_1587_reg[13]__0_n_4\,
      \tmp9_reg_1587_reg__2\(12) => \tmp9_reg_1587_reg[12]__0_n_4\,
      \tmp9_reg_1587_reg__2\(11) => \tmp9_reg_1587_reg[11]__0_n_4\,
      \tmp9_reg_1587_reg__2\(10) => \tmp9_reg_1587_reg[10]__0_n_4\,
      \tmp9_reg_1587_reg__2\(9) => \tmp9_reg_1587_reg[9]__0_n_4\,
      \tmp9_reg_1587_reg__2\(8) => \tmp9_reg_1587_reg[8]__0_n_4\,
      \tmp9_reg_1587_reg__2\(7) => \tmp9_reg_1587_reg[7]__0_n_4\,
      \tmp9_reg_1587_reg__2\(6) => \tmp9_reg_1587_reg[6]__0_n_4\,
      \tmp9_reg_1587_reg__2\(5) => \tmp9_reg_1587_reg[5]__0_n_4\,
      \tmp9_reg_1587_reg__2\(4) => \tmp9_reg_1587_reg[4]__0_n_4\,
      \tmp9_reg_1587_reg__2\(3) => \tmp9_reg_1587_reg[3]__0_n_4\,
      \tmp9_reg_1587_reg__2\(2) => \tmp9_reg_1587_reg[2]__0_n_4\,
      \tmp9_reg_1587_reg__2\(1) => \tmp9_reg_1587_reg[1]__0_n_4\,
      \tmp9_reg_1587_reg__2\(0) => \tmp9_reg_1587_reg[0]__0_n_4\
    );
hls_ocr_mul_mul_1g8j_U19: entity work.hls_ocr_0_hls_ocr_mul_mul_1g8j
     port map (
      D(19 downto 0) => total_pixs_V_fu_1229_p2(19 downto 0)
    );
hls_ocr_udiv_26nseOg_U16: entity work.hls_ocr_0_hls_ocr_udiv_26nseOg
     port map (
      E(0) => start0,
      Q(0) => grp_fu_1132_ap_start,
      S(1) => hls_ocr_udiv_26nseOg_U16_n_26,
      S(0) => hls_ocr_udiv_26nseOg_U16_n_27,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      \dividend_tmp_reg[0]\(3) => hls_ocr_udiv_26nseOg_U16_n_28,
      \dividend_tmp_reg[0]\(2) => hls_ocr_udiv_26nseOg_U16_n_29,
      \dividend_tmp_reg[0]\(1) => hls_ocr_udiv_26nseOg_U16_n_30,
      \dividend_tmp_reg[0]\(0) => hls_ocr_udiv_26nseOg_U16_n_31,
      \dividend_tmp_reg[1]\ => hls_ocr_udiv_26nseOg_U16_n_24,
      \divisor0_reg[0]\ => hls_ocr_udiv_26nseOg_U16_n_4,
      \divisor0_reg[0]_0\ => hls_ocr_udiv_34nsdEe_U17_n_4,
      \divisor0_reg[10]\ => hls_ocr_udiv_26nseOg_U16_n_14,
      \divisor0_reg[10]_0\ => hls_ocr_udiv_34nsdEe_U17_n_14,
      \divisor0_reg[11]\ => hls_ocr_udiv_26nseOg_U16_n_15,
      \divisor0_reg[11]_0\ => hls_ocr_udiv_34nsdEe_U17_n_15,
      \divisor0_reg[12]\ => hls_ocr_udiv_26nseOg_U16_n_16,
      \divisor0_reg[12]_0\ => hls_ocr_udiv_34nsdEe_U17_n_16,
      \divisor0_reg[13]\ => hls_ocr_udiv_26nseOg_U16_n_17,
      \divisor0_reg[13]_0\ => hls_ocr_udiv_34nsdEe_U17_n_17,
      \divisor0_reg[14]\ => hls_ocr_udiv_26nseOg_U16_n_18,
      \divisor0_reg[14]_0\ => hls_ocr_udiv_34nsdEe_U17_n_18,
      \divisor0_reg[15]\ => hls_ocr_udiv_26nseOg_U16_n_19,
      \divisor0_reg[15]_0\ => hls_ocr_udiv_34nsdEe_U17_n_19,
      \divisor0_reg[16]\ => hls_ocr_udiv_26nseOg_U16_n_20,
      \divisor0_reg[16]_0\ => hls_ocr_udiv_34nsdEe_U17_n_20,
      \divisor0_reg[17]\ => hls_ocr_udiv_26nseOg_U16_n_21,
      \divisor0_reg[17]_0\ => hls_ocr_udiv_34nsdEe_U17_n_21,
      \divisor0_reg[18]\ => hls_ocr_udiv_26nseOg_U16_n_22,
      \divisor0_reg[18]_0\ => hls_ocr_udiv_34nsdEe_U17_n_22,
      \divisor0_reg[19]\ => hls_ocr_udiv_34nsdEe_U17_n_23,
      \divisor0_reg[1]\ => hls_ocr_udiv_26nseOg_U16_n_5,
      \divisor0_reg[1]_0\ => hls_ocr_udiv_34nsdEe_U17_n_5,
      \divisor0_reg[2]\ => hls_ocr_udiv_26nseOg_U16_n_6,
      \divisor0_reg[2]_0\ => hls_ocr_udiv_34nsdEe_U17_n_6,
      \divisor0_reg[3]\ => hls_ocr_udiv_26nseOg_U16_n_7,
      \divisor0_reg[3]_0\ => hls_ocr_udiv_34nsdEe_U17_n_7,
      \divisor0_reg[4]\ => hls_ocr_udiv_26nseOg_U16_n_8,
      \divisor0_reg[4]_0\ => hls_ocr_udiv_34nsdEe_U17_n_8,
      \divisor0_reg[5]\ => hls_ocr_udiv_26nseOg_U16_n_9,
      \divisor0_reg[5]_0\ => hls_ocr_udiv_34nsdEe_U17_n_9,
      \divisor0_reg[6]\ => hls_ocr_udiv_26nseOg_U16_n_10,
      \divisor0_reg[6]_0\ => hls_ocr_udiv_34nsdEe_U17_n_10,
      \divisor0_reg[7]\ => hls_ocr_udiv_26nseOg_U16_n_11,
      \divisor0_reg[7]_0\ => hls_ocr_udiv_34nsdEe_U17_n_11,
      \divisor0_reg[8]\ => hls_ocr_udiv_26nseOg_U16_n_12,
      \divisor0_reg[8]_0\ => hls_ocr_udiv_34nsdEe_U17_n_12,
      \divisor0_reg[9]\ => hls_ocr_udiv_26nseOg_U16_n_13,
      \divisor0_reg[9]_0\ => hls_ocr_udiv_34nsdEe_U17_n_13,
      front_pixs_V_q0(18 downto 0) => front_pixs_V_q0(18 downto 0),
      \quot_reg[0]\(0) => done0,
      r_stage_reg_r_23 => hls_ocr_udiv_34nsdEe_U15_n_6,
      remd_tmp(13 downto 0) => remd_tmp(32 downto 19),
      \remd_tmp_reg[23]\(3) => hls_ocr_udiv_26nseOg_U16_n_36,
      \remd_tmp_reg[23]\(2) => hls_ocr_udiv_26nseOg_U16_n_37,
      \remd_tmp_reg[23]\(1) => hls_ocr_udiv_26nseOg_U16_n_38,
      \remd_tmp_reg[23]\(0) => hls_ocr_udiv_26nseOg_U16_n_39,
      \remd_tmp_reg[27]\(3) => hls_ocr_udiv_26nseOg_U16_n_32,
      \remd_tmp_reg[27]\(2) => hls_ocr_udiv_26nseOg_U16_n_33,
      \remd_tmp_reg[27]\(1) => hls_ocr_udiv_26nseOg_U16_n_34,
      \remd_tmp_reg[27]\(0) => hls_ocr_udiv_26nseOg_U16_n_35,
      \tmp5_reg_1592_reg__2\(25 downto 0) => grp_fu_1132_p2(25 downto 0),
      \tmp_1_i_reg_1500_reg[19]\(19) => \tmp_1_i_reg_1500_reg_n_4_[19]\,
      \tmp_1_i_reg_1500_reg[19]\(18) => \tmp_1_i_reg_1500_reg_n_4_[18]\,
      \tmp_1_i_reg_1500_reg[19]\(17) => \tmp_1_i_reg_1500_reg_n_4_[17]\,
      \tmp_1_i_reg_1500_reg[19]\(16) => \tmp_1_i_reg_1500_reg_n_4_[16]\,
      \tmp_1_i_reg_1500_reg[19]\(15) => \tmp_1_i_reg_1500_reg_n_4_[15]\,
      \tmp_1_i_reg_1500_reg[19]\(14) => \tmp_1_i_reg_1500_reg_n_4_[14]\,
      \tmp_1_i_reg_1500_reg[19]\(13) => \tmp_1_i_reg_1500_reg_n_4_[13]\,
      \tmp_1_i_reg_1500_reg[19]\(12) => \tmp_1_i_reg_1500_reg_n_4_[12]\,
      \tmp_1_i_reg_1500_reg[19]\(11) => \tmp_1_i_reg_1500_reg_n_4_[11]\,
      \tmp_1_i_reg_1500_reg[19]\(10) => \tmp_1_i_reg_1500_reg_n_4_[10]\,
      \tmp_1_i_reg_1500_reg[19]\(9) => \tmp_1_i_reg_1500_reg_n_4_[9]\,
      \tmp_1_i_reg_1500_reg[19]\(8) => \tmp_1_i_reg_1500_reg_n_4_[8]\,
      \tmp_1_i_reg_1500_reg[19]\(7) => \tmp_1_i_reg_1500_reg_n_4_[7]\,
      \tmp_1_i_reg_1500_reg[19]\(6) => \tmp_1_i_reg_1500_reg_n_4_[6]\,
      \tmp_1_i_reg_1500_reg[19]\(5) => \tmp_1_i_reg_1500_reg_n_4_[5]\,
      \tmp_1_i_reg_1500_reg[19]\(4) => \tmp_1_i_reg_1500_reg_n_4_[4]\,
      \tmp_1_i_reg_1500_reg[19]\(3) => \tmp_1_i_reg_1500_reg_n_4_[3]\,
      \tmp_1_i_reg_1500_reg[19]\(2) => \tmp_1_i_reg_1500_reg_n_4_[2]\,
      \tmp_1_i_reg_1500_reg[19]\(1) => \tmp_1_i_reg_1500_reg_n_4_[1]\,
      \tmp_1_i_reg_1500_reg[19]\(0) => \tmp_1_i_reg_1500_reg_n_4_[0]\
    );
hls_ocr_udiv_34nsdEe_U15: entity work.hls_ocr_0_hls_ocr_udiv_34nsdEe
     port map (
      Q(27 downto 0) => black_grays_V_reg_1528(27 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[13]\(0) => grp_fu_1118_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \f_op_V_1_reg_1536_reg[19]\(19) => \f_op_V_1_reg_1536_reg_n_4_[19]\,
      \f_op_V_1_reg_1536_reg[19]\(18) => \f_op_V_1_reg_1536_reg_n_4_[18]\,
      \f_op_V_1_reg_1536_reg[19]\(17) => \f_op_V_1_reg_1536_reg_n_4_[17]\,
      \f_op_V_1_reg_1536_reg[19]\(16) => \f_op_V_1_reg_1536_reg_n_4_[16]\,
      \f_op_V_1_reg_1536_reg[19]\(15) => \f_op_V_1_reg_1536_reg_n_4_[15]\,
      \f_op_V_1_reg_1536_reg[19]\(14) => \f_op_V_1_reg_1536_reg_n_4_[14]\,
      \f_op_V_1_reg_1536_reg[19]\(13) => \f_op_V_1_reg_1536_reg_n_4_[13]\,
      \f_op_V_1_reg_1536_reg[19]\(12) => \f_op_V_1_reg_1536_reg_n_4_[12]\,
      \f_op_V_1_reg_1536_reg[19]\(11) => \f_op_V_1_reg_1536_reg_n_4_[11]\,
      \f_op_V_1_reg_1536_reg[19]\(10) => \f_op_V_1_reg_1536_reg_n_4_[10]\,
      \f_op_V_1_reg_1536_reg[19]\(9) => \f_op_V_1_reg_1536_reg_n_4_[9]\,
      \f_op_V_1_reg_1536_reg[19]\(8) => \f_op_V_1_reg_1536_reg_n_4_[8]\,
      \f_op_V_1_reg_1536_reg[19]\(7) => \f_op_V_1_reg_1536_reg_n_4_[7]\,
      \f_op_V_1_reg_1536_reg[19]\(6) => \f_op_V_1_reg_1536_reg_n_4_[6]\,
      \f_op_V_1_reg_1536_reg[19]\(5) => \f_op_V_1_reg_1536_reg_n_4_[5]\,
      \f_op_V_1_reg_1536_reg[19]\(4) => \f_op_V_1_reg_1536_reg_n_4_[4]\,
      \f_op_V_1_reg_1536_reg[19]\(3) => \f_op_V_1_reg_1536_reg_n_4_[3]\,
      \f_op_V_1_reg_1536_reg[19]\(2) => \f_op_V_1_reg_1536_reg_n_4_[2]\,
      \f_op_V_1_reg_1536_reg[19]\(1) => \f_op_V_1_reg_1536_reg_n_4_[1]\,
      \f_op_V_1_reg_1536_reg[19]\(0) => \f_op_V_1_reg_1536_reg_n_4_[0]\,
      quot(33 downto 0) => grp_fu_1118_p2(33 downto 0),
      r_stage_reg_r_24 => hls_ocr_udiv_34nsdEe_U15_n_6,
      r_stage_reg_r_6 => hls_ocr_udiv_34nsdEe_U15_n_5
    );
hls_ocr_udiv_34nsdEe_U17: entity work.hls_ocr_0_hls_ocr_udiv_34nsdEe_7
     port map (
      E(0) => start0,
      Q(33 downto 0) => r_V_6_reg_1572(33 downto 0),
      S(1) => hls_ocr_udiv_26nseOg_U16_n_26,
      S(0) => hls_ocr_udiv_26nseOg_U16_n_27,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      \dividend0_reg[10]\ => hls_ocr_udiv_26nseOg_U16_n_8,
      \dividend0_reg[11]\ => hls_ocr_udiv_26nseOg_U16_n_9,
      \dividend0_reg[12]\ => hls_ocr_udiv_26nseOg_U16_n_10,
      \dividend0_reg[13]\ => hls_ocr_udiv_26nseOg_U16_n_11,
      \dividend0_reg[14]\ => hls_ocr_udiv_26nseOg_U16_n_12,
      \dividend0_reg[15]\ => hls_ocr_udiv_26nseOg_U16_n_13,
      \dividend0_reg[16]\ => hls_ocr_udiv_26nseOg_U16_n_14,
      \dividend0_reg[17]\ => hls_ocr_udiv_26nseOg_U16_n_15,
      \dividend0_reg[18]\ => hls_ocr_udiv_26nseOg_U16_n_16,
      \dividend0_reg[19]\ => hls_ocr_udiv_26nseOg_U16_n_17,
      \dividend0_reg[20]\ => hls_ocr_udiv_26nseOg_U16_n_18,
      \dividend0_reg[21]\ => hls_ocr_udiv_26nseOg_U16_n_19,
      \dividend0_reg[22]\ => hls_ocr_udiv_26nseOg_U16_n_20,
      \dividend0_reg[23]\ => hls_ocr_udiv_26nseOg_U16_n_21,
      \dividend0_reg[24]\ => hls_ocr_udiv_26nseOg_U16_n_22,
      \dividend0_reg[6]\ => hls_ocr_udiv_26nseOg_U16_n_4,
      \dividend0_reg[7]\ => hls_ocr_udiv_26nseOg_U16_n_5,
      \dividend0_reg[8]\ => hls_ocr_udiv_26nseOg_U16_n_6,
      \dividend0_reg[9]\ => hls_ocr_udiv_26nseOg_U16_n_7,
      \dividend_tmp_reg[0]\(13 downto 0) => remd_tmp(32 downto 19),
      \dividend_tmp_reg[10]\ => hls_ocr_udiv_34nsdEe_U17_n_7,
      \dividend_tmp_reg[11]\ => hls_ocr_udiv_34nsdEe_U17_n_8,
      \dividend_tmp_reg[12]\ => hls_ocr_udiv_34nsdEe_U17_n_9,
      \dividend_tmp_reg[13]\ => hls_ocr_udiv_34nsdEe_U17_n_10,
      \dividend_tmp_reg[14]\ => hls_ocr_udiv_34nsdEe_U17_n_11,
      \dividend_tmp_reg[15]\ => hls_ocr_udiv_34nsdEe_U17_n_12,
      \dividend_tmp_reg[16]\ => hls_ocr_udiv_34nsdEe_U17_n_13,
      \dividend_tmp_reg[17]\ => hls_ocr_udiv_34nsdEe_U17_n_14,
      \dividend_tmp_reg[18]\ => hls_ocr_udiv_34nsdEe_U17_n_15,
      \dividend_tmp_reg[19]\ => hls_ocr_udiv_34nsdEe_U17_n_16,
      \dividend_tmp_reg[20]\ => hls_ocr_udiv_34nsdEe_U17_n_17,
      \dividend_tmp_reg[21]\ => hls_ocr_udiv_34nsdEe_U17_n_18,
      \dividend_tmp_reg[22]\ => hls_ocr_udiv_34nsdEe_U17_n_19,
      \dividend_tmp_reg[23]\ => hls_ocr_udiv_34nsdEe_U17_n_20,
      \dividend_tmp_reg[24]\ => hls_ocr_udiv_34nsdEe_U17_n_21,
      \dividend_tmp_reg[25]\ => hls_ocr_udiv_34nsdEe_U17_n_22,
      \dividend_tmp_reg[7]\ => hls_ocr_udiv_34nsdEe_U17_n_4,
      \dividend_tmp_reg[8]\ => hls_ocr_udiv_34nsdEe_U17_n_5,
      \dividend_tmp_reg[9]\ => hls_ocr_udiv_34nsdEe_U17_n_6,
      front_pixs_V_q0(0) => front_pixs_V_q0(19),
      \p_Val2_3_reg_1523_reg[27]\(27 downto 0) => p_Val2_3_reg_1523(27 downto 0),
      r_V_fu_1166_p2(34 downto 0) => r_V_fu_1166_p2(34 downto 0),
      \r_stage_reg[0]_rep\(3) => hls_ocr_udiv_26nseOg_U16_n_36,
      \r_stage_reg[0]_rep\(2) => hls_ocr_udiv_26nseOg_U16_n_37,
      \r_stage_reg[0]_rep\(1) => hls_ocr_udiv_26nseOg_U16_n_38,
      \r_stage_reg[0]_rep\(0) => hls_ocr_udiv_26nseOg_U16_n_39,
      \r_stage_reg[0]_rep_0\(3) => hls_ocr_udiv_26nseOg_U16_n_32,
      \r_stage_reg[0]_rep_0\(2) => hls_ocr_udiv_26nseOg_U16_n_33,
      \r_stage_reg[0]_rep_0\(1) => hls_ocr_udiv_26nseOg_U16_n_34,
      \r_stage_reg[0]_rep_0\(0) => hls_ocr_udiv_26nseOg_U16_n_35,
      \r_stage_reg[0]_rep_1\(3) => hls_ocr_udiv_26nseOg_U16_n_28,
      \r_stage_reg[0]_rep_1\(2) => hls_ocr_udiv_26nseOg_U16_n_29,
      \r_stage_reg[0]_rep_1\(1) => hls_ocr_udiv_26nseOg_U16_n_30,
      \r_stage_reg[0]_rep_1\(0) => hls_ocr_udiv_26nseOg_U16_n_31,
      \r_stage_reg[0]_rep_2\ => hls_ocr_udiv_26nseOg_U16_n_24,
      \r_stage_reg[26]\(0) => done0,
      r_stage_reg_r_5 => hls_ocr_udiv_34nsdEe_U15_n_5,
      \remd_tmp_reg[0]\ => hls_ocr_udiv_34nsdEe_U17_n_23
    );
\i3_i_reg_388[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(0),
      O => i_fu_474_p2(0)
    );
\i3_i_reg_388[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(0),
      I1 => \i3_i_reg_388_reg__0\(1),
      O => i_fu_474_p2(1)
    );
\i3_i_reg_388[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(2),
      I1 => \i3_i_reg_388_reg__0\(1),
      I2 => \i3_i_reg_388_reg__0\(0),
      O => i_fu_474_p2(2)
    );
\i3_i_reg_388[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(3),
      I1 => \i3_i_reg_388_reg__0\(0),
      I2 => \i3_i_reg_388_reg__0\(1),
      I3 => \i3_i_reg_388_reg__0\(2),
      O => i_fu_474_p2(3)
    );
\i3_i_reg_388[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(4),
      I1 => \i3_i_reg_388_reg__0\(2),
      I2 => \i3_i_reg_388_reg__0\(1),
      I3 => \i3_i_reg_388_reg__0\(0),
      I4 => \i3_i_reg_388_reg__0\(3),
      O => i_fu_474_p2(4)
    );
\i3_i_reg_388[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(5),
      I1 => \i3_i_reg_388_reg__0\(3),
      I2 => \i3_i_reg_388_reg__0\(0),
      I3 => \i3_i_reg_388_reg__0\(1),
      I4 => \i3_i_reg_388_reg__0\(2),
      I5 => \i3_i_reg_388_reg__0\(4),
      O => i_fu_474_p2(5)
    );
\i3_i_reg_388[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(6),
      I1 => \i3_i_reg_388[8]_i_3_n_4\,
      O => i_fu_474_p2(6)
    );
\i3_i_reg_388[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(7),
      I1 => \i3_i_reg_388[8]_i_3_n_4\,
      I2 => \i3_i_reg_388_reg__0\(6),
      O => i_fu_474_p2(7)
    );
\i3_i_reg_388[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_Erode_U0_full_n,
      I2 => hls_otsu_U0_ap_start,
      I3 => srcImg_cols_V_c13_empty_n,
      I4 => srcImg_rows_V_c12_empty_n,
      I5 => \^q\(0),
      O => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i3_i_reg_388[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(8),
      I1 => \i3_i_reg_388_reg__0\(6),
      I2 => \i3_i_reg_388[8]_i_3_n_4\,
      I3 => \i3_i_reg_388_reg__0\(7),
      O => i_fu_474_p2(8)
    );
\i3_i_reg_388[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i3_i_reg_388_reg__0\(5),
      I1 => \i3_i_reg_388_reg__0\(3),
      I2 => \i3_i_reg_388_reg__0\(0),
      I3 => \i3_i_reg_388_reg__0\(1),
      I4 => \i3_i_reg_388_reg__0\(2),
      I5 => \i3_i_reg_388_reg__0\(4),
      O => \i3_i_reg_388[8]_i_3_n_4\
    );
\i3_i_reg_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_out_V_we0,
      D => i_fu_474_p2(0),
      Q => \i3_i_reg_388_reg__0\(0),
      R => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i3_i_reg_388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_out_V_we0,
      D => i_fu_474_p2(1),
      Q => \i3_i_reg_388_reg__0\(1),
      R => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i3_i_reg_388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_out_V_we0,
      D => i_fu_474_p2(2),
      Q => \i3_i_reg_388_reg__0\(2),
      R => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i3_i_reg_388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_out_V_we0,
      D => i_fu_474_p2(3),
      Q => \i3_i_reg_388_reg__0\(3),
      R => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i3_i_reg_388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_out_V_we0,
      D => i_fu_474_p2(4),
      Q => \i3_i_reg_388_reg__0\(4),
      R => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i3_i_reg_388_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_out_V_we0,
      D => i_fu_474_p2(5),
      Q => \i3_i_reg_388_reg__0\(5),
      R => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i3_i_reg_388_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_out_V_we0,
      D => i_fu_474_p2(6),
      Q => \i3_i_reg_388_reg__0\(6),
      R => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i3_i_reg_388_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_out_V_we0,
      D => i_fu_474_p2(7),
      Q => \i3_i_reg_388_reg__0\(7),
      R => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i3_i_reg_388_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => hist_out_V_we0,
      D => i_fu_474_p2(8),
      Q => \i3_i_reg_388_reg__0\(8),
      R => \^hls_otsu_u0_srcimg_rows_v_read\
    );
\i4_i_reg_399[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_4\,
      I1 => ap_CS_fsm_state8,
      O => i4_i_reg_399
    );
\i4_i_reg_399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_1345(0),
      Q => \i4_i_reg_399_reg_n_4_[0]\,
      R => i4_i_reg_399
    );
\i4_i_reg_399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_1345(1),
      Q => \i4_i_reg_399_reg_n_4_[1]\,
      R => i4_i_reg_399
    );
\i4_i_reg_399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_1345(2),
      Q => \i4_i_reg_399_reg_n_4_[2]\,
      R => i4_i_reg_399
    );
\i4_i_reg_399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_1345(3),
      Q => \i4_i_reg_399_reg_n_4_[3]\,
      R => i4_i_reg_399
    );
\i4_i_reg_399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_1345(4),
      Q => \i4_i_reg_399_reg_n_4_[4]\,
      R => i4_i_reg_399
    );
\i4_i_reg_399_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_1345(5),
      Q => \i4_i_reg_399_reg_n_4_[5]\,
      R => i4_i_reg_399
    );
\i4_i_reg_399_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_1345(6),
      Q => \i4_i_reg_399_reg_n_4_[6]\,
      R => i4_i_reg_399
    );
\i4_i_reg_399_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_1345(7),
      Q => \i4_i_reg_399_reg_n_4_[7]\,
      R => i4_i_reg_399
    );
\i4_i_reg_399_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_1345(8),
      Q => \i4_i_reg_399_reg_n_4_[8]\,
      R => i4_i_reg_399
    );
\i_1_reg_1345[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[0]\,
      O => i_1_fu_540_p2(0)
    );
\i_1_reg_1345[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[0]\,
      I1 => \i4_i_reg_399_reg_n_4_[1]\,
      O => i_1_fu_540_p2(1)
    );
\i_1_reg_1345[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[2]\,
      I1 => \i4_i_reg_399_reg_n_4_[1]\,
      I2 => \i4_i_reg_399_reg_n_4_[0]\,
      O => i_1_fu_540_p2(2)
    );
\i_1_reg_1345[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[3]\,
      I1 => \i4_i_reg_399_reg_n_4_[0]\,
      I2 => \i4_i_reg_399_reg_n_4_[1]\,
      I3 => \i4_i_reg_399_reg_n_4_[2]\,
      O => i_1_fu_540_p2(3)
    );
\i_1_reg_1345[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[4]\,
      I1 => \i4_i_reg_399_reg_n_4_[2]\,
      I2 => \i4_i_reg_399_reg_n_4_[1]\,
      I3 => \i4_i_reg_399_reg_n_4_[0]\,
      I4 => \i4_i_reg_399_reg_n_4_[3]\,
      O => i_1_fu_540_p2(4)
    );
\i_1_reg_1345[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[5]\,
      I1 => \i4_i_reg_399_reg_n_4_[3]\,
      I2 => \i4_i_reg_399_reg_n_4_[0]\,
      I3 => \i4_i_reg_399_reg_n_4_[1]\,
      I4 => \i4_i_reg_399_reg_n_4_[2]\,
      I5 => \i4_i_reg_399_reg_n_4_[4]\,
      O => i_1_fu_540_p2(5)
    );
\i_1_reg_1345[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[6]\,
      I1 => \i_1_reg_1345[8]_i_2_n_4\,
      O => i_1_fu_540_p2(6)
    );
\i_1_reg_1345[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[7]\,
      I1 => \i_1_reg_1345[8]_i_2_n_4\,
      I2 => \i4_i_reg_399_reg_n_4_[6]\,
      O => i_1_fu_540_p2(7)
    );
\i_1_reg_1345[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[8]\,
      I1 => \i4_i_reg_399_reg_n_4_[6]\,
      I2 => \i4_i_reg_399_reg_n_4_[7]\,
      I3 => \i_1_reg_1345[8]_i_2_n_4\,
      O => i_1_fu_540_p2(8)
    );
\i_1_reg_1345[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i4_i_reg_399_reg_n_4_[3]\,
      I1 => \i4_i_reg_399_reg_n_4_[0]\,
      I2 => \i4_i_reg_399_reg_n_4_[1]\,
      I3 => \i4_i_reg_399_reg_n_4_[2]\,
      I4 => \i4_i_reg_399_reg_n_4_[4]\,
      I5 => \i4_i_reg_399_reg_n_4_[5]\,
      O => \i_1_reg_1345[8]_i_2_n_4\
    );
\i_1_reg_1345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_540_p2(0),
      Q => i_1_reg_1345(0),
      R => '0'
    );
\i_1_reg_1345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_540_p2(1),
      Q => i_1_reg_1345(1),
      R => '0'
    );
\i_1_reg_1345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_540_p2(2),
      Q => i_1_reg_1345(2),
      R => '0'
    );
\i_1_reg_1345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_540_p2(3),
      Q => i_1_reg_1345(3),
      R => '0'
    );
\i_1_reg_1345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_540_p2(4),
      Q => i_1_reg_1345(4),
      R => '0'
    );
\i_1_reg_1345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_540_p2(5),
      Q => i_1_reg_1345(5),
      R => '0'
    );
\i_1_reg_1345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_540_p2(6),
      Q => i_1_reg_1345(6),
      R => '0'
    );
\i_1_reg_1345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_540_p2(7),
      Q => i_1_reg_1345(7),
      R => '0'
    );
\i_1_reg_1345_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_1_fu_540_p2(8),
      Q => i_1_reg_1345(8),
      R => '0'
    );
\i_2_reg_1458[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[0]\,
      O => i_2_fu_992_p2(0)
    );
\i_2_reg_1458[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[0]\,
      I1 => \i_op_assign_reg_432_reg_n_4_[1]\,
      O => i_2_fu_992_p2(1)
    );
\i_2_reg_1458[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[2]\,
      I1 => \i_op_assign_reg_432_reg_n_4_[1]\,
      I2 => \i_op_assign_reg_432_reg_n_4_[0]\,
      O => i_2_fu_992_p2(2)
    );
\i_2_reg_1458[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[3]\,
      I1 => \i_op_assign_reg_432_reg_n_4_[0]\,
      I2 => \i_op_assign_reg_432_reg_n_4_[1]\,
      I3 => \i_op_assign_reg_432_reg_n_4_[2]\,
      O => i_2_fu_992_p2(3)
    );
\i_2_reg_1458[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[4]\,
      I1 => \i_op_assign_reg_432_reg_n_4_[2]\,
      I2 => \i_op_assign_reg_432_reg_n_4_[1]\,
      I3 => \i_op_assign_reg_432_reg_n_4_[0]\,
      I4 => \i_op_assign_reg_432_reg_n_4_[3]\,
      O => i_2_fu_992_p2(4)
    );
\i_2_reg_1458[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[5]\,
      I1 => \i_op_assign_reg_432_reg_n_4_[3]\,
      I2 => \i_op_assign_reg_432_reg_n_4_[0]\,
      I3 => \i_op_assign_reg_432_reg_n_4_[1]\,
      I4 => \i_op_assign_reg_432_reg_n_4_[2]\,
      I5 => \i_op_assign_reg_432_reg_n_4_[4]\,
      O => i_2_fu_992_p2(5)
    );
\i_2_reg_1458[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[6]\,
      I1 => \i_2_reg_1458[6]_i_2_n_4\,
      O => i_2_fu_992_p2(6)
    );
\i_2_reg_1458[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[5]\,
      I1 => \i_op_assign_reg_432_reg_n_4_[3]\,
      I2 => \i_op_assign_reg_432_reg_n_4_[0]\,
      I3 => \i_op_assign_reg_432_reg_n_4_[1]\,
      I4 => \i_op_assign_reg_432_reg_n_4_[2]\,
      I5 => \i_op_assign_reg_432_reg_n_4_[4]\,
      O => \i_2_reg_1458[6]_i_2_n_4\
    );
\i_2_reg_1458[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[7]\,
      I1 => \i_2_reg_1458[6]_i_2_n_4\,
      I2 => \i_op_assign_reg_432_reg_n_4_[6]\,
      O => i_2_fu_992_p2(7)
    );
\i_2_reg_1458[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_op_assign_reg_432_reg_n_4_[8]\,
      I1 => \i_op_assign_reg_432_reg_n_4_[6]\,
      I2 => \i_2_reg_1458[6]_i_2_n_4\,
      I3 => \i_op_assign_reg_432_reg_n_4_[7]\,
      O => i_2_fu_992_p2(8)
    );
\i_2_reg_1458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_2_fu_992_p2(0),
      Q => i_2_reg_1458(0),
      R => '0'
    );
\i_2_reg_1458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_2_fu_992_p2(1),
      Q => i_2_reg_1458(1),
      R => '0'
    );
\i_2_reg_1458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_2_fu_992_p2(2),
      Q => i_2_reg_1458(2),
      R => '0'
    );
\i_2_reg_1458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_2_fu_992_p2(3),
      Q => i_2_reg_1458(3),
      R => '0'
    );
\i_2_reg_1458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_2_fu_992_p2(4),
      Q => i_2_reg_1458(4),
      R => '0'
    );
\i_2_reg_1458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_2_fu_992_p2(5),
      Q => i_2_reg_1458(5),
      R => '0'
    );
\i_2_reg_1458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_2_fu_992_p2(6),
      Q => i_2_reg_1458(6),
      R => '0'
    );
\i_2_reg_1458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_2_fu_992_p2(7),
      Q => i_2_reg_1458(7),
      R => '0'
    );
\i_2_reg_1458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => i_2_fu_992_p2(8),
      Q => i_2_reg_1458(8),
      R => '0'
    );
\i_3_reg_1508[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[0]\,
      O => i_3_fu_1067_p2(0)
    );
\i_3_reg_1508[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[0]\,
      I1 => \val_assign_reg_444_reg_n_4_[1]\,
      O => i_3_fu_1067_p2(1)
    );
\i_3_reg_1508[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[2]\,
      I1 => \val_assign_reg_444_reg_n_4_[1]\,
      I2 => \val_assign_reg_444_reg_n_4_[0]\,
      O => i_3_fu_1067_p2(2)
    );
\i_3_reg_1508[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[3]\,
      I1 => \val_assign_reg_444_reg_n_4_[0]\,
      I2 => \val_assign_reg_444_reg_n_4_[1]\,
      I3 => \val_assign_reg_444_reg_n_4_[2]\,
      O => i_3_fu_1067_p2(3)
    );
\i_3_reg_1508[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[4]\,
      I1 => \val_assign_reg_444_reg_n_4_[2]\,
      I2 => \val_assign_reg_444_reg_n_4_[1]\,
      I3 => \val_assign_reg_444_reg_n_4_[0]\,
      I4 => \val_assign_reg_444_reg_n_4_[3]\,
      O => i_3_fu_1067_p2(4)
    );
\i_3_reg_1508[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[5]\,
      I1 => \val_assign_reg_444_reg_n_4_[3]\,
      I2 => \val_assign_reg_444_reg_n_4_[0]\,
      I3 => \val_assign_reg_444_reg_n_4_[1]\,
      I4 => \val_assign_reg_444_reg_n_4_[2]\,
      I5 => \val_assign_reg_444_reg_n_4_[4]\,
      O => i_3_fu_1067_p2(5)
    );
\i_3_reg_1508[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[6]\,
      I1 => \i_3_reg_1508[8]_i_2_n_4\,
      O => i_3_fu_1067_p2(6)
    );
\i_3_reg_1508[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[7]\,
      I1 => \i_3_reg_1508[8]_i_2_n_4\,
      I2 => \val_assign_reg_444_reg_n_4_[6]\,
      O => i_3_fu_1067_p2(7)
    );
\i_3_reg_1508[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[8]\,
      I1 => \val_assign_reg_444_reg_n_4_[6]\,
      I2 => \i_3_reg_1508[8]_i_2_n_4\,
      I3 => \val_assign_reg_444_reg_n_4_[7]\,
      O => i_3_fu_1067_p2(8)
    );
\i_3_reg_1508[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \val_assign_reg_444_reg_n_4_[5]\,
      I1 => \val_assign_reg_444_reg_n_4_[3]\,
      I2 => \val_assign_reg_444_reg_n_4_[0]\,
      I3 => \val_assign_reg_444_reg_n_4_[1]\,
      I4 => \val_assign_reg_444_reg_n_4_[2]\,
      I5 => \val_assign_reg_444_reg_n_4_[4]\,
      O => \i_3_reg_1508[8]_i_2_n_4\
    );
\i_3_reg_1508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => i_3_fu_1067_p2(0),
      Q => i_3_reg_1508(0),
      R => '0'
    );
\i_3_reg_1508_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => i_3_fu_1067_p2(1),
      Q => i_3_reg_1508(1),
      R => '0'
    );
\i_3_reg_1508_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => i_3_fu_1067_p2(2),
      Q => i_3_reg_1508(2),
      R => '0'
    );
\i_3_reg_1508_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => i_3_fu_1067_p2(3),
      Q => i_3_reg_1508(3),
      R => '0'
    );
\i_3_reg_1508_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => i_3_fu_1067_p2(4),
      Q => i_3_reg_1508(4),
      R => '0'
    );
\i_3_reg_1508_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => i_3_fu_1067_p2(5),
      Q => i_3_reg_1508(5),
      R => '0'
    );
\i_3_reg_1508_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => i_3_fu_1067_p2(6),
      Q => i_3_reg_1508(6),
      R => '0'
    );
\i_3_reg_1508_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => i_3_fu_1067_p2(7),
      Q => i_3_reg_1508(7),
      R => '0'
    );
\i_3_reg_1508_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => i_3_fu_1067_p2(8),
      Q => i_3_reg_1508(8),
      R => '0'
    );
\i_op_assign_reg_432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1458(0),
      Q => \i_op_assign_reg_432_reg_n_4_[0]\,
      R => i_op_assign_reg_432
    );
\i_op_assign_reg_432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1458(1),
      Q => \i_op_assign_reg_432_reg_n_4_[1]\,
      R => i_op_assign_reg_432
    );
\i_op_assign_reg_432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1458(2),
      Q => \i_op_assign_reg_432_reg_n_4_[2]\,
      R => i_op_assign_reg_432
    );
\i_op_assign_reg_432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1458(3),
      Q => \i_op_assign_reg_432_reg_n_4_[3]\,
      R => i_op_assign_reg_432
    );
\i_op_assign_reg_432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1458(4),
      Q => \i_op_assign_reg_432_reg_n_4_[4]\,
      R => i_op_assign_reg_432
    );
\i_op_assign_reg_432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1458(5),
      Q => \i_op_assign_reg_432_reg_n_4_[5]\,
      R => i_op_assign_reg_432
    );
\i_op_assign_reg_432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1458(6),
      Q => \i_op_assign_reg_432_reg_n_4_[6]\,
      R => i_op_assign_reg_432
    );
\i_op_assign_reg_432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1458(7),
      Q => \i_op_assign_reg_432_reg_n_4_[7]\,
      R => i_op_assign_reg_432
    );
\i_op_assign_reg_432_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_reg_1458(8),
      Q => \i_op_assign_reg_432_reg_n_4_[8]\,
      R => i_op_assign_reg_432
    );
\icmp_reg_1406[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      O => \icmp_reg_1406[0]_i_1_n_4\
    );
\icmp_reg_1406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_14060,
      D => \icmp_reg_1406[0]_i_1_n_4\,
      Q => icmp_reg_1406,
      R => '0'
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_4,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_6_i_reg_1350,
      I3 => srcImg_data_stream_0_empty_n,
      I4 => tmp_6_i_reg_1350_pp0_iter1_reg,
      I5 => otusImg_data_stream_s_full_n,
      O => internal_empty_n_reg
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => srcImg_data_stream_0_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_6_i_reg_1350,
      I3 => p_14_in,
      I4 => srcImg_data_stream_0_full_n,
      I5 => \ap_CS_fsm_reg[4]_0\,
      O => internal_full_n_reg
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => p_14_in,
      I1 => tmp_6_i_reg_1350,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => srcImg_data_stream_0_empty_n,
      I4 => \ap_CS_fsm_reg[4]_0\,
      I5 => srcImg_data_stream_0_full_n,
      O => mOutPtr110_out
    );
\j_i_reg_410[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(0),
      O => \j_i_reg_410[0]_i_1_n_4\
    );
\j_i_reg_410[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(1),
      I1 => \j_i_reg_410_reg__0\(0),
      O => j_fu_555_p2(1)
    );
\j_i_reg_410[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(2),
      I1 => \j_i_reg_410_reg__0\(0),
      I2 => \j_i_reg_410_reg__0\(1),
      O => j_fu_555_p2(2)
    );
\j_i_reg_410[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(3),
      I1 => \j_i_reg_410_reg__0\(1),
      I2 => \j_i_reg_410_reg__0\(0),
      I3 => \j_i_reg_410_reg__0\(2),
      O => j_fu_555_p2(3)
    );
\j_i_reg_410[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(4),
      I1 => \j_i_reg_410_reg__0\(2),
      I2 => \j_i_reg_410_reg__0\(0),
      I3 => \j_i_reg_410_reg__0\(1),
      I4 => \j_i_reg_410_reg__0\(3),
      O => j_fu_555_p2(4)
    );
\j_i_reg_410[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(5),
      I1 => \j_i_reg_410_reg__0\(3),
      I2 => \j_i_reg_410_reg__0\(1),
      I3 => \j_i_reg_410_reg__0\(0),
      I4 => \j_i_reg_410_reg__0\(2),
      I5 => \j_i_reg_410_reg__0\(4),
      O => j_fu_555_p2(5)
    );
\j_i_reg_410[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(6),
      I1 => \j_i_reg_410[9]_i_5_n_4\,
      O => j_fu_555_p2(6)
    );
\j_i_reg_410[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(7),
      I1 => \j_i_reg_410[9]_i_5_n_4\,
      I2 => \j_i_reg_410_reg__0\(6),
      O => j_fu_555_p2(7)
    );
\j_i_reg_410[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(8),
      I1 => \j_i_reg_410_reg__0\(7),
      I2 => \j_i_reg_410_reg__0\(6),
      I3 => \j_i_reg_410[9]_i_5_n_4\,
      O => j_fu_555_p2(8)
    );
\j_i_reg_410[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone5_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_6_i_fu_550_p2,
      I4 => ap_CS_fsm_state3,
      I5 => tmp_5_i_fu_535_p2,
      O => j_i_reg_410
    );
\j_i_reg_410[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone5_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_6_i_fu_550_p2,
      O => j_i_reg_4100
    );
\j_i_reg_410[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(9),
      I1 => \j_i_reg_410[9]_i_5_n_4\,
      I2 => \j_i_reg_410_reg__0\(6),
      I3 => \j_i_reg_410_reg__0\(7),
      I4 => \j_i_reg_410_reg__0\(8),
      O => j_fu_555_p2(9)
    );
\j_i_reg_410[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(5),
      I1 => \j_i_reg_410_reg__0\(3),
      I2 => \j_i_reg_410_reg__0\(1),
      I3 => \j_i_reg_410_reg__0\(0),
      I4 => \j_i_reg_410_reg__0\(2),
      I5 => \j_i_reg_410_reg__0\(4),
      O => \j_i_reg_410[9]_i_5_n_4\
    );
\j_i_reg_410[9]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(9),
      O => \j_i_reg_410[9]_i_6_n_4\
    );
\j_i_reg_410[9]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(7),
      O => \j_i_reg_410[9]_i_7_n_4\
    );
\j_i_reg_410[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(9),
      I1 => \j_i_reg_410_reg__0\(8),
      O => \j_i_reg_410[9]_i_8_n_4\
    );
\j_i_reg_410[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \j_i_reg_410_reg__0\(7),
      I1 => \j_i_reg_410_reg__0\(6),
      O => \j_i_reg_410[9]_i_9_n_4\
    );
\j_i_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => \j_i_reg_410[0]_i_1_n_4\,
      Q => \j_i_reg_410_reg__0\(0),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => j_fu_555_p2(1),
      Q => \j_i_reg_410_reg__0\(1),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => j_fu_555_p2(2),
      Q => \j_i_reg_410_reg__0\(2),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => j_fu_555_p2(3),
      Q => \j_i_reg_410_reg__0\(3),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => j_fu_555_p2(4),
      Q => \j_i_reg_410_reg__0\(4),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => j_fu_555_p2(5),
      Q => \j_i_reg_410_reg__0\(5),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => j_fu_555_p2(6),
      Q => \j_i_reg_410_reg__0\(6),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => j_fu_555_p2(7),
      Q => \j_i_reg_410_reg__0\(7),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => j_fu_555_p2(8),
      Q => \j_i_reg_410_reg__0\(8),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_4100,
      D => j_fu_555_p2(9),
      Q => \j_i_reg_410_reg__0\(9),
      R => j_i_reg_410
    );
\j_i_reg_410_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_j_i_reg_410_reg[9]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_6_i_fu_550_p2,
      CO(0) => \j_i_reg_410_reg[9]_i_4_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \j_i_reg_410[9]_i_6_n_4\,
      DI(0) => \j_i_reg_410[9]_i_7_n_4\,
      O(3 downto 0) => \NLW_j_i_reg_410_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \j_i_reg_410[9]_i_8_n_4\,
      S(0) => \j_i_reg_410[9]_i_9_n_4\
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800080007FFF"
    )
        port map (
      I0 => srcImg_data_stream_0_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => tmp_6_i_reg_1350,
      I3 => p_14_in,
      I4 => \brmerge_i_reg_457_reg[0]\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => tmp_6_i_reg_1350,
      I2 => ap_block_pp0_stage0_subdone5_in,
      I3 => ap_CS_fsm_pp0_stage0,
      O => hls_otsu_U0_srcImg_data_stream_V_read
    );
\p_Val2_3_reg_1523_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(0),
      Q => p_Val2_3_reg_1523(0),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(10),
      Q => p_Val2_3_reg_1523(10),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(11),
      Q => p_Val2_3_reg_1523(11),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(12),
      Q => p_Val2_3_reg_1523(12),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(13),
      Q => p_Val2_3_reg_1523(13),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(14),
      Q => p_Val2_3_reg_1523(14),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(15),
      Q => p_Val2_3_reg_1523(15),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(16),
      Q => p_Val2_3_reg_1523(16),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(17),
      Q => p_Val2_3_reg_1523(17),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(18),
      Q => p_Val2_3_reg_1523(18),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(19),
      Q => p_Val2_3_reg_1523(19),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(1),
      Q => p_Val2_3_reg_1523(1),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(20),
      Q => p_Val2_3_reg_1523(20),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(21),
      Q => p_Val2_3_reg_1523(21),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(22),
      Q => p_Val2_3_reg_1523(22),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(23),
      Q => p_Val2_3_reg_1523(23),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(24),
      Q => p_Val2_3_reg_1523(24),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(25),
      Q => p_Val2_3_reg_1523(25),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(26),
      Q => p_Val2_3_reg_1523(26),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(27),
      Q => p_Val2_3_reg_1523(27),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(2),
      Q => p_Val2_3_reg_1523(2),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(3),
      Q => p_Val2_3_reg_1523(3),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(4),
      Q => p_Val2_3_reg_1523(4),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(5),
      Q => p_Val2_3_reg_1523(5),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(6),
      Q => p_Val2_3_reg_1523(6),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(7),
      Q => p_Val2_3_reg_1523(7),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(8),
      Q => p_Val2_3_reg_1523(8),
      R => '0'
    );
\p_Val2_3_reg_1523_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => front_grays_V_q0(9),
      Q => p_Val2_3_reg_1523(9),
      R => '0'
    );
\r_V_5_reg_1566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(0),
      Q => r_V_5_reg_1566(0),
      R => '0'
    );
\r_V_5_reg_1566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(10),
      Q => r_V_5_reg_1566(10),
      R => '0'
    );
\r_V_5_reg_1566_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(11),
      Q => r_V_5_reg_1566(11),
      R => '0'
    );
\r_V_5_reg_1566_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(12),
      Q => r_V_5_reg_1566(12),
      R => '0'
    );
\r_V_5_reg_1566_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(13),
      Q => r_V_5_reg_1566(13),
      R => '0'
    );
\r_V_5_reg_1566_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(14),
      Q => r_V_5_reg_1566(14),
      R => '0'
    );
\r_V_5_reg_1566_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(15),
      Q => r_V_5_reg_1566(15),
      R => '0'
    );
\r_V_5_reg_1566_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(16),
      Q => r_V_5_reg_1566(16),
      R => '0'
    );
\r_V_5_reg_1566_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(17),
      Q => r_V_5_reg_1566(17),
      R => '0'
    );
\r_V_5_reg_1566_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(18),
      Q => r_V_5_reg_1566(18),
      R => '0'
    );
\r_V_5_reg_1566_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(19),
      Q => r_V_5_reg_1566(19),
      R => '0'
    );
\r_V_5_reg_1566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(1),
      Q => r_V_5_reg_1566(1),
      R => '0'
    );
\r_V_5_reg_1566_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(20),
      Q => r_V_5_reg_1566(20),
      R => '0'
    );
\r_V_5_reg_1566_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(21),
      Q => r_V_5_reg_1566(21),
      R => '0'
    );
\r_V_5_reg_1566_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(22),
      Q => r_V_5_reg_1566(22),
      R => '0'
    );
\r_V_5_reg_1566_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(23),
      Q => r_V_5_reg_1566(23),
      R => '0'
    );
\r_V_5_reg_1566_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(24),
      Q => r_V_5_reg_1566(24),
      R => '0'
    );
\r_V_5_reg_1566_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(25),
      Q => r_V_5_reg_1566(25),
      R => '0'
    );
\r_V_5_reg_1566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(2),
      Q => r_V_5_reg_1566(2),
      R => '0'
    );
\r_V_5_reg_1566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(3),
      Q => r_V_5_reg_1566(3),
      R => '0'
    );
\r_V_5_reg_1566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(4),
      Q => r_V_5_reg_1566(4),
      R => '0'
    );
\r_V_5_reg_1566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(5),
      Q => r_V_5_reg_1566(5),
      R => '0'
    );
\r_V_5_reg_1566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(6),
      Q => r_V_5_reg_1566(6),
      R => '0'
    );
\r_V_5_reg_1566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(7),
      Q => r_V_5_reg_1566(7),
      R => '0'
    );
\r_V_5_reg_1566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(8),
      Q => r_V_5_reg_1566(8),
      R => '0'
    );
\r_V_5_reg_1566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => grp_fu_1132_p2(9),
      Q => r_V_5_reg_1566(9),
      R => '0'
    );
\r_V_6_reg_1572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(0),
      Q => r_V_6_reg_1572(0),
      R => '0'
    );
\r_V_6_reg_1572_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(10),
      Q => r_V_6_reg_1572(10),
      R => '0'
    );
\r_V_6_reg_1572_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(11),
      Q => r_V_6_reg_1572(11),
      R => '0'
    );
\r_V_6_reg_1572_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(12),
      Q => r_V_6_reg_1572(12),
      R => '0'
    );
\r_V_6_reg_1572_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(13),
      Q => r_V_6_reg_1572(13),
      R => '0'
    );
\r_V_6_reg_1572_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(14),
      Q => r_V_6_reg_1572(14),
      R => '0'
    );
\r_V_6_reg_1572_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(15),
      Q => r_V_6_reg_1572(15),
      R => '0'
    );
\r_V_6_reg_1572_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(16),
      Q => r_V_6_reg_1572(16),
      R => '0'
    );
\r_V_6_reg_1572_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(17),
      Q => r_V_6_reg_1572(17),
      R => '0'
    );
\r_V_6_reg_1572_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(18),
      Q => r_V_6_reg_1572(18),
      R => '0'
    );
\r_V_6_reg_1572_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(19),
      Q => r_V_6_reg_1572(19),
      R => '0'
    );
\r_V_6_reg_1572_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(1),
      Q => r_V_6_reg_1572(1),
      R => '0'
    );
\r_V_6_reg_1572_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(20),
      Q => r_V_6_reg_1572(20),
      R => '0'
    );
\r_V_6_reg_1572_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(21),
      Q => r_V_6_reg_1572(21),
      R => '0'
    );
\r_V_6_reg_1572_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(22),
      Q => r_V_6_reg_1572(22),
      R => '0'
    );
\r_V_6_reg_1572_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(23),
      Q => r_V_6_reg_1572(23),
      R => '0'
    );
\r_V_6_reg_1572_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(24),
      Q => r_V_6_reg_1572(24),
      R => '0'
    );
\r_V_6_reg_1572_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(25),
      Q => r_V_6_reg_1572(25),
      R => '0'
    );
\r_V_6_reg_1572_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(26),
      Q => r_V_6_reg_1572(26),
      R => '0'
    );
\r_V_6_reg_1572_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(27),
      Q => r_V_6_reg_1572(27),
      R => '0'
    );
\r_V_6_reg_1572_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(28),
      Q => r_V_6_reg_1572(28),
      R => '0'
    );
\r_V_6_reg_1572_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(29),
      Q => r_V_6_reg_1572(29),
      R => '0'
    );
\r_V_6_reg_1572_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(2),
      Q => r_V_6_reg_1572(2),
      R => '0'
    );
\r_V_6_reg_1572_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(30),
      Q => r_V_6_reg_1572(30),
      R => '0'
    );
\r_V_6_reg_1572_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(31),
      Q => r_V_6_reg_1572(31),
      R => '0'
    );
\r_V_6_reg_1572_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(32),
      Q => r_V_6_reg_1572(32),
      R => '0'
    );
\r_V_6_reg_1572_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(33),
      Q => r_V_6_reg_1572(33),
      R => '0'
    );
\r_V_6_reg_1572_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(3),
      Q => r_V_6_reg_1572(3),
      R => '0'
    );
\r_V_6_reg_1572_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(4),
      Q => r_V_6_reg_1572(4),
      R => '0'
    );
\r_V_6_reg_1572_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(5),
      Q => r_V_6_reg_1572(5),
      R => '0'
    );
\r_V_6_reg_1572_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(6),
      Q => r_V_6_reg_1572(6),
      R => '0'
    );
\r_V_6_reg_1572_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(7),
      Q => r_V_6_reg_1572(7),
      R => '0'
    );
\r_V_6_reg_1572_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(8),
      Q => r_V_6_reg_1572(8),
      R => '0'
    );
\r_V_6_reg_1572_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state54,
      D => grp_fu_1118_p2(9),
      Q => r_V_6_reg_1572(9),
      R => '0'
    );
ram_reg_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => front_pixs_tmp_V_1_fu_250_reg(19),
      I1 => front_grays_tmp_V_1_fu_2460,
      O => ram_reg_i_58_n_4
    );
\sel_tmp5_reg_1411[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004044"
    )
        port map (
      I0 => p_2_in,
      I1 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I3 => \icmp_reg_1406[0]_i_1_n_4\,
      I4 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      O => p_2_in9_out
    );
\sel_tmp5_reg_1411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_14060,
      D => p_2_in9_out,
      Q => sel_tmp5_reg_1411,
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^hls_otsu_u0_ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_Erode_U0_full_n,
      I3 => hls_otsu_U0_ap_start,
      O => \start_once_reg_i_1__0_n_4\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_4\,
      Q => \^start_once_reg\,
      R => \^ap_rst_n_inv\
    );
\threshold_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => \val_assign_reg_444_reg_n_4_[0]\,
      Q => threshold_V(0),
      R => '0'
    );
\threshold_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => \val_assign_reg_444_reg_n_4_[1]\,
      Q => threshold_V(1),
      R => '0'
    );
\threshold_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => \val_assign_reg_444_reg_n_4_[2]\,
      Q => threshold_V(2),
      R => '0'
    );
\threshold_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => \val_assign_reg_444_reg_n_4_[3]\,
      Q => threshold_V(3),
      R => '0'
    );
\threshold_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => \val_assign_reg_444_reg_n_4_[4]\,
      Q => threshold_V(4),
      R => '0'
    );
\threshold_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => \val_assign_reg_444_reg_n_4_[5]\,
      Q => threshold_V(5),
      R => '0'
    );
\threshold_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => \val_assign_reg_444_reg_n_4_[6]\,
      Q => threshold_V(6),
      R => '0'
    );
\threshold_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => delta_max_V_fu_2540,
      D => \val_assign_reg_444_reg_n_4_[7]\,
      Q => threshold_V(7),
      R => '0'
    );
tmp5_fu_1187_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_1132_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp5_fu_1187_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8) => tmp5_fu_1187_p2_i_1_n_11,
      B(7) => tmp5_fu_1187_p2_i_2_n_8,
      B(6) => tmp5_fu_1187_p2_i_2_n_9,
      B(5) => tmp5_fu_1187_p2_i_2_n_10,
      B(4) => tmp5_fu_1187_p2_i_2_n_11,
      B(3) => tmp5_fu_1187_p2_i_3_n_8,
      B(2) => tmp5_fu_1187_p2_i_3_n_9,
      B(1) => tmp5_fu_1187_p2_i_3_n_10,
      B(0) => tmp5_fu_1187_p2_i_3_n_11,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp5_fu_1187_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp5_fu_1187_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp5_fu_1187_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp5_fu_1187_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp5_fu_1187_p2_OVERFLOW_UNCONNECTED,
      P(47) => tmp5_fu_1187_p2_n_62,
      P(46) => tmp5_fu_1187_p2_n_63,
      P(45) => tmp5_fu_1187_p2_n_64,
      P(44) => tmp5_fu_1187_p2_n_65,
      P(43) => tmp5_fu_1187_p2_n_66,
      P(42) => tmp5_fu_1187_p2_n_67,
      P(41) => tmp5_fu_1187_p2_n_68,
      P(40) => tmp5_fu_1187_p2_n_69,
      P(39) => tmp5_fu_1187_p2_n_70,
      P(38) => tmp5_fu_1187_p2_n_71,
      P(37) => tmp5_fu_1187_p2_n_72,
      P(36) => tmp5_fu_1187_p2_n_73,
      P(35) => tmp5_fu_1187_p2_n_74,
      P(34) => tmp5_fu_1187_p2_n_75,
      P(33) => tmp5_fu_1187_p2_n_76,
      P(32) => tmp5_fu_1187_p2_n_77,
      P(31) => tmp5_fu_1187_p2_n_78,
      P(30) => tmp5_fu_1187_p2_n_79,
      P(29) => tmp5_fu_1187_p2_n_80,
      P(28) => tmp5_fu_1187_p2_n_81,
      P(27) => tmp5_fu_1187_p2_n_82,
      P(26) => tmp5_fu_1187_p2_n_83,
      P(25) => tmp5_fu_1187_p2_n_84,
      P(24) => tmp5_fu_1187_p2_n_85,
      P(23) => tmp5_fu_1187_p2_n_86,
      P(22) => tmp5_fu_1187_p2_n_87,
      P(21) => tmp5_fu_1187_p2_n_88,
      P(20) => tmp5_fu_1187_p2_n_89,
      P(19) => tmp5_fu_1187_p2_n_90,
      P(18) => tmp5_fu_1187_p2_n_91,
      P(17) => tmp5_fu_1187_p2_n_92,
      P(16) => tmp5_fu_1187_p2_n_93,
      P(15) => tmp5_fu_1187_p2_n_94,
      P(14) => tmp5_fu_1187_p2_n_95,
      P(13) => tmp5_fu_1187_p2_n_96,
      P(12) => tmp5_fu_1187_p2_n_97,
      P(11) => tmp5_fu_1187_p2_n_98,
      P(10) => tmp5_fu_1187_p2_n_99,
      P(9) => tmp5_fu_1187_p2_n_100,
      P(8) => tmp5_fu_1187_p2_n_101,
      P(7) => tmp5_fu_1187_p2_n_102,
      P(6) => tmp5_fu_1187_p2_n_103,
      P(5) => tmp5_fu_1187_p2_n_104,
      P(4) => tmp5_fu_1187_p2_n_105,
      P(3) => tmp5_fu_1187_p2_n_106,
      P(2) => tmp5_fu_1187_p2_n_107,
      P(1) => tmp5_fu_1187_p2_n_108,
      P(0) => tmp5_fu_1187_p2_n_109,
      PATTERNBDETECT => NLW_tmp5_fu_1187_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp5_fu_1187_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp5_fu_1187_p2_n_110,
      PCOUT(46) => tmp5_fu_1187_p2_n_111,
      PCOUT(45) => tmp5_fu_1187_p2_n_112,
      PCOUT(44) => tmp5_fu_1187_p2_n_113,
      PCOUT(43) => tmp5_fu_1187_p2_n_114,
      PCOUT(42) => tmp5_fu_1187_p2_n_115,
      PCOUT(41) => tmp5_fu_1187_p2_n_116,
      PCOUT(40) => tmp5_fu_1187_p2_n_117,
      PCOUT(39) => tmp5_fu_1187_p2_n_118,
      PCOUT(38) => tmp5_fu_1187_p2_n_119,
      PCOUT(37) => tmp5_fu_1187_p2_n_120,
      PCOUT(36) => tmp5_fu_1187_p2_n_121,
      PCOUT(35) => tmp5_fu_1187_p2_n_122,
      PCOUT(34) => tmp5_fu_1187_p2_n_123,
      PCOUT(33) => tmp5_fu_1187_p2_n_124,
      PCOUT(32) => tmp5_fu_1187_p2_n_125,
      PCOUT(31) => tmp5_fu_1187_p2_n_126,
      PCOUT(30) => tmp5_fu_1187_p2_n_127,
      PCOUT(29) => tmp5_fu_1187_p2_n_128,
      PCOUT(28) => tmp5_fu_1187_p2_n_129,
      PCOUT(27) => tmp5_fu_1187_p2_n_130,
      PCOUT(26) => tmp5_fu_1187_p2_n_131,
      PCOUT(25) => tmp5_fu_1187_p2_n_132,
      PCOUT(24) => tmp5_fu_1187_p2_n_133,
      PCOUT(23) => tmp5_fu_1187_p2_n_134,
      PCOUT(22) => tmp5_fu_1187_p2_n_135,
      PCOUT(21) => tmp5_fu_1187_p2_n_136,
      PCOUT(20) => tmp5_fu_1187_p2_n_137,
      PCOUT(19) => tmp5_fu_1187_p2_n_138,
      PCOUT(18) => tmp5_fu_1187_p2_n_139,
      PCOUT(17) => tmp5_fu_1187_p2_n_140,
      PCOUT(16) => tmp5_fu_1187_p2_n_141,
      PCOUT(15) => tmp5_fu_1187_p2_n_142,
      PCOUT(14) => tmp5_fu_1187_p2_n_143,
      PCOUT(13) => tmp5_fu_1187_p2_n_144,
      PCOUT(12) => tmp5_fu_1187_p2_n_145,
      PCOUT(11) => tmp5_fu_1187_p2_n_146,
      PCOUT(10) => tmp5_fu_1187_p2_n_147,
      PCOUT(9) => tmp5_fu_1187_p2_n_148,
      PCOUT(8) => tmp5_fu_1187_p2_n_149,
      PCOUT(7) => tmp5_fu_1187_p2_n_150,
      PCOUT(6) => tmp5_fu_1187_p2_n_151,
      PCOUT(5) => tmp5_fu_1187_p2_n_152,
      PCOUT(4) => tmp5_fu_1187_p2_n_153,
      PCOUT(3) => tmp5_fu_1187_p2_n_154,
      PCOUT(2) => tmp5_fu_1187_p2_n_155,
      PCOUT(1) => tmp5_fu_1187_p2_n_156,
      PCOUT(0) => tmp5_fu_1187_p2_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp5_fu_1187_p2_UNDERFLOW_UNCONNECTED
    );
\tmp5_fu_1187_p2__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp5_fu_1187_p2__0_i_1_n_8\,
      A(15) => \tmp5_fu_1187_p2__0_i_1_n_9\,
      A(14) => \tmp5_fu_1187_p2__0_i_1_n_10\,
      A(13) => \tmp5_fu_1187_p2__0_i_1_n_11\,
      A(12) => \tmp5_fu_1187_p2__0_i_2_n_8\,
      A(11) => \tmp5_fu_1187_p2__0_i_2_n_9\,
      A(10) => \tmp5_fu_1187_p2__0_i_2_n_10\,
      A(9) => \tmp5_fu_1187_p2__0_i_2_n_11\,
      A(8) => \tmp5_fu_1187_p2__0_i_3_n_8\,
      A(7) => \tmp5_fu_1187_p2__0_i_3_n_9\,
      A(6) => \tmp5_fu_1187_p2__0_i_3_n_10\,
      A(5) => \tmp5_fu_1187_p2__0_i_3_n_11\,
      A(4) => \tmp5_fu_1187_p2__0_i_4_n_8\,
      A(3) => \tmp5_fu_1187_p2__0_i_4_n_9\,
      A(2) => \tmp5_fu_1187_p2__0_i_4_n_10\,
      A(1) => \tmp5_fu_1187_p2__0_i_4_n_11\,
      A(0) => r_V_5_reg_1566(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp5_fu_1187_p2__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_fu_1132_p2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp5_fu_1187_p2__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp5_fu_1187_p2__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp5_fu_1187_p2__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp5_fu_1187_p2__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp5_fu_1187_p2__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp5_fu_1187_p2__0_n_62\,
      P(46) => \tmp5_fu_1187_p2__0_n_63\,
      P(45) => \tmp5_fu_1187_p2__0_n_64\,
      P(44) => \tmp5_fu_1187_p2__0_n_65\,
      P(43) => \tmp5_fu_1187_p2__0_n_66\,
      P(42) => \tmp5_fu_1187_p2__0_n_67\,
      P(41) => \tmp5_fu_1187_p2__0_n_68\,
      P(40) => \tmp5_fu_1187_p2__0_n_69\,
      P(39) => \tmp5_fu_1187_p2__0_n_70\,
      P(38) => \tmp5_fu_1187_p2__0_n_71\,
      P(37) => \tmp5_fu_1187_p2__0_n_72\,
      P(36) => \tmp5_fu_1187_p2__0_n_73\,
      P(35) => \tmp5_fu_1187_p2__0_n_74\,
      P(34) => \tmp5_fu_1187_p2__0_n_75\,
      P(33) => \tmp5_fu_1187_p2__0_n_76\,
      P(32) => \tmp5_fu_1187_p2__0_n_77\,
      P(31) => \tmp5_fu_1187_p2__0_n_78\,
      P(30) => \tmp5_fu_1187_p2__0_n_79\,
      P(29) => \tmp5_fu_1187_p2__0_n_80\,
      P(28) => \tmp5_fu_1187_p2__0_n_81\,
      P(27) => \tmp5_fu_1187_p2__0_n_82\,
      P(26) => \tmp5_fu_1187_p2__0_n_83\,
      P(25) => \tmp5_fu_1187_p2__0_n_84\,
      P(24) => \tmp5_fu_1187_p2__0_n_85\,
      P(23) => \tmp5_fu_1187_p2__0_n_86\,
      P(22) => \tmp5_fu_1187_p2__0_n_87\,
      P(21) => \tmp5_fu_1187_p2__0_n_88\,
      P(20) => \tmp5_fu_1187_p2__0_n_89\,
      P(19) => \tmp5_fu_1187_p2__0_n_90\,
      P(18) => \tmp5_fu_1187_p2__0_n_91\,
      P(17) => \tmp5_fu_1187_p2__0_n_92\,
      P(16) => \tmp5_fu_1187_p2__0_n_93\,
      P(15) => \tmp5_fu_1187_p2__0_n_94\,
      P(14) => \tmp5_fu_1187_p2__0_n_95\,
      P(13) => \tmp5_fu_1187_p2__0_n_96\,
      P(12) => \tmp5_fu_1187_p2__0_n_97\,
      P(11) => \tmp5_fu_1187_p2__0_n_98\,
      P(10) => \tmp5_fu_1187_p2__0_n_99\,
      P(9) => \tmp5_fu_1187_p2__0_n_100\,
      P(8) => \tmp5_fu_1187_p2__0_n_101\,
      P(7) => \tmp5_fu_1187_p2__0_n_102\,
      P(6) => \tmp5_fu_1187_p2__0_n_103\,
      P(5) => \tmp5_fu_1187_p2__0_n_104\,
      P(4) => \tmp5_fu_1187_p2__0_n_105\,
      P(3) => \tmp5_fu_1187_p2__0_n_106\,
      P(2) => \tmp5_fu_1187_p2__0_n_107\,
      P(1) => \tmp5_fu_1187_p2__0_n_108\,
      P(0) => \tmp5_fu_1187_p2__0_n_109\,
      PATTERNBDETECT => \NLW_tmp5_fu_1187_p2__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp5_fu_1187_p2__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp5_fu_1187_p2__0_n_110\,
      PCOUT(46) => \tmp5_fu_1187_p2__0_n_111\,
      PCOUT(45) => \tmp5_fu_1187_p2__0_n_112\,
      PCOUT(44) => \tmp5_fu_1187_p2__0_n_113\,
      PCOUT(43) => \tmp5_fu_1187_p2__0_n_114\,
      PCOUT(42) => \tmp5_fu_1187_p2__0_n_115\,
      PCOUT(41) => \tmp5_fu_1187_p2__0_n_116\,
      PCOUT(40) => \tmp5_fu_1187_p2__0_n_117\,
      PCOUT(39) => \tmp5_fu_1187_p2__0_n_118\,
      PCOUT(38) => \tmp5_fu_1187_p2__0_n_119\,
      PCOUT(37) => \tmp5_fu_1187_p2__0_n_120\,
      PCOUT(36) => \tmp5_fu_1187_p2__0_n_121\,
      PCOUT(35) => \tmp5_fu_1187_p2__0_n_122\,
      PCOUT(34) => \tmp5_fu_1187_p2__0_n_123\,
      PCOUT(33) => \tmp5_fu_1187_p2__0_n_124\,
      PCOUT(32) => \tmp5_fu_1187_p2__0_n_125\,
      PCOUT(31) => \tmp5_fu_1187_p2__0_n_126\,
      PCOUT(30) => \tmp5_fu_1187_p2__0_n_127\,
      PCOUT(29) => \tmp5_fu_1187_p2__0_n_128\,
      PCOUT(28) => \tmp5_fu_1187_p2__0_n_129\,
      PCOUT(27) => \tmp5_fu_1187_p2__0_n_130\,
      PCOUT(26) => \tmp5_fu_1187_p2__0_n_131\,
      PCOUT(25) => \tmp5_fu_1187_p2__0_n_132\,
      PCOUT(24) => \tmp5_fu_1187_p2__0_n_133\,
      PCOUT(23) => \tmp5_fu_1187_p2__0_n_134\,
      PCOUT(22) => \tmp5_fu_1187_p2__0_n_135\,
      PCOUT(21) => \tmp5_fu_1187_p2__0_n_136\,
      PCOUT(20) => \tmp5_fu_1187_p2__0_n_137\,
      PCOUT(19) => \tmp5_fu_1187_p2__0_n_138\,
      PCOUT(18) => \tmp5_fu_1187_p2__0_n_139\,
      PCOUT(17) => \tmp5_fu_1187_p2__0_n_140\,
      PCOUT(16) => \tmp5_fu_1187_p2__0_n_141\,
      PCOUT(15) => \tmp5_fu_1187_p2__0_n_142\,
      PCOUT(14) => \tmp5_fu_1187_p2__0_n_143\,
      PCOUT(13) => \tmp5_fu_1187_p2__0_n_144\,
      PCOUT(12) => \tmp5_fu_1187_p2__0_n_145\,
      PCOUT(11) => \tmp5_fu_1187_p2__0_n_146\,
      PCOUT(10) => \tmp5_fu_1187_p2__0_n_147\,
      PCOUT(9) => \tmp5_fu_1187_p2__0_n_148\,
      PCOUT(8) => \tmp5_fu_1187_p2__0_n_149\,
      PCOUT(7) => \tmp5_fu_1187_p2__0_n_150\,
      PCOUT(6) => \tmp5_fu_1187_p2__0_n_151\,
      PCOUT(5) => \tmp5_fu_1187_p2__0_n_152\,
      PCOUT(4) => \tmp5_fu_1187_p2__0_n_153\,
      PCOUT(3) => \tmp5_fu_1187_p2__0_n_154\,
      PCOUT(2) => \tmp5_fu_1187_p2__0_n_155\,
      PCOUT(1) => \tmp5_fu_1187_p2__0_n_156\,
      PCOUT(0) => \tmp5_fu_1187_p2__0_n_157\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp5_fu_1187_p2__0_UNDERFLOW_UNCONNECTED\
    );
\tmp5_fu_1187_p2__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_fu_1187_p2__0_i_2_n_4\,
      CO(3) => \tmp5_fu_1187_p2__0_i_1_n_4\,
      CO(2) => \tmp5_fu_1187_p2__0_i_1_n_5\,
      CO(1) => \tmp5_fu_1187_p2__0_i_1_n_6\,
      CO(0) => \tmp5_fu_1187_p2__0_i_1_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp5_fu_1187_p2__0_i_1_n_8\,
      O(2) => \tmp5_fu_1187_p2__0_i_1_n_9\,
      O(1) => \tmp5_fu_1187_p2__0_i_1_n_10\,
      O(0) => \tmp5_fu_1187_p2__0_i_1_n_11\,
      S(3) => \tmp5_fu_1187_p2__0_i_5_n_4\,
      S(2) => \tmp5_fu_1187_p2__0_i_6_n_4\,
      S(1) => \tmp5_fu_1187_p2__0_i_7_n_4\,
      S(0) => \tmp5_fu_1187_p2__0_i_8_n_4\
    );
\tmp5_fu_1187_p2__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(11),
      O => \tmp5_fu_1187_p2__0_i_10_n_4\
    );
\tmp5_fu_1187_p2__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(10),
      O => \tmp5_fu_1187_p2__0_i_11_n_4\
    );
\tmp5_fu_1187_p2__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(9),
      O => \tmp5_fu_1187_p2__0_i_12_n_4\
    );
\tmp5_fu_1187_p2__0_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(6),
      O => \tmp5_fu_1187_p2__0_i_13_n_4\
    );
\tmp5_fu_1187_p2__0_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(8),
      O => \tmp5_fu_1187_p2__0_i_14_n_4\
    );
\tmp5_fu_1187_p2__0_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(7),
      O => \tmp5_fu_1187_p2__0_i_15_n_4\
    );
\tmp5_fu_1187_p2__0_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(5),
      O => \tmp5_fu_1187_p2__0_i_16_n_4\
    );
\tmp5_fu_1187_p2__0_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(0),
      O => \tmp5_fu_1187_p2__0_i_17_n_4\
    );
\tmp5_fu_1187_p2__0_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(4),
      O => \tmp5_fu_1187_p2__0_i_18_n_4\
    );
\tmp5_fu_1187_p2__0_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(3),
      O => \tmp5_fu_1187_p2__0_i_19_n_4\
    );
\tmp5_fu_1187_p2__0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_fu_1187_p2__0_i_3_n_4\,
      CO(3) => \tmp5_fu_1187_p2__0_i_2_n_4\,
      CO(2) => \tmp5_fu_1187_p2__0_i_2_n_5\,
      CO(1) => \tmp5_fu_1187_p2__0_i_2_n_6\,
      CO(0) => \tmp5_fu_1187_p2__0_i_2_n_7\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp5_fu_1187_p2__0_i_2_n_8\,
      O(2) => \tmp5_fu_1187_p2__0_i_2_n_9\,
      O(1) => \tmp5_fu_1187_p2__0_i_2_n_10\,
      O(0) => \tmp5_fu_1187_p2__0_i_2_n_11\,
      S(3) => \tmp5_fu_1187_p2__0_i_9_n_4\,
      S(2) => \tmp5_fu_1187_p2__0_i_10_n_4\,
      S(1) => \tmp5_fu_1187_p2__0_i_11_n_4\,
      S(0) => \tmp5_fu_1187_p2__0_i_12_n_4\
    );
\tmp5_fu_1187_p2__0_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(2),
      O => \tmp5_fu_1187_p2__0_i_20_n_4\
    );
\tmp5_fu_1187_p2__0_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(1),
      O => \tmp5_fu_1187_p2__0_i_21_n_4\
    );
\tmp5_fu_1187_p2__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_fu_1187_p2__0_i_4_n_4\,
      CO(3) => \tmp5_fu_1187_p2__0_i_3_n_4\,
      CO(2) => \tmp5_fu_1187_p2__0_i_3_n_5\,
      CO(1) => \tmp5_fu_1187_p2__0_i_3_n_6\,
      CO(0) => \tmp5_fu_1187_p2__0_i_3_n_7\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp5_fu_1187_p2__0_i_13_n_4\,
      DI(0) => '0',
      O(3) => \tmp5_fu_1187_p2__0_i_3_n_8\,
      O(2) => \tmp5_fu_1187_p2__0_i_3_n_9\,
      O(1) => \tmp5_fu_1187_p2__0_i_3_n_10\,
      O(0) => \tmp5_fu_1187_p2__0_i_3_n_11\,
      S(3) => \tmp5_fu_1187_p2__0_i_14_n_4\,
      S(2) => \tmp5_fu_1187_p2__0_i_15_n_4\,
      S(1) => r_V_5_reg_1566(6),
      S(0) => \tmp5_fu_1187_p2__0_i_16_n_4\
    );
\tmp5_fu_1187_p2__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp5_fu_1187_p2__0_i_4_n_4\,
      CO(2) => \tmp5_fu_1187_p2__0_i_4_n_5\,
      CO(1) => \tmp5_fu_1187_p2__0_i_4_n_6\,
      CO(0) => \tmp5_fu_1187_p2__0_i_4_n_7\,
      CYINIT => \tmp5_fu_1187_p2__0_i_17_n_4\,
      DI(3 downto 0) => B"0000",
      O(3) => \tmp5_fu_1187_p2__0_i_4_n_8\,
      O(2) => \tmp5_fu_1187_p2__0_i_4_n_9\,
      O(1) => \tmp5_fu_1187_p2__0_i_4_n_10\,
      O(0) => \tmp5_fu_1187_p2__0_i_4_n_11\,
      S(3) => \tmp5_fu_1187_p2__0_i_18_n_4\,
      S(2) => \tmp5_fu_1187_p2__0_i_19_n_4\,
      S(1) => \tmp5_fu_1187_p2__0_i_20_n_4\,
      S(0) => \tmp5_fu_1187_p2__0_i_21_n_4\
    );
\tmp5_fu_1187_p2__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(16),
      O => \tmp5_fu_1187_p2__0_i_5_n_4\
    );
\tmp5_fu_1187_p2__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(15),
      O => \tmp5_fu_1187_p2__0_i_6_n_4\
    );
\tmp5_fu_1187_p2__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(14),
      O => \tmp5_fu_1187_p2__0_i_7_n_4\
    );
\tmp5_fu_1187_p2__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(13),
      O => \tmp5_fu_1187_p2__0_i_8_n_4\
    );
\tmp5_fu_1187_p2__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(12),
      O => \tmp5_fu_1187_p2__0_i_9_n_4\
    );
tmp5_fu_1187_p2_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => tmp5_fu_1187_p2_i_2_n_4,
      CO(3 downto 0) => NLW_tmp5_fu_1187_p2_i_1_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_tmp5_fu_1187_p2_i_1_O_UNCONNECTED(3 downto 1),
      O(0) => tmp5_fu_1187_p2_i_1_n_11,
      S(3 downto 1) => B"000",
      S(0) => tmp5_fu_1187_p2_i_4_n_4
    );
tmp5_fu_1187_p2_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(19),
      O => tmp5_fu_1187_p2_i_10_n_4
    );
tmp5_fu_1187_p2_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(18),
      O => tmp5_fu_1187_p2_i_11_n_4
    );
tmp5_fu_1187_p2_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(17),
      O => tmp5_fu_1187_p2_i_12_n_4
    );
tmp5_fu_1187_p2_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp5_fu_1187_p2_i_3_n_4,
      CO(3) => tmp5_fu_1187_p2_i_2_n_4,
      CO(2) => tmp5_fu_1187_p2_i_2_n_5,
      CO(1) => tmp5_fu_1187_p2_i_2_n_6,
      CO(0) => tmp5_fu_1187_p2_i_2_n_7,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => tmp5_fu_1187_p2_i_2_n_8,
      O(2) => tmp5_fu_1187_p2_i_2_n_9,
      O(1) => tmp5_fu_1187_p2_i_2_n_10,
      O(0) => tmp5_fu_1187_p2_i_2_n_11,
      S(3) => tmp5_fu_1187_p2_i_5_n_4,
      S(2) => tmp5_fu_1187_p2_i_6_n_4,
      S(1) => tmp5_fu_1187_p2_i_7_n_4,
      S(0) => tmp5_fu_1187_p2_i_8_n_4
    );
tmp5_fu_1187_p2_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp5_fu_1187_p2__0_i_1_n_4\,
      CO(3) => tmp5_fu_1187_p2_i_3_n_4,
      CO(2) => tmp5_fu_1187_p2_i_3_n_5,
      CO(1) => tmp5_fu_1187_p2_i_3_n_6,
      CO(0) => tmp5_fu_1187_p2_i_3_n_7,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => tmp5_fu_1187_p2_i_3_n_8,
      O(2) => tmp5_fu_1187_p2_i_3_n_9,
      O(1) => tmp5_fu_1187_p2_i_3_n_10,
      O(0) => tmp5_fu_1187_p2_i_3_n_11,
      S(3) => tmp5_fu_1187_p2_i_9_n_4,
      S(2) => tmp5_fu_1187_p2_i_10_n_4,
      S(1) => tmp5_fu_1187_p2_i_11_n_4,
      S(0) => tmp5_fu_1187_p2_i_12_n_4
    );
tmp5_fu_1187_p2_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(25),
      O => tmp5_fu_1187_p2_i_4_n_4
    );
tmp5_fu_1187_p2_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(24),
      O => tmp5_fu_1187_p2_i_5_n_4
    );
tmp5_fu_1187_p2_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(23),
      O => tmp5_fu_1187_p2_i_6_n_4
    );
tmp5_fu_1187_p2_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(22),
      O => tmp5_fu_1187_p2_i_7_n_4
    );
tmp5_fu_1187_p2_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(21),
      O => tmp5_fu_1187_p2_i_8_n_4
    );
tmp5_fu_1187_p2_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_5_reg_1566(20),
      O => tmp5_fu_1187_p2_i_9_n_4
    );
\tmp5_reg_1592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_109,
      Q => \tmp5_reg_1592_reg__3\(0),
      R => '0'
    );
\tmp5_reg_1592_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_109\,
      Q => p_1_in(0),
      R => '0'
    );
\tmp5_reg_1592_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_99,
      Q => \tmp5_reg_1592_reg__3\(10),
      R => '0'
    );
\tmp5_reg_1592_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_99\,
      Q => p_1_in(10),
      R => '0'
    );
\tmp5_reg_1592_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_98,
      Q => \tmp5_reg_1592_reg__3\(11),
      R => '0'
    );
\tmp5_reg_1592_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_98\,
      Q => p_1_in(11),
      R => '0'
    );
\tmp5_reg_1592_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_97,
      Q => \tmp5_reg_1592_reg__3\(12),
      R => '0'
    );
\tmp5_reg_1592_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_97\,
      Q => p_1_in(12),
      R => '0'
    );
\tmp5_reg_1592_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_96,
      Q => \tmp5_reg_1592_reg__3\(13),
      R => '0'
    );
\tmp5_reg_1592_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_96\,
      Q => p_1_in(13),
      R => '0'
    );
\tmp5_reg_1592_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_95,
      Q => \tmp5_reg_1592_reg__3\(14),
      R => '0'
    );
\tmp5_reg_1592_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_95\,
      Q => p_1_in(14),
      R => '0'
    );
\tmp5_reg_1592_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_94,
      Q => \tmp5_reg_1592_reg__3\(15),
      R => '0'
    );
\tmp5_reg_1592_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_94\,
      Q => p_1_in(15),
      R => '0'
    );
\tmp5_reg_1592_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_93,
      Q => \tmp5_reg_1592_reg__3\(16),
      R => '0'
    );
\tmp5_reg_1592_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_93\,
      Q => p_1_in(16),
      R => '0'
    );
\tmp5_reg_1592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_108,
      Q => \tmp5_reg_1592_reg__3\(1),
      R => '0'
    );
\tmp5_reg_1592_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_108\,
      Q => p_1_in(1),
      R => '0'
    );
\tmp5_reg_1592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_107,
      Q => \tmp5_reg_1592_reg__3\(2),
      R => '0'
    );
\tmp5_reg_1592_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_107\,
      Q => p_1_in(2),
      R => '0'
    );
\tmp5_reg_1592_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_106,
      Q => \tmp5_reg_1592_reg__3\(3),
      R => '0'
    );
\tmp5_reg_1592_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_106\,
      Q => p_1_in(3),
      R => '0'
    );
\tmp5_reg_1592_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_105,
      Q => \tmp5_reg_1592_reg__3\(4),
      R => '0'
    );
\tmp5_reg_1592_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_105\,
      Q => p_1_in(4),
      R => '0'
    );
\tmp5_reg_1592_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_104,
      Q => \tmp5_reg_1592_reg__3\(5),
      R => '0'
    );
\tmp5_reg_1592_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_104\,
      Q => p_1_in(5),
      R => '0'
    );
\tmp5_reg_1592_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_103,
      Q => \tmp5_reg_1592_reg__3\(6),
      R => '0'
    );
\tmp5_reg_1592_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_103\,
      Q => p_1_in(6),
      R => '0'
    );
\tmp5_reg_1592_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_102,
      Q => \tmp5_reg_1592_reg__3\(7),
      R => '0'
    );
\tmp5_reg_1592_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_102\,
      Q => p_1_in(7),
      R => '0'
    );
\tmp5_reg_1592_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_101,
      Q => \tmp5_reg_1592_reg__3\(8),
      R => '0'
    );
\tmp5_reg_1592_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_101\,
      Q => p_1_in(8),
      R => '0'
    );
\tmp5_reg_1592_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp5_fu_1187_p2_n_100,
      Q => \tmp5_reg_1592_reg__3\(9),
      R => '0'
    );
\tmp5_reg_1592_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp5_fu_1187_p2__0_n_100\,
      Q => p_1_in(9),
      R => '0'
    );
\tmp5_reg_1592_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8) => tmp5_fu_1187_p2_i_1_n_11,
      A(7) => tmp5_fu_1187_p2_i_2_n_8,
      A(6) => tmp5_fu_1187_p2_i_2_n_9,
      A(5) => tmp5_fu_1187_p2_i_2_n_10,
      A(4) => tmp5_fu_1187_p2_i_2_n_11,
      A(3) => tmp5_fu_1187_p2_i_3_n_8,
      A(2) => tmp5_fu_1187_p2_i_3_n_9,
      A(1) => tmp5_fu_1187_p2_i_3_n_10,
      A(0) => tmp5_fu_1187_p2_i_3_n_11,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp5_reg_1592_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => grp_fu_1132_p2(25 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp5_reg_1592_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp5_reg_1592_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp5_reg_1592_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CEP,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp5_reg_1592_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_tmp5_reg_1592_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp5_reg_1592_reg__0_n_62\,
      P(46) => \tmp5_reg_1592_reg__0_n_63\,
      P(45) => \tmp5_reg_1592_reg__0_n_64\,
      P(44) => \tmp5_reg_1592_reg__0_n_65\,
      P(43) => \tmp5_reg_1592_reg__0_n_66\,
      P(42) => \tmp5_reg_1592_reg__0_n_67\,
      P(41) => \tmp5_reg_1592_reg__0_n_68\,
      P(40) => \tmp5_reg_1592_reg__0_n_69\,
      P(39) => \tmp5_reg_1592_reg__0_n_70\,
      P(38) => \tmp5_reg_1592_reg__0_n_71\,
      P(37) => \tmp5_reg_1592_reg__0_n_72\,
      P(36) => \tmp5_reg_1592_reg__0_n_73\,
      P(35) => \tmp5_reg_1592_reg__0_n_74\,
      P(34) => \tmp5_reg_1592_reg__0_n_75\,
      P(33) => \tmp5_reg_1592_reg__0_n_76\,
      P(32) => \tmp5_reg_1592_reg__0_n_77\,
      P(31) => \tmp5_reg_1592_reg__0_n_78\,
      P(30) => \tmp5_reg_1592_reg__0_n_79\,
      P(29) => \tmp5_reg_1592_reg__0_n_80\,
      P(28) => \tmp5_reg_1592_reg__0_n_81\,
      P(27) => \tmp5_reg_1592_reg__0_n_82\,
      P(26) => \tmp5_reg_1592_reg__0_n_83\,
      P(25) => \tmp5_reg_1592_reg__0_n_84\,
      P(24) => \tmp5_reg_1592_reg__0_n_85\,
      P(23) => \tmp5_reg_1592_reg__0_n_86\,
      P(22) => \tmp5_reg_1592_reg__0_n_87\,
      P(21) => \tmp5_reg_1592_reg__0_n_88\,
      P(20) => \tmp5_reg_1592_reg__0_n_89\,
      P(19) => \tmp5_reg_1592_reg__0_n_90\,
      P(18) => \tmp5_reg_1592_reg__0_n_91\,
      P(17) => \tmp5_reg_1592_reg__0_n_92\,
      P(16) => \tmp5_reg_1592_reg__0_n_93\,
      P(15) => \tmp5_reg_1592_reg__0_n_94\,
      P(14) => \tmp5_reg_1592_reg__0_n_95\,
      P(13) => \tmp5_reg_1592_reg__0_n_96\,
      P(12) => \tmp5_reg_1592_reg__0_n_97\,
      P(11) => \tmp5_reg_1592_reg__0_n_98\,
      P(10) => \tmp5_reg_1592_reg__0_n_99\,
      P(9) => \tmp5_reg_1592_reg__0_n_100\,
      P(8) => \tmp5_reg_1592_reg__0_n_101\,
      P(7) => \tmp5_reg_1592_reg__0_n_102\,
      P(6) => \tmp5_reg_1592_reg__0_n_103\,
      P(5) => \tmp5_reg_1592_reg__0_n_104\,
      P(4) => \tmp5_reg_1592_reg__0_n_105\,
      P(3) => \tmp5_reg_1592_reg__0_n_106\,
      P(2) => \tmp5_reg_1592_reg__0_n_107\,
      P(1) => \tmp5_reg_1592_reg__0_n_108\,
      P(0) => \tmp5_reg_1592_reg__0_n_109\,
      PATTERNBDETECT => \NLW_tmp5_reg_1592_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp5_reg_1592_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp5_fu_1187_p2_n_110,
      PCIN(46) => tmp5_fu_1187_p2_n_111,
      PCIN(45) => tmp5_fu_1187_p2_n_112,
      PCIN(44) => tmp5_fu_1187_p2_n_113,
      PCIN(43) => tmp5_fu_1187_p2_n_114,
      PCIN(42) => tmp5_fu_1187_p2_n_115,
      PCIN(41) => tmp5_fu_1187_p2_n_116,
      PCIN(40) => tmp5_fu_1187_p2_n_117,
      PCIN(39) => tmp5_fu_1187_p2_n_118,
      PCIN(38) => tmp5_fu_1187_p2_n_119,
      PCIN(37) => tmp5_fu_1187_p2_n_120,
      PCIN(36) => tmp5_fu_1187_p2_n_121,
      PCIN(35) => tmp5_fu_1187_p2_n_122,
      PCIN(34) => tmp5_fu_1187_p2_n_123,
      PCIN(33) => tmp5_fu_1187_p2_n_124,
      PCIN(32) => tmp5_fu_1187_p2_n_125,
      PCIN(31) => tmp5_fu_1187_p2_n_126,
      PCIN(30) => tmp5_fu_1187_p2_n_127,
      PCIN(29) => tmp5_fu_1187_p2_n_128,
      PCIN(28) => tmp5_fu_1187_p2_n_129,
      PCIN(27) => tmp5_fu_1187_p2_n_130,
      PCIN(26) => tmp5_fu_1187_p2_n_131,
      PCIN(25) => tmp5_fu_1187_p2_n_132,
      PCIN(24) => tmp5_fu_1187_p2_n_133,
      PCIN(23) => tmp5_fu_1187_p2_n_134,
      PCIN(22) => tmp5_fu_1187_p2_n_135,
      PCIN(21) => tmp5_fu_1187_p2_n_136,
      PCIN(20) => tmp5_fu_1187_p2_n_137,
      PCIN(19) => tmp5_fu_1187_p2_n_138,
      PCIN(18) => tmp5_fu_1187_p2_n_139,
      PCIN(17) => tmp5_fu_1187_p2_n_140,
      PCIN(16) => tmp5_fu_1187_p2_n_141,
      PCIN(15) => tmp5_fu_1187_p2_n_142,
      PCIN(14) => tmp5_fu_1187_p2_n_143,
      PCIN(13) => tmp5_fu_1187_p2_n_144,
      PCIN(12) => tmp5_fu_1187_p2_n_145,
      PCIN(11) => tmp5_fu_1187_p2_n_146,
      PCIN(10) => tmp5_fu_1187_p2_n_147,
      PCIN(9) => tmp5_fu_1187_p2_n_148,
      PCIN(8) => tmp5_fu_1187_p2_n_149,
      PCIN(7) => tmp5_fu_1187_p2_n_150,
      PCIN(6) => tmp5_fu_1187_p2_n_151,
      PCIN(5) => tmp5_fu_1187_p2_n_152,
      PCIN(4) => tmp5_fu_1187_p2_n_153,
      PCIN(3) => tmp5_fu_1187_p2_n_154,
      PCIN(2) => tmp5_fu_1187_p2_n_155,
      PCIN(1) => tmp5_fu_1187_p2_n_156,
      PCIN(0) => tmp5_fu_1187_p2_n_157,
      PCOUT(47 downto 0) => \NLW_tmp5_reg_1592_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp5_reg_1592_reg__0_UNDERFLOW_UNCONNECTED\
    );
\tmp5_reg_1592_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp5_fu_1187_p2__0_i_1_n_8\,
      A(15) => \tmp5_fu_1187_p2__0_i_1_n_9\,
      A(14) => \tmp5_fu_1187_p2__0_i_1_n_10\,
      A(13) => \tmp5_fu_1187_p2__0_i_1_n_11\,
      A(12) => \tmp5_fu_1187_p2__0_i_2_n_8\,
      A(11) => \tmp5_fu_1187_p2__0_i_2_n_9\,
      A(10) => \tmp5_fu_1187_p2__0_i_2_n_10\,
      A(9) => \tmp5_fu_1187_p2__0_i_2_n_11\,
      A(8) => \tmp5_fu_1187_p2__0_i_3_n_8\,
      A(7) => \tmp5_fu_1187_p2__0_i_3_n_9\,
      A(6) => \tmp5_fu_1187_p2__0_i_3_n_10\,
      A(5) => \tmp5_fu_1187_p2__0_i_3_n_11\,
      A(4) => \tmp5_fu_1187_p2__0_i_4_n_8\,
      A(3) => \tmp5_fu_1187_p2__0_i_4_n_9\,
      A(2) => \tmp5_fu_1187_p2__0_i_4_n_10\,
      A(1) => \tmp5_fu_1187_p2__0_i_4_n_11\,
      A(0) => r_V_5_reg_1566(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp5_reg_1592_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => grp_fu_1132_p2(25 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp5_reg_1592_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp5_reg_1592_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp5_reg_1592_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CEP,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp5_reg_1592_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_tmp5_reg_1592_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp5_reg_1592_reg__2_n_62\,
      P(46) => \tmp5_reg_1592_reg__2_n_63\,
      P(45) => \tmp5_reg_1592_reg__2_n_64\,
      P(44) => \tmp5_reg_1592_reg__2_n_65\,
      P(43) => \tmp5_reg_1592_reg__2_n_66\,
      P(42) => \tmp5_reg_1592_reg__2_n_67\,
      P(41) => \tmp5_reg_1592_reg__2_n_68\,
      P(40) => \tmp5_reg_1592_reg__2_n_69\,
      P(39) => \tmp5_reg_1592_reg__2_n_70\,
      P(38) => \tmp5_reg_1592_reg__2_n_71\,
      P(37) => \tmp5_reg_1592_reg__2_n_72\,
      P(36) => \tmp5_reg_1592_reg__2_n_73\,
      P(35) => \tmp5_reg_1592_reg__2_n_74\,
      P(34 downto 0) => p_1_in(51 downto 17),
      PATTERNBDETECT => \NLW_tmp5_reg_1592_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp5_reg_1592_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp5_fu_1187_p2__0_n_110\,
      PCIN(46) => \tmp5_fu_1187_p2__0_n_111\,
      PCIN(45) => \tmp5_fu_1187_p2__0_n_112\,
      PCIN(44) => \tmp5_fu_1187_p2__0_n_113\,
      PCIN(43) => \tmp5_fu_1187_p2__0_n_114\,
      PCIN(42) => \tmp5_fu_1187_p2__0_n_115\,
      PCIN(41) => \tmp5_fu_1187_p2__0_n_116\,
      PCIN(40) => \tmp5_fu_1187_p2__0_n_117\,
      PCIN(39) => \tmp5_fu_1187_p2__0_n_118\,
      PCIN(38) => \tmp5_fu_1187_p2__0_n_119\,
      PCIN(37) => \tmp5_fu_1187_p2__0_n_120\,
      PCIN(36) => \tmp5_fu_1187_p2__0_n_121\,
      PCIN(35) => \tmp5_fu_1187_p2__0_n_122\,
      PCIN(34) => \tmp5_fu_1187_p2__0_n_123\,
      PCIN(33) => \tmp5_fu_1187_p2__0_n_124\,
      PCIN(32) => \tmp5_fu_1187_p2__0_n_125\,
      PCIN(31) => \tmp5_fu_1187_p2__0_n_126\,
      PCIN(30) => \tmp5_fu_1187_p2__0_n_127\,
      PCIN(29) => \tmp5_fu_1187_p2__0_n_128\,
      PCIN(28) => \tmp5_fu_1187_p2__0_n_129\,
      PCIN(27) => \tmp5_fu_1187_p2__0_n_130\,
      PCIN(26) => \tmp5_fu_1187_p2__0_n_131\,
      PCIN(25) => \tmp5_fu_1187_p2__0_n_132\,
      PCIN(24) => \tmp5_fu_1187_p2__0_n_133\,
      PCIN(23) => \tmp5_fu_1187_p2__0_n_134\,
      PCIN(22) => \tmp5_fu_1187_p2__0_n_135\,
      PCIN(21) => \tmp5_fu_1187_p2__0_n_136\,
      PCIN(20) => \tmp5_fu_1187_p2__0_n_137\,
      PCIN(19) => \tmp5_fu_1187_p2__0_n_138\,
      PCIN(18) => \tmp5_fu_1187_p2__0_n_139\,
      PCIN(17) => \tmp5_fu_1187_p2__0_n_140\,
      PCIN(16) => \tmp5_fu_1187_p2__0_n_141\,
      PCIN(15) => \tmp5_fu_1187_p2__0_n_142\,
      PCIN(14) => \tmp5_fu_1187_p2__0_n_143\,
      PCIN(13) => \tmp5_fu_1187_p2__0_n_144\,
      PCIN(12) => \tmp5_fu_1187_p2__0_n_145\,
      PCIN(11) => \tmp5_fu_1187_p2__0_n_146\,
      PCIN(10) => \tmp5_fu_1187_p2__0_n_147\,
      PCIN(9) => \tmp5_fu_1187_p2__0_n_148\,
      PCIN(8) => \tmp5_fu_1187_p2__0_n_149\,
      PCIN(7) => \tmp5_fu_1187_p2__0_n_150\,
      PCIN(6) => \tmp5_fu_1187_p2__0_n_151\,
      PCIN(5) => \tmp5_fu_1187_p2__0_n_152\,
      PCIN(4) => \tmp5_fu_1187_p2__0_n_153\,
      PCIN(3) => \tmp5_fu_1187_p2__0_n_154\,
      PCIN(2) => \tmp5_fu_1187_p2__0_n_155\,
      PCIN(1) => \tmp5_fu_1187_p2__0_n_156\,
      PCIN(0) => \tmp5_fu_1187_p2__0_n_157\,
      PCOUT(47 downto 0) => \NLW_tmp5_reg_1592_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp5_reg_1592_reg__2_UNDERFLOW_UNCONNECTED\
    );
tmp9_fu_1181_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_V_fu_1166_p2(34),
      A(28) => r_V_fu_1166_p2(34),
      A(27) => r_V_fu_1166_p2(34),
      A(26) => r_V_fu_1166_p2(34),
      A(25) => r_V_fu_1166_p2(34),
      A(24) => r_V_fu_1166_p2(34),
      A(23) => r_V_fu_1166_p2(34),
      A(22) => r_V_fu_1166_p2(34),
      A(21) => r_V_fu_1166_p2(34),
      A(20) => r_V_fu_1166_p2(34),
      A(19) => r_V_fu_1166_p2(34),
      A(18) => r_V_fu_1166_p2(34),
      A(17 downto 0) => r_V_fu_1166_p2(34 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp9_fu_1181_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => r_V_fu_1166_p2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp9_fu_1181_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp9_fu_1181_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp9_fu_1181_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp9_fu_1181_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp9_fu_1181_p2_OVERFLOW_UNCONNECTED,
      P(47) => tmp9_fu_1181_p2_n_62,
      P(46) => tmp9_fu_1181_p2_n_63,
      P(45) => tmp9_fu_1181_p2_n_64,
      P(44) => tmp9_fu_1181_p2_n_65,
      P(43) => tmp9_fu_1181_p2_n_66,
      P(42) => tmp9_fu_1181_p2_n_67,
      P(41) => tmp9_fu_1181_p2_n_68,
      P(40) => tmp9_fu_1181_p2_n_69,
      P(39) => tmp9_fu_1181_p2_n_70,
      P(38) => tmp9_fu_1181_p2_n_71,
      P(37) => tmp9_fu_1181_p2_n_72,
      P(36) => tmp9_fu_1181_p2_n_73,
      P(35) => tmp9_fu_1181_p2_n_74,
      P(34) => tmp9_fu_1181_p2_n_75,
      P(33) => tmp9_fu_1181_p2_n_76,
      P(32) => tmp9_fu_1181_p2_n_77,
      P(31) => tmp9_fu_1181_p2_n_78,
      P(30) => tmp9_fu_1181_p2_n_79,
      P(29) => tmp9_fu_1181_p2_n_80,
      P(28) => tmp9_fu_1181_p2_n_81,
      P(27) => tmp9_fu_1181_p2_n_82,
      P(26) => tmp9_fu_1181_p2_n_83,
      P(25) => tmp9_fu_1181_p2_n_84,
      P(24) => tmp9_fu_1181_p2_n_85,
      P(23) => tmp9_fu_1181_p2_n_86,
      P(22) => tmp9_fu_1181_p2_n_87,
      P(21) => tmp9_fu_1181_p2_n_88,
      P(20) => tmp9_fu_1181_p2_n_89,
      P(19) => tmp9_fu_1181_p2_n_90,
      P(18) => tmp9_fu_1181_p2_n_91,
      P(17) => tmp9_fu_1181_p2_n_92,
      P(16) => tmp9_fu_1181_p2_n_93,
      P(15) => tmp9_fu_1181_p2_n_94,
      P(14) => tmp9_fu_1181_p2_n_95,
      P(13) => tmp9_fu_1181_p2_n_96,
      P(12) => tmp9_fu_1181_p2_n_97,
      P(11) => tmp9_fu_1181_p2_n_98,
      P(10) => tmp9_fu_1181_p2_n_99,
      P(9) => tmp9_fu_1181_p2_n_100,
      P(8) => tmp9_fu_1181_p2_n_101,
      P(7) => tmp9_fu_1181_p2_n_102,
      P(6) => tmp9_fu_1181_p2_n_103,
      P(5) => tmp9_fu_1181_p2_n_104,
      P(4) => tmp9_fu_1181_p2_n_105,
      P(3) => tmp9_fu_1181_p2_n_106,
      P(2) => tmp9_fu_1181_p2_n_107,
      P(1) => tmp9_fu_1181_p2_n_108,
      P(0) => tmp9_fu_1181_p2_n_109,
      PATTERNBDETECT => NLW_tmp9_fu_1181_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp9_fu_1181_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp9_fu_1181_p2_n_110,
      PCOUT(46) => tmp9_fu_1181_p2_n_111,
      PCOUT(45) => tmp9_fu_1181_p2_n_112,
      PCOUT(44) => tmp9_fu_1181_p2_n_113,
      PCOUT(43) => tmp9_fu_1181_p2_n_114,
      PCOUT(42) => tmp9_fu_1181_p2_n_115,
      PCOUT(41) => tmp9_fu_1181_p2_n_116,
      PCOUT(40) => tmp9_fu_1181_p2_n_117,
      PCOUT(39) => tmp9_fu_1181_p2_n_118,
      PCOUT(38) => tmp9_fu_1181_p2_n_119,
      PCOUT(37) => tmp9_fu_1181_p2_n_120,
      PCOUT(36) => tmp9_fu_1181_p2_n_121,
      PCOUT(35) => tmp9_fu_1181_p2_n_122,
      PCOUT(34) => tmp9_fu_1181_p2_n_123,
      PCOUT(33) => tmp9_fu_1181_p2_n_124,
      PCOUT(32) => tmp9_fu_1181_p2_n_125,
      PCOUT(31) => tmp9_fu_1181_p2_n_126,
      PCOUT(30) => tmp9_fu_1181_p2_n_127,
      PCOUT(29) => tmp9_fu_1181_p2_n_128,
      PCOUT(28) => tmp9_fu_1181_p2_n_129,
      PCOUT(27) => tmp9_fu_1181_p2_n_130,
      PCOUT(26) => tmp9_fu_1181_p2_n_131,
      PCOUT(25) => tmp9_fu_1181_p2_n_132,
      PCOUT(24) => tmp9_fu_1181_p2_n_133,
      PCOUT(23) => tmp9_fu_1181_p2_n_134,
      PCOUT(22) => tmp9_fu_1181_p2_n_135,
      PCOUT(21) => tmp9_fu_1181_p2_n_136,
      PCOUT(20) => tmp9_fu_1181_p2_n_137,
      PCOUT(19) => tmp9_fu_1181_p2_n_138,
      PCOUT(18) => tmp9_fu_1181_p2_n_139,
      PCOUT(17) => tmp9_fu_1181_p2_n_140,
      PCOUT(16) => tmp9_fu_1181_p2_n_141,
      PCOUT(15) => tmp9_fu_1181_p2_n_142,
      PCOUT(14) => tmp9_fu_1181_p2_n_143,
      PCOUT(13) => tmp9_fu_1181_p2_n_144,
      PCOUT(12) => tmp9_fu_1181_p2_n_145,
      PCOUT(11) => tmp9_fu_1181_p2_n_146,
      PCOUT(10) => tmp9_fu_1181_p2_n_147,
      PCOUT(9) => tmp9_fu_1181_p2_n_148,
      PCOUT(8) => tmp9_fu_1181_p2_n_149,
      PCOUT(7) => tmp9_fu_1181_p2_n_150,
      PCOUT(6) => tmp9_fu_1181_p2_n_151,
      PCOUT(5) => tmp9_fu_1181_p2_n_152,
      PCOUT(4) => tmp9_fu_1181_p2_n_153,
      PCOUT(3) => tmp9_fu_1181_p2_n_154,
      PCOUT(2) => tmp9_fu_1181_p2_n_155,
      PCOUT(1) => tmp9_fu_1181_p2_n_156,
      PCOUT(0) => tmp9_fu_1181_p2_n_157,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp9_fu_1181_p2_UNDERFLOW_UNCONNECTED
    );
\tmp9_fu_1181_p2__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => r_V_fu_1166_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp9_fu_1181_p2__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => r_V_fu_1166_p2(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp9_fu_1181_p2__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp9_fu_1181_p2__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp9_fu_1181_p2__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp9_fu_1181_p2__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp9_fu_1181_p2__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp9_fu_1181_p2__0_n_62\,
      P(46) => \tmp9_fu_1181_p2__0_n_63\,
      P(45) => \tmp9_fu_1181_p2__0_n_64\,
      P(44) => \tmp9_fu_1181_p2__0_n_65\,
      P(43) => \tmp9_fu_1181_p2__0_n_66\,
      P(42) => \tmp9_fu_1181_p2__0_n_67\,
      P(41) => \tmp9_fu_1181_p2__0_n_68\,
      P(40) => \tmp9_fu_1181_p2__0_n_69\,
      P(39) => \tmp9_fu_1181_p2__0_n_70\,
      P(38) => \tmp9_fu_1181_p2__0_n_71\,
      P(37) => \tmp9_fu_1181_p2__0_n_72\,
      P(36) => \tmp9_fu_1181_p2__0_n_73\,
      P(35) => \tmp9_fu_1181_p2__0_n_74\,
      P(34) => \tmp9_fu_1181_p2__0_n_75\,
      P(33) => \tmp9_fu_1181_p2__0_n_76\,
      P(32) => \tmp9_fu_1181_p2__0_n_77\,
      P(31) => \tmp9_fu_1181_p2__0_n_78\,
      P(30) => \tmp9_fu_1181_p2__0_n_79\,
      P(29) => \tmp9_fu_1181_p2__0_n_80\,
      P(28) => \tmp9_fu_1181_p2__0_n_81\,
      P(27) => \tmp9_fu_1181_p2__0_n_82\,
      P(26) => \tmp9_fu_1181_p2__0_n_83\,
      P(25) => \tmp9_fu_1181_p2__0_n_84\,
      P(24) => \tmp9_fu_1181_p2__0_n_85\,
      P(23) => \tmp9_fu_1181_p2__0_n_86\,
      P(22) => \tmp9_fu_1181_p2__0_n_87\,
      P(21) => \tmp9_fu_1181_p2__0_n_88\,
      P(20) => \tmp9_fu_1181_p2__0_n_89\,
      P(19) => \tmp9_fu_1181_p2__0_n_90\,
      P(18) => \tmp9_fu_1181_p2__0_n_91\,
      P(17) => \tmp9_fu_1181_p2__0_n_92\,
      P(16) => \tmp9_fu_1181_p2__0_n_93\,
      P(15) => \tmp9_fu_1181_p2__0_n_94\,
      P(14) => \tmp9_fu_1181_p2__0_n_95\,
      P(13) => \tmp9_fu_1181_p2__0_n_96\,
      P(12) => \tmp9_fu_1181_p2__0_n_97\,
      P(11) => \tmp9_fu_1181_p2__0_n_98\,
      P(10) => \tmp9_fu_1181_p2__0_n_99\,
      P(9) => \tmp9_fu_1181_p2__0_n_100\,
      P(8) => \tmp9_fu_1181_p2__0_n_101\,
      P(7) => \tmp9_fu_1181_p2__0_n_102\,
      P(6) => \tmp9_fu_1181_p2__0_n_103\,
      P(5) => \tmp9_fu_1181_p2__0_n_104\,
      P(4) => \tmp9_fu_1181_p2__0_n_105\,
      P(3) => \tmp9_fu_1181_p2__0_n_106\,
      P(2) => \tmp9_fu_1181_p2__0_n_107\,
      P(1) => \tmp9_fu_1181_p2__0_n_108\,
      P(0) => \tmp9_fu_1181_p2__0_n_109\,
      PATTERNBDETECT => \NLW_tmp9_fu_1181_p2__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp9_fu_1181_p2__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp9_fu_1181_p2__0_n_110\,
      PCOUT(46) => \tmp9_fu_1181_p2__0_n_111\,
      PCOUT(45) => \tmp9_fu_1181_p2__0_n_112\,
      PCOUT(44) => \tmp9_fu_1181_p2__0_n_113\,
      PCOUT(43) => \tmp9_fu_1181_p2__0_n_114\,
      PCOUT(42) => \tmp9_fu_1181_p2__0_n_115\,
      PCOUT(41) => \tmp9_fu_1181_p2__0_n_116\,
      PCOUT(40) => \tmp9_fu_1181_p2__0_n_117\,
      PCOUT(39) => \tmp9_fu_1181_p2__0_n_118\,
      PCOUT(38) => \tmp9_fu_1181_p2__0_n_119\,
      PCOUT(37) => \tmp9_fu_1181_p2__0_n_120\,
      PCOUT(36) => \tmp9_fu_1181_p2__0_n_121\,
      PCOUT(35) => \tmp9_fu_1181_p2__0_n_122\,
      PCOUT(34) => \tmp9_fu_1181_p2__0_n_123\,
      PCOUT(33) => \tmp9_fu_1181_p2__0_n_124\,
      PCOUT(32) => \tmp9_fu_1181_p2__0_n_125\,
      PCOUT(31) => \tmp9_fu_1181_p2__0_n_126\,
      PCOUT(30) => \tmp9_fu_1181_p2__0_n_127\,
      PCOUT(29) => \tmp9_fu_1181_p2__0_n_128\,
      PCOUT(28) => \tmp9_fu_1181_p2__0_n_129\,
      PCOUT(27) => \tmp9_fu_1181_p2__0_n_130\,
      PCOUT(26) => \tmp9_fu_1181_p2__0_n_131\,
      PCOUT(25) => \tmp9_fu_1181_p2__0_n_132\,
      PCOUT(24) => \tmp9_fu_1181_p2__0_n_133\,
      PCOUT(23) => \tmp9_fu_1181_p2__0_n_134\,
      PCOUT(22) => \tmp9_fu_1181_p2__0_n_135\,
      PCOUT(21) => \tmp9_fu_1181_p2__0_n_136\,
      PCOUT(20) => \tmp9_fu_1181_p2__0_n_137\,
      PCOUT(19) => \tmp9_fu_1181_p2__0_n_138\,
      PCOUT(18) => \tmp9_fu_1181_p2__0_n_139\,
      PCOUT(17) => \tmp9_fu_1181_p2__0_n_140\,
      PCOUT(16) => \tmp9_fu_1181_p2__0_n_141\,
      PCOUT(15) => \tmp9_fu_1181_p2__0_n_142\,
      PCOUT(14) => \tmp9_fu_1181_p2__0_n_143\,
      PCOUT(13) => \tmp9_fu_1181_p2__0_n_144\,
      PCOUT(12) => \tmp9_fu_1181_p2__0_n_145\,
      PCOUT(11) => \tmp9_fu_1181_p2__0_n_146\,
      PCOUT(10) => \tmp9_fu_1181_p2__0_n_147\,
      PCOUT(9) => \tmp9_fu_1181_p2__0_n_148\,
      PCOUT(8) => \tmp9_fu_1181_p2__0_n_149\,
      PCOUT(7) => \tmp9_fu_1181_p2__0_n_150\,
      PCOUT(6) => \tmp9_fu_1181_p2__0_n_151\,
      PCOUT(5) => \tmp9_fu_1181_p2__0_n_152\,
      PCOUT(4) => \tmp9_fu_1181_p2__0_n_153\,
      PCOUT(3) => \tmp9_fu_1181_p2__0_n_154\,
      PCOUT(2) => \tmp9_fu_1181_p2__0_n_155\,
      PCOUT(1) => \tmp9_fu_1181_p2__0_n_156\,
      PCOUT(0) => \tmp9_fu_1181_p2__0_n_157\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp9_fu_1181_p2__0_UNDERFLOW_UNCONNECTED\
    );
\tmp9_reg_1587_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_109,
      Q => \tmp9_reg_1587_reg_n_4_[0]\,
      R => '0'
    );
\tmp9_reg_1587_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_109\,
      Q => \tmp9_reg_1587_reg[0]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_99,
      Q => \tmp9_reg_1587_reg_n_4_[10]\,
      R => '0'
    );
\tmp9_reg_1587_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_99\,
      Q => \tmp9_reg_1587_reg[10]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_98,
      Q => \tmp9_reg_1587_reg_n_4_[11]\,
      R => '0'
    );
\tmp9_reg_1587_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_98\,
      Q => \tmp9_reg_1587_reg[11]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_97,
      Q => \tmp9_reg_1587_reg_n_4_[12]\,
      R => '0'
    );
\tmp9_reg_1587_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_97\,
      Q => \tmp9_reg_1587_reg[12]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_96,
      Q => \tmp9_reg_1587_reg_n_4_[13]\,
      R => '0'
    );
\tmp9_reg_1587_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_96\,
      Q => \tmp9_reg_1587_reg[13]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_95,
      Q => \tmp9_reg_1587_reg_n_4_[14]\,
      R => '0'
    );
\tmp9_reg_1587_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_95\,
      Q => \tmp9_reg_1587_reg[14]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_94,
      Q => \tmp9_reg_1587_reg_n_4_[15]\,
      R => '0'
    );
\tmp9_reg_1587_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_94\,
      Q => \tmp9_reg_1587_reg[15]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_93,
      Q => \tmp9_reg_1587_reg_n_4_[16]\,
      R => '0'
    );
\tmp9_reg_1587_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_93\,
      Q => \tmp9_reg_1587_reg[16]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_108,
      Q => \tmp9_reg_1587_reg_n_4_[1]\,
      R => '0'
    );
\tmp9_reg_1587_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_108\,
      Q => \tmp9_reg_1587_reg[1]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_107,
      Q => \tmp9_reg_1587_reg_n_4_[2]\,
      R => '0'
    );
\tmp9_reg_1587_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_107\,
      Q => \tmp9_reg_1587_reg[2]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_106,
      Q => \tmp9_reg_1587_reg_n_4_[3]\,
      R => '0'
    );
\tmp9_reg_1587_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_106\,
      Q => \tmp9_reg_1587_reg[3]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_105,
      Q => \tmp9_reg_1587_reg_n_4_[4]\,
      R => '0'
    );
\tmp9_reg_1587_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_105\,
      Q => \tmp9_reg_1587_reg[4]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_104,
      Q => \tmp9_reg_1587_reg_n_4_[5]\,
      R => '0'
    );
\tmp9_reg_1587_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_104\,
      Q => \tmp9_reg_1587_reg[5]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_103,
      Q => \tmp9_reg_1587_reg_n_4_[6]\,
      R => '0'
    );
\tmp9_reg_1587_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_103\,
      Q => \tmp9_reg_1587_reg[6]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_102,
      Q => \tmp9_reg_1587_reg_n_4_[7]\,
      R => '0'
    );
\tmp9_reg_1587_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_102\,
      Q => \tmp9_reg_1587_reg[7]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_101,
      Q => \tmp9_reg_1587_reg_n_4_[8]\,
      R => '0'
    );
\tmp9_reg_1587_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_101\,
      Q => \tmp9_reg_1587_reg[8]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => tmp9_fu_1181_p2_n_100,
      Q => \tmp9_reg_1587_reg_n_4_[9]\,
      R => '0'
    );
\tmp9_reg_1587_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEP,
      D => \tmp9_fu_1181_p2__0_n_100\,
      Q => \tmp9_reg_1587_reg[9]__0_n_4\,
      R => '0'
    );
\tmp9_reg_1587_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_V_fu_1166_p2(34),
      A(28) => r_V_fu_1166_p2(34),
      A(27) => r_V_fu_1166_p2(34),
      A(26) => r_V_fu_1166_p2(34),
      A(25) => r_V_fu_1166_p2(34),
      A(24) => r_V_fu_1166_p2(34),
      A(23) => r_V_fu_1166_p2(34),
      A(22) => r_V_fu_1166_p2(34),
      A(21) => r_V_fu_1166_p2(34),
      A(20) => r_V_fu_1166_p2(34),
      A(19) => r_V_fu_1166_p2(34),
      A(18) => r_V_fu_1166_p2(34),
      A(17 downto 0) => r_V_fu_1166_p2(34 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp9_reg_1587_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => r_V_fu_1166_p2(34 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp9_reg_1587_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp9_reg_1587_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp9_reg_1587_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CEP,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp9_reg_1587_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_tmp9_reg_1587_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp9_reg_1587_reg__0_n_62\,
      P(46) => \tmp9_reg_1587_reg__0_n_63\,
      P(45) => \tmp9_reg_1587_reg__0_n_64\,
      P(44) => \tmp9_reg_1587_reg__0_n_65\,
      P(43) => \tmp9_reg_1587_reg__0_n_66\,
      P(42) => \tmp9_reg_1587_reg__0_n_67\,
      P(41) => \tmp9_reg_1587_reg__0_n_68\,
      P(40) => \tmp9_reg_1587_reg__0_n_69\,
      P(39) => \tmp9_reg_1587_reg__0_n_70\,
      P(38) => \tmp9_reg_1587_reg__0_n_71\,
      P(37) => \tmp9_reg_1587_reg__0_n_72\,
      P(36) => \tmp9_reg_1587_reg__0_n_73\,
      P(35) => \tmp9_reg_1587_reg__0_n_74\,
      P(34) => \tmp9_reg_1587_reg__0_n_75\,
      P(33) => \tmp9_reg_1587_reg__0_n_76\,
      P(32) => \tmp9_reg_1587_reg__0_n_77\,
      P(31) => \tmp9_reg_1587_reg__0_n_78\,
      P(30) => \tmp9_reg_1587_reg__0_n_79\,
      P(29) => \tmp9_reg_1587_reg__0_n_80\,
      P(28) => \tmp9_reg_1587_reg__0_n_81\,
      P(27) => \tmp9_reg_1587_reg__0_n_82\,
      P(26) => \tmp9_reg_1587_reg__0_n_83\,
      P(25) => \tmp9_reg_1587_reg__0_n_84\,
      P(24) => \tmp9_reg_1587_reg__0_n_85\,
      P(23) => \tmp9_reg_1587_reg__0_n_86\,
      P(22) => \tmp9_reg_1587_reg__0_n_87\,
      P(21) => \tmp9_reg_1587_reg__0_n_88\,
      P(20) => \tmp9_reg_1587_reg__0_n_89\,
      P(19) => \tmp9_reg_1587_reg__0_n_90\,
      P(18) => \tmp9_reg_1587_reg__0_n_91\,
      P(17) => \tmp9_reg_1587_reg__0_n_92\,
      P(16) => \tmp9_reg_1587_reg__0_n_93\,
      P(15) => \tmp9_reg_1587_reg__0_n_94\,
      P(14) => \tmp9_reg_1587_reg__0_n_95\,
      P(13) => \tmp9_reg_1587_reg__0_n_96\,
      P(12) => \tmp9_reg_1587_reg__0_n_97\,
      P(11) => \tmp9_reg_1587_reg__0_n_98\,
      P(10) => \tmp9_reg_1587_reg__0_n_99\,
      P(9) => \tmp9_reg_1587_reg__0_n_100\,
      P(8) => \tmp9_reg_1587_reg__0_n_101\,
      P(7) => \tmp9_reg_1587_reg__0_n_102\,
      P(6) => \tmp9_reg_1587_reg__0_n_103\,
      P(5) => \tmp9_reg_1587_reg__0_n_104\,
      P(4) => \tmp9_reg_1587_reg__0_n_105\,
      P(3) => \tmp9_reg_1587_reg__0_n_106\,
      P(2) => \tmp9_reg_1587_reg__0_n_107\,
      P(1) => \tmp9_reg_1587_reg__0_n_108\,
      P(0) => \tmp9_reg_1587_reg__0_n_109\,
      PATTERNBDETECT => \NLW_tmp9_reg_1587_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp9_reg_1587_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp9_fu_1181_p2_n_110,
      PCIN(46) => tmp9_fu_1181_p2_n_111,
      PCIN(45) => tmp9_fu_1181_p2_n_112,
      PCIN(44) => tmp9_fu_1181_p2_n_113,
      PCIN(43) => tmp9_fu_1181_p2_n_114,
      PCIN(42) => tmp9_fu_1181_p2_n_115,
      PCIN(41) => tmp9_fu_1181_p2_n_116,
      PCIN(40) => tmp9_fu_1181_p2_n_117,
      PCIN(39) => tmp9_fu_1181_p2_n_118,
      PCIN(38) => tmp9_fu_1181_p2_n_119,
      PCIN(37) => tmp9_fu_1181_p2_n_120,
      PCIN(36) => tmp9_fu_1181_p2_n_121,
      PCIN(35) => tmp9_fu_1181_p2_n_122,
      PCIN(34) => tmp9_fu_1181_p2_n_123,
      PCIN(33) => tmp9_fu_1181_p2_n_124,
      PCIN(32) => tmp9_fu_1181_p2_n_125,
      PCIN(31) => tmp9_fu_1181_p2_n_126,
      PCIN(30) => tmp9_fu_1181_p2_n_127,
      PCIN(29) => tmp9_fu_1181_p2_n_128,
      PCIN(28) => tmp9_fu_1181_p2_n_129,
      PCIN(27) => tmp9_fu_1181_p2_n_130,
      PCIN(26) => tmp9_fu_1181_p2_n_131,
      PCIN(25) => tmp9_fu_1181_p2_n_132,
      PCIN(24) => tmp9_fu_1181_p2_n_133,
      PCIN(23) => tmp9_fu_1181_p2_n_134,
      PCIN(22) => tmp9_fu_1181_p2_n_135,
      PCIN(21) => tmp9_fu_1181_p2_n_136,
      PCIN(20) => tmp9_fu_1181_p2_n_137,
      PCIN(19) => tmp9_fu_1181_p2_n_138,
      PCIN(18) => tmp9_fu_1181_p2_n_139,
      PCIN(17) => tmp9_fu_1181_p2_n_140,
      PCIN(16) => tmp9_fu_1181_p2_n_141,
      PCIN(15) => tmp9_fu_1181_p2_n_142,
      PCIN(14) => tmp9_fu_1181_p2_n_143,
      PCIN(13) => tmp9_fu_1181_p2_n_144,
      PCIN(12) => tmp9_fu_1181_p2_n_145,
      PCIN(11) => tmp9_fu_1181_p2_n_146,
      PCIN(10) => tmp9_fu_1181_p2_n_147,
      PCIN(9) => tmp9_fu_1181_p2_n_148,
      PCIN(8) => tmp9_fu_1181_p2_n_149,
      PCIN(7) => tmp9_fu_1181_p2_n_150,
      PCIN(6) => tmp9_fu_1181_p2_n_151,
      PCIN(5) => tmp9_fu_1181_p2_n_152,
      PCIN(4) => tmp9_fu_1181_p2_n_153,
      PCIN(3) => tmp9_fu_1181_p2_n_154,
      PCIN(2) => tmp9_fu_1181_p2_n_155,
      PCIN(1) => tmp9_fu_1181_p2_n_156,
      PCIN(0) => tmp9_fu_1181_p2_n_157,
      PCOUT(47 downto 0) => \NLW_tmp9_reg_1587_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp9_reg_1587_reg__0_UNDERFLOW_UNCONNECTED\
    );
\tmp9_reg_1587_reg__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => r_V_fu_1166_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp9_reg_1587_reg__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => r_V_fu_1166_p2(34 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp9_reg_1587_reg__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp9_reg_1587_reg__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp9_reg_1587_reg__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CEP,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp9_reg_1587_reg__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_tmp9_reg_1587_reg__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp9_reg_1587_reg__2_n_62\,
      P(46) => \tmp9_reg_1587_reg__2_n_63\,
      P(45) => \tmp9_reg_1587_reg__2_n_64\,
      P(44) => \tmp9_reg_1587_reg__2_n_65\,
      P(43) => \tmp9_reg_1587_reg__2_n_66\,
      P(42) => \tmp9_reg_1587_reg__2_n_67\,
      P(41) => \tmp9_reg_1587_reg__2_n_68\,
      P(40) => \tmp9_reg_1587_reg__2_n_69\,
      P(39) => \tmp9_reg_1587_reg__2_n_70\,
      P(38) => \tmp9_reg_1587_reg__2_n_71\,
      P(37) => \tmp9_reg_1587_reg__2_n_72\,
      P(36) => \tmp9_reg_1587_reg__2_n_73\,
      P(35) => \tmp9_reg_1587_reg__2_n_74\,
      P(34) => \tmp9_reg_1587_reg__2_n_75\,
      P(33) => \tmp9_reg_1587_reg__2_n_76\,
      P(32) => \tmp9_reg_1587_reg__2_n_77\,
      P(31) => \tmp9_reg_1587_reg__2_n_78\,
      P(30) => \tmp9_reg_1587_reg__2_n_79\,
      P(29) => \tmp9_reg_1587_reg__2_n_80\,
      P(28) => \tmp9_reg_1587_reg__2_n_81\,
      P(27) => \tmp9_reg_1587_reg__2_n_82\,
      P(26) => \tmp9_reg_1587_reg__2_n_83\,
      P(25) => \tmp9_reg_1587_reg__2_n_84\,
      P(24) => \tmp9_reg_1587_reg__2_n_85\,
      P(23) => \tmp9_reg_1587_reg__2_n_86\,
      P(22) => \tmp9_reg_1587_reg__2_n_87\,
      P(21) => \tmp9_reg_1587_reg__2_n_88\,
      P(20) => \tmp9_reg_1587_reg__2_n_89\,
      P(19) => \tmp9_reg_1587_reg__2_n_90\,
      P(18) => \tmp9_reg_1587_reg__2_n_91\,
      P(17) => \tmp9_reg_1587_reg__2_n_92\,
      P(16) => \tmp9_reg_1587_reg__2_n_93\,
      P(15) => \tmp9_reg_1587_reg__2_n_94\,
      P(14) => \tmp9_reg_1587_reg__2_n_95\,
      P(13) => \tmp9_reg_1587_reg__2_n_96\,
      P(12) => \tmp9_reg_1587_reg__2_n_97\,
      P(11) => \tmp9_reg_1587_reg__2_n_98\,
      P(10) => \tmp9_reg_1587_reg__2_n_99\,
      P(9) => \tmp9_reg_1587_reg__2_n_100\,
      P(8) => \tmp9_reg_1587_reg__2_n_101\,
      P(7) => \tmp9_reg_1587_reg__2_n_102\,
      P(6) => \tmp9_reg_1587_reg__2_n_103\,
      P(5) => \tmp9_reg_1587_reg__2_n_104\,
      P(4) => \tmp9_reg_1587_reg__2_n_105\,
      P(3) => \tmp9_reg_1587_reg__2_n_106\,
      P(2) => \tmp9_reg_1587_reg__2_n_107\,
      P(1) => \tmp9_reg_1587_reg__2_n_108\,
      P(0) => \tmp9_reg_1587_reg__2_n_109\,
      PATTERNBDETECT => \NLW_tmp9_reg_1587_reg__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp9_reg_1587_reg__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp9_fu_1181_p2__0_n_110\,
      PCIN(46) => \tmp9_fu_1181_p2__0_n_111\,
      PCIN(45) => \tmp9_fu_1181_p2__0_n_112\,
      PCIN(44) => \tmp9_fu_1181_p2__0_n_113\,
      PCIN(43) => \tmp9_fu_1181_p2__0_n_114\,
      PCIN(42) => \tmp9_fu_1181_p2__0_n_115\,
      PCIN(41) => \tmp9_fu_1181_p2__0_n_116\,
      PCIN(40) => \tmp9_fu_1181_p2__0_n_117\,
      PCIN(39) => \tmp9_fu_1181_p2__0_n_118\,
      PCIN(38) => \tmp9_fu_1181_p2__0_n_119\,
      PCIN(37) => \tmp9_fu_1181_p2__0_n_120\,
      PCIN(36) => \tmp9_fu_1181_p2__0_n_121\,
      PCIN(35) => \tmp9_fu_1181_p2__0_n_122\,
      PCIN(34) => \tmp9_fu_1181_p2__0_n_123\,
      PCIN(33) => \tmp9_fu_1181_p2__0_n_124\,
      PCIN(32) => \tmp9_fu_1181_p2__0_n_125\,
      PCIN(31) => \tmp9_fu_1181_p2__0_n_126\,
      PCIN(30) => \tmp9_fu_1181_p2__0_n_127\,
      PCIN(29) => \tmp9_fu_1181_p2__0_n_128\,
      PCIN(28) => \tmp9_fu_1181_p2__0_n_129\,
      PCIN(27) => \tmp9_fu_1181_p2__0_n_130\,
      PCIN(26) => \tmp9_fu_1181_p2__0_n_131\,
      PCIN(25) => \tmp9_fu_1181_p2__0_n_132\,
      PCIN(24) => \tmp9_fu_1181_p2__0_n_133\,
      PCIN(23) => \tmp9_fu_1181_p2__0_n_134\,
      PCIN(22) => \tmp9_fu_1181_p2__0_n_135\,
      PCIN(21) => \tmp9_fu_1181_p2__0_n_136\,
      PCIN(20) => \tmp9_fu_1181_p2__0_n_137\,
      PCIN(19) => \tmp9_fu_1181_p2__0_n_138\,
      PCIN(18) => \tmp9_fu_1181_p2__0_n_139\,
      PCIN(17) => \tmp9_fu_1181_p2__0_n_140\,
      PCIN(16) => \tmp9_fu_1181_p2__0_n_141\,
      PCIN(15) => \tmp9_fu_1181_p2__0_n_142\,
      PCIN(14) => \tmp9_fu_1181_p2__0_n_143\,
      PCIN(13) => \tmp9_fu_1181_p2__0_n_144\,
      PCIN(12) => \tmp9_fu_1181_p2__0_n_145\,
      PCIN(11) => \tmp9_fu_1181_p2__0_n_146\,
      PCIN(10) => \tmp9_fu_1181_p2__0_n_147\,
      PCIN(9) => \tmp9_fu_1181_p2__0_n_148\,
      PCIN(8) => \tmp9_fu_1181_p2__0_n_149\,
      PCIN(7) => \tmp9_fu_1181_p2__0_n_150\,
      PCIN(6) => \tmp9_fu_1181_p2__0_n_151\,
      PCIN(5) => \tmp9_fu_1181_p2__0_n_152\,
      PCIN(4) => \tmp9_fu_1181_p2__0_n_153\,
      PCIN(3) => \tmp9_fu_1181_p2__0_n_154\,
      PCIN(2) => \tmp9_fu_1181_p2__0_n_155\,
      PCIN(1) => \tmp9_fu_1181_p2__0_n_156\,
      PCIN(0) => \tmp9_fu_1181_p2__0_n_157\,
      PCOUT(47 downto 0) => \NLW_tmp9_reg_1587_reg__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp9_reg_1587_reg__2_UNDERFLOW_UNCONNECTED\
    );
\tmp_15_i_reg_1491[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_15_i_fu_1008_p2,
      I1 => ap_CS_fsm_state12,
      I2 => tmp_15_i_reg_1491,
      O => \tmp_15_i_reg_1491[0]_i_1_n_4\
    );
\tmp_15_i_reg_1491[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => front_pixs_V_U_n_26,
      I1 => \i_op_assign_reg_432_reg_n_4_[0]\,
      I2 => \i_op_assign_reg_432_reg_n_4_[3]\,
      I3 => \i_op_assign_reg_432_reg_n_4_[2]\,
      I4 => \i_op_assign_reg_432_reg_n_4_[8]\,
      O => tmp_15_i_fu_1008_p2
    );
\tmp_15_i_reg_1491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_15_i_reg_1491[0]_i_1_n_4\,
      Q => tmp_15_i_reg_1491,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(0),
      Q => \tmp_1_i_reg_1500_reg_n_4_[0]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(10),
      Q => \tmp_1_i_reg_1500_reg_n_4_[10]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(11),
      Q => \tmp_1_i_reg_1500_reg_n_4_[11]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(12),
      Q => \tmp_1_i_reg_1500_reg_n_4_[12]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(13),
      Q => \tmp_1_i_reg_1500_reg_n_4_[13]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(14),
      Q => \tmp_1_i_reg_1500_reg_n_4_[14]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(15),
      Q => \tmp_1_i_reg_1500_reg_n_4_[15]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(16),
      Q => \tmp_1_i_reg_1500_reg_n_4_[16]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(17),
      Q => \tmp_1_i_reg_1500_reg_n_4_[17]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(18),
      Q => \tmp_1_i_reg_1500_reg_n_4_[18]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(19),
      Q => \tmp_1_i_reg_1500_reg_n_4_[19]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(1),
      Q => \tmp_1_i_reg_1500_reg_n_4_[1]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(2),
      Q => \tmp_1_i_reg_1500_reg_n_4_[2]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(3),
      Q => \tmp_1_i_reg_1500_reg_n_4_[3]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(4),
      Q => \tmp_1_i_reg_1500_reg_n_4_[4]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(5),
      Q => \tmp_1_i_reg_1500_reg_n_4_[5]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(6),
      Q => \tmp_1_i_reg_1500_reg_n_4_[6]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(7),
      Q => \tmp_1_i_reg_1500_reg_n_4_[7]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(8),
      Q => \tmp_1_i_reg_1500_reg_n_4_[8]\,
      R => '0'
    );
\tmp_1_i_reg_1500_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => total_pixs_V_reg_1438(9),
      Q => \tmp_1_i_reg_1500_reg_n_4_[9]\,
      R => '0'
    );
\tmp_2_i_reg_1463_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \i_op_assign_reg_432_reg_n_4_[0]\,
      Q => \tmp_2_i_reg_1463_reg__0\(0),
      R => '0'
    );
\tmp_2_i_reg_1463_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \i_op_assign_reg_432_reg_n_4_[1]\,
      Q => \tmp_2_i_reg_1463_reg__0\(1),
      R => '0'
    );
\tmp_2_i_reg_1463_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \i_op_assign_reg_432_reg_n_4_[2]\,
      Q => \tmp_2_i_reg_1463_reg__0\(2),
      R => '0'
    );
\tmp_2_i_reg_1463_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \i_op_assign_reg_432_reg_n_4_[3]\,
      Q => \tmp_2_i_reg_1463_reg__0\(3),
      R => '0'
    );
\tmp_2_i_reg_1463_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \i_op_assign_reg_432_reg_n_4_[4]\,
      Q => \tmp_2_i_reg_1463_reg__0\(4),
      R => '0'
    );
\tmp_2_i_reg_1463_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \i_op_assign_reg_432_reg_n_4_[5]\,
      Q => \tmp_2_i_reg_1463_reg__0\(5),
      R => '0'
    );
\tmp_2_i_reg_1463_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \i_op_assign_reg_432_reg_n_4_[6]\,
      Q => \tmp_2_i_reg_1463_reg__0\(6),
      R => '0'
    );
\tmp_2_i_reg_1463_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => \i_op_assign_reg_432_reg_n_4_[7]\,
      Q => \tmp_2_i_reg_1463_reg__0\(7),
      R => '0'
    );
\tmp_34_i_reg_1396[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
        port map (
      I0 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I1 => \icmp_reg_1406[0]_i_1_n_4\,
      I2 => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      I3 => \tmp_34_i_reg_1396[0]_i_2_n_4\,
      I4 => p_2_in,
      O => \tmp_34_i_reg_1396[0]_i_1_n_4\
    );
\tmp_34_i_reg_1396[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => tmp_3_reg_1359(6),
      I1 => \addr_last_V_fu_226_reg_n_4_[6]\,
      I2 => tmp_3_reg_1359(7),
      I3 => \addr_last_V_fu_226_reg_n_4_[7]\,
      I4 => \tmp_34_i_reg_1396[0]_i_3_n_4\,
      I5 => \tmp_34_i_reg_1396[0]_i_4_n_4\,
      O => \tmp_34_i_reg_1396[0]_i_2_n_4\
    );
\tmp_34_i_reg_1396[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[0]\,
      I1 => tmp_3_reg_1359(0),
      I2 => tmp_3_reg_1359(2),
      I3 => \addr_last_V_fu_226_reg_n_4_[2]\,
      I4 => tmp_3_reg_1359(1),
      I5 => \addr_last_V_fu_226_reg_n_4_[1]\,
      O => \tmp_34_i_reg_1396[0]_i_3_n_4\
    );
\tmp_34_i_reg_1396[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \addr_last_V_fu_226_reg_n_4_[3]\,
      I1 => tmp_3_reg_1359(3),
      I2 => tmp_3_reg_1359(4),
      I3 => \addr_last_V_fu_226_reg_n_4_[4]\,
      I4 => tmp_3_reg_1359(5),
      I5 => \addr_last_V_fu_226_reg_n_4_[5]\,
      O => \tmp_34_i_reg_1396[0]_i_4_n_4\
    );
\tmp_34_i_reg_1396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_14060,
      D => \tmp_34_i_reg_1396[0]_i_1_n_4\,
      Q => tmp_34_i_reg_1396,
      R => '0'
    );
\tmp_3_reg_1359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_13590,
      D => D(0),
      Q => tmp_3_reg_1359(0),
      R => '0'
    );
\tmp_3_reg_1359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_13590,
      D => D(1),
      Q => tmp_3_reg_1359(1),
      R => '0'
    );
\tmp_3_reg_1359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_13590,
      D => D(2),
      Q => tmp_3_reg_1359(2),
      R => '0'
    );
\tmp_3_reg_1359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_13590,
      D => D(3),
      Q => tmp_3_reg_1359(3),
      R => '0'
    );
\tmp_3_reg_1359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_13590,
      D => D(4),
      Q => tmp_3_reg_1359(4),
      R => '0'
    );
\tmp_3_reg_1359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_13590,
      D => D(5),
      Q => tmp_3_reg_1359(5),
      R => '0'
    );
\tmp_3_reg_1359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_13590,
      D => D(6),
      Q => tmp_3_reg_1359(6),
      R => '0'
    );
\tmp_3_reg_1359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_13590,
      D => D(7),
      Q => tmp_3_reg_1359(7),
      R => '0'
    );
\tmp_49_1_i_reg_1384[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      I1 => p_2_in,
      O => \tmp_49_1_i_reg_1384[0]_i_1_n_4\
    );
\tmp_49_1_i_reg_1384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_14060,
      D => \tmp_49_1_i_reg_1384[0]_i_1_n_4\,
      Q => tmp_49_1_i_reg_1384,
      R => '0'
    );
\tmp_51_2_i_reg_1390[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F700000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => tmp_6_i_reg_1350,
      I2 => srcImg_data_stream_0_empty_n,
      I3 => otusImg_data_stream_s_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg_n_4,
      I5 => tmp_6_i_reg_1350_pp0_iter1_reg,
      O => icmp_reg_14060
    );
\tmp_51_2_i_reg_1390[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => tmp_3_reg_1359(6),
      I1 => addr_win_val_0_V_1_2_fu_218(6),
      I2 => tmp_3_reg_1359(7),
      I3 => addr_win_val_0_V_1_2_fu_218(7),
      I4 => \tmp_51_2_i_reg_1390[0]_i_3_n_4\,
      I5 => \tmp_51_2_i_reg_1390[0]_i_4_n_4\,
      O => p_2_in
    );
\tmp_51_2_i_reg_1390[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(0),
      I1 => tmp_3_reg_1359(0),
      I2 => tmp_3_reg_1359(1),
      I3 => addr_win_val_0_V_1_2_fu_218(1),
      I4 => tmp_3_reg_1359(2),
      I5 => addr_win_val_0_V_1_2_fu_218(2),
      O => \tmp_51_2_i_reg_1390[0]_i_3_n_4\
    );
\tmp_51_2_i_reg_1390[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => addr_win_val_0_V_1_2_fu_218(3),
      I1 => tmp_3_reg_1359(3),
      I2 => tmp_3_reg_1359(4),
      I3 => addr_win_val_0_V_1_2_fu_218(4),
      I4 => tmp_3_reg_1359(5),
      I5 => addr_win_val_0_V_1_2_fu_218(5),
      O => \tmp_51_2_i_reg_1390[0]_i_4_n_4\
    );
\tmp_51_2_i_reg_1390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_14060,
      D => p_2_in,
      Q => tmp_51_2_i_reg_1390,
      R => '0'
    );
\tmp_51_i_reg_1378[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_2_in,
      I1 => \tmp_51_i_reg_1378[0]_i_2_n_4\,
      I2 => \tmp_51_i_reg_1378[0]_i_3_n_4\,
      O => \tmp_51_i_reg_1378[0]_i_1_n_4\
    );
\tmp_51_i_reg_1378[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_3_reg_1359(7),
      I1 => addr_win_val_0_V_3_fu_222(7),
      I2 => tmp_3_reg_1359(6),
      I3 => addr_win_val_0_V_3_fu_222(6),
      I4 => \tmp_51_i_reg_1378[0]_i_4_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_5_n_4\,
      O => \tmp_51_i_reg_1378[0]_i_2_n_4\
    );
\tmp_51_i_reg_1378[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => tmp_3_reg_1359(7),
      I1 => addr_win_val_0_V_2_fu_214(7),
      I2 => tmp_3_reg_1359(6),
      I3 => addr_win_val_0_V_2_fu_214(6),
      I4 => \tmp_51_i_reg_1378[0]_i_6_n_4\,
      I5 => \tmp_51_i_reg_1378[0]_i_7_n_4\,
      O => \tmp_51_i_reg_1378[0]_i_3_n_4\
    );
\tmp_51_i_reg_1378[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => addr_win_val_0_V_3_fu_222(0),
      I1 => tmp_3_reg_1359(0),
      I2 => tmp_3_reg_1359(2),
      I3 => addr_win_val_0_V_3_fu_222(2),
      I4 => tmp_3_reg_1359(1),
      I5 => addr_win_val_0_V_3_fu_222(1),
      O => \tmp_51_i_reg_1378[0]_i_4_n_4\
    );
\tmp_51_i_reg_1378[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => addr_win_val_0_V_3_fu_222(3),
      I1 => tmp_3_reg_1359(3),
      I2 => tmp_3_reg_1359(5),
      I3 => addr_win_val_0_V_3_fu_222(5),
      I4 => tmp_3_reg_1359(4),
      I5 => addr_win_val_0_V_3_fu_222(4),
      O => \tmp_51_i_reg_1378[0]_i_5_n_4\
    );
\tmp_51_i_reg_1378[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(0),
      I1 => tmp_3_reg_1359(0),
      I2 => tmp_3_reg_1359(2),
      I3 => addr_win_val_0_V_2_fu_214(2),
      I4 => tmp_3_reg_1359(1),
      I5 => addr_win_val_0_V_2_fu_214(1),
      O => \tmp_51_i_reg_1378[0]_i_6_n_4\
    );
\tmp_51_i_reg_1378[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => addr_win_val_0_V_2_fu_214(3),
      I1 => tmp_3_reg_1359(3),
      I2 => tmp_3_reg_1359(4),
      I3 => addr_win_val_0_V_2_fu_214(4),
      I4 => tmp_3_reg_1359(5),
      I5 => addr_win_val_0_V_2_fu_214(5),
      O => \tmp_51_i_reg_1378[0]_i_7_n_4\
    );
\tmp_51_i_reg_1378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_reg_14060,
      D => \tmp_51_i_reg_1378[0]_i_1_n_4\,
      Q => tmp_51_i_reg_1378,
      R => '0'
    );
\tmp_6_i_reg_1350[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_6_i_fu_550_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone5_in,
      I3 => tmp_6_i_reg_1350,
      O => \tmp_6_i_reg_1350[0]_i_1_n_4\
    );
\tmp_6_i_reg_1350_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_6_i_reg_1350,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone5_in,
      I3 => tmp_6_i_reg_1350_pp0_iter1_reg,
      O => \tmp_6_i_reg_1350_pp0_iter1_reg[0]_i_1_n_4\
    );
\tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_i_reg_1350_pp0_iter1_reg[0]_i_1_n_4\,
      Q => tmp_6_i_reg_1350_pp0_iter1_reg,
      R => '0'
    );
\tmp_6_i_reg_1350_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_6_i_reg_1350_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_subdone5_in,
      I2 => tmp_6_i_reg_1350_pp0_iter2_reg,
      O => \tmp_6_i_reg_1350_pp0_iter2_reg[0]_i_1_n_4\
    );
\tmp_6_i_reg_1350_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_i_reg_1350_pp0_iter2_reg[0]_i_1_n_4\,
      Q => tmp_6_i_reg_1350_pp0_iter2_reg,
      R => '0'
    );
\tmp_6_i_reg_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_i_reg_1350[0]_i_1_n_4\,
      Q => tmp_6_i_reg_1350,
      R => '0'
    );
\tmp_7_i_reg_1369[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_6_i_reg_1350,
      I1 => ap_block_pp0_stage0_subdone5_in,
      I2 => ap_CS_fsm_pp0_stage0,
      O => tmp_3_reg_13590
    );
\tmp_7_i_reg_1369[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1][6]\(0),
      I1 => \SRL_SIG_reg[0][6]\(0),
      I2 => shiftReg_addr,
      I3 => threshold_V(0),
      I4 => D(1),
      I5 => threshold_V(1),
      O => \tmp_7_i_reg_1369[0]_i_10_n_4\
    );
\tmp_7_i_reg_1369[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0][6]\(3),
      I2 => \SRL_SIG_reg[1][6]\(3),
      I3 => threshold_V(6),
      I4 => threshold_V(7),
      I5 => D(7),
      O => \tmp_7_i_reg_1369[0]_i_3_n_4\
    );
\tmp_7_i_reg_1369[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0][6]\(2),
      I2 => \SRL_SIG_reg[1][6]\(2),
      I3 => threshold_V(4),
      I4 => threshold_V(5),
      I5 => D(5),
      O => \tmp_7_i_reg_1369[0]_i_4_n_4\
    );
\tmp_7_i_reg_1369[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0][6]\(1),
      I2 => \SRL_SIG_reg[1][6]\(1),
      I3 => threshold_V(2),
      I4 => threshold_V(3),
      I5 => D(3),
      O => \tmp_7_i_reg_1369[0]_i_5_n_4\
    );
\tmp_7_i_reg_1369[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \SRL_SIG_reg[0][6]\(0),
      I2 => \SRL_SIG_reg[1][6]\(0),
      I3 => threshold_V(0),
      I4 => threshold_V(1),
      I5 => D(1),
      O => \tmp_7_i_reg_1369[0]_i_6_n_4\
    );
\tmp_7_i_reg_1369[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1][6]\(3),
      I1 => \SRL_SIG_reg[0][6]\(3),
      I2 => shiftReg_addr,
      I3 => threshold_V(6),
      I4 => D(7),
      I5 => threshold_V(7),
      O => \tmp_7_i_reg_1369[0]_i_7_n_4\
    );
\tmp_7_i_reg_1369[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1][6]\(2),
      I1 => \SRL_SIG_reg[0][6]\(2),
      I2 => shiftReg_addr,
      I3 => threshold_V(4),
      I4 => D(5),
      I5 => threshold_V(5),
      O => \tmp_7_i_reg_1369[0]_i_8_n_4\
    );
\tmp_7_i_reg_1369[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => \SRL_SIG_reg[1][6]\(1),
      I1 => \SRL_SIG_reg[0][6]\(1),
      I2 => shiftReg_addr,
      I3 => threshold_V(2),
      I4 => D(3),
      I5 => threshold_V(3),
      O => \tmp_7_i_reg_1369[0]_i_9_n_4\
    );
\tmp_7_i_reg_1369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_3_reg_13590,
      D => tmp_7_i_fu_565_p2,
      Q => tmp_7_i_reg_1369,
      R => '0'
    );
\tmp_7_i_reg_1369_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_7_i_fu_565_p2,
      CO(2) => \tmp_7_i_reg_1369_reg[0]_i_2_n_5\,
      CO(1) => \tmp_7_i_reg_1369_reg[0]_i_2_n_6\,
      CO(0) => \tmp_7_i_reg_1369_reg[0]_i_2_n_7\,
      CYINIT => '0',
      DI(3) => \tmp_7_i_reg_1369[0]_i_3_n_4\,
      DI(2) => \tmp_7_i_reg_1369[0]_i_4_n_4\,
      DI(1) => \tmp_7_i_reg_1369[0]_i_5_n_4\,
      DI(0) => \tmp_7_i_reg_1369[0]_i_6_n_4\,
      O(3 downto 0) => \NLW_tmp_7_i_reg_1369_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_7_i_reg_1369[0]_i_7_n_4\,
      S(2) => \tmp_7_i_reg_1369[0]_i_8_n_4\,
      S(1) => \tmp_7_i_reg_1369[0]_i_9_n_4\,
      S(0) => \tmp_7_i_reg_1369[0]_i_10_n_4\
    );
\total_pixs_V_reg_1438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(0),
      Q => total_pixs_V_reg_1438(0),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(10),
      Q => total_pixs_V_reg_1438(10),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(11),
      Q => total_pixs_V_reg_1438(11),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(12),
      Q => total_pixs_V_reg_1438(12),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(13),
      Q => total_pixs_V_reg_1438(13),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(14),
      Q => total_pixs_V_reg_1438(14),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(15),
      Q => total_pixs_V_reg_1438(15),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(16),
      Q => total_pixs_V_reg_1438(16),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(17),
      Q => total_pixs_V_reg_1438(17),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(18),
      Q => total_pixs_V_reg_1438(18),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(19),
      Q => total_pixs_V_reg_1438(19),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(1),
      Q => total_pixs_V_reg_1438(1),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(2),
      Q => total_pixs_V_reg_1438(2),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(3),
      Q => total_pixs_V_reg_1438(3),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(4),
      Q => total_pixs_V_reg_1438(4),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(5),
      Q => total_pixs_V_reg_1438(5),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(6),
      Q => total_pixs_V_reg_1438(6),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(7),
      Q => total_pixs_V_reg_1438(7),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(8),
      Q => total_pixs_V_reg_1438(8),
      R => '0'
    );
\total_pixs_V_reg_1438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => total_pixs_V_fu_1229_p2(9),
      Q => total_pixs_V_reg_1438(9),
      R => '0'
    );
\val_assign_reg_444[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state59,
      O => val_assign_reg_444
    );
\val_assign_reg_444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_3_reg_1508(0),
      Q => \val_assign_reg_444_reg_n_4_[0]\,
      R => val_assign_reg_444
    );
\val_assign_reg_444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_3_reg_1508(1),
      Q => \val_assign_reg_444_reg_n_4_[1]\,
      R => val_assign_reg_444
    );
\val_assign_reg_444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_3_reg_1508(2),
      Q => \val_assign_reg_444_reg_n_4_[2]\,
      R => val_assign_reg_444
    );
\val_assign_reg_444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_3_reg_1508(3),
      Q => \val_assign_reg_444_reg_n_4_[3]\,
      R => val_assign_reg_444
    );
\val_assign_reg_444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_3_reg_1508(4),
      Q => \val_assign_reg_444_reg_n_4_[4]\,
      R => val_assign_reg_444
    );
\val_assign_reg_444_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_3_reg_1508(5),
      Q => \val_assign_reg_444_reg_n_4_[5]\,
      R => val_assign_reg_444
    );
\val_assign_reg_444_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_3_reg_1508(6),
      Q => \val_assign_reg_444_reg_n_4_[6]\,
      R => val_assign_reg_444
    );
\val_assign_reg_444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_3_reg_1508(7),
      Q => \val_assign_reg_444_reg_n_4_[7]\,
      R => val_assign_reg_444
    );
\val_assign_reg_444_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state59,
      D => i_3_reg_1508(8),
      Q => \val_assign_reg_444_reg_n_4_[8]\,
      R => val_assign_reg_444
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0_hls_ocr is
  port (
    video_in_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hls_ocr_0_hls_ocr : entity is "hls_ocr";
  attribute hls_module : string;
  attribute hls_module of hls_ocr_0_hls_ocr : entity is "yes";
end hls_ocr_0_hls_ocr;

architecture STRUCTURE of hls_ocr_0_hls_ocr is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXIvideo2Mat_U0_img_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_rows_V_out_write : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_19 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_20 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_21 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_6 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_9 : STD_LOGIC;
  signal Dilate_U0_ap_idle : STD_LOGIC;
  signal Dilate_U0_ap_ready : STD_LOGIC;
  signal Dilate_U0_ap_start : STD_LOGIC;
  signal Dilate_U0_n_24 : STD_LOGIC;
  signal Dilate_U0_n_26 : STD_LOGIC;
  signal Dilate_U0_n_27 : STD_LOGIC;
  signal Dilate_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Dilate_U0_p_src_data_stream_V_read : STD_LOGIC;
  signal Erode_U0_ap_ready : STD_LOGIC;
  signal Erode_U0_ap_start : STD_LOGIC;
  signal Erode_U0_n_5 : STD_LOGIC;
  signal Erode_U0_n_6 : STD_LOGIC;
  signal Erode_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Erode_U0_p_src_data_stream_V_read : STD_LOGIC;
  signal Mat2AXIvideo_U0_ap_start : STD_LOGIC;
  signal Mat2AXIvideo_U0_img_data_stream_V_read : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_4 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \SRL_SIG_reg[0]_8\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \SRL_SIG_reg[0]_9\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \SRL_SIG_reg[1]_10\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal dilateImg_data_strea_U_n_4 : STD_LOGIC;
  signal dilateImg_data_strea_U_n_5 : STD_LOGIC;
  signal dilateImg_data_strea_U_n_8 : STD_LOGIC;
  signal dilateImg_data_strea_empty_n : STD_LOGIC;
  signal dilateImg_data_strea_full_n : STD_LOGIC;
  signal dstImg_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 to 7 );
  signal dstImg_data_stream_0_empty_n : STD_LOGIC;
  signal dstImg_data_stream_0_full_n : STD_LOGIC;
  signal erodeImg_data_stream_U_n_10 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_11 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_12 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_13 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_14 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_15 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_16 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_17 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_18 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_19 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_20 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_21 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_6 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_7 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_8 : STD_LOGIC;
  signal erodeImg_data_stream_U_n_9 : STD_LOGIC;
  signal erodeImg_data_stream_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal erodeImg_data_stream_empty_n : STD_LOGIC;
  signal erodeImg_data_stream_full_n : STD_LOGIC;
  signal exitcond_flatten_reg_112_pp0_iter1_reg : STD_LOGIC;
  signal hls_otsu_U0_ap_ready : STD_LOGIC;
  signal hls_otsu_U0_ap_start : STD_LOGIC;
  signal hls_otsu_U0_n_11 : STD_LOGIC;
  signal hls_otsu_U0_n_13 : STD_LOGIC;
  signal hls_otsu_U0_n_14 : STD_LOGIC;
  signal hls_otsu_U0_n_15 : STD_LOGIC;
  signal hls_otsu_U0_n_7 : STD_LOGIC;
  signal hls_otsu_U0_n_9 : STD_LOGIC;
  signal hls_otsu_U0_srcImg_data_stream_V_read : STD_LOGIC;
  signal hls_otsu_U0_srcImg_rows_V_read : STD_LOGIC;
  signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_12 : STD_LOGIC;
  signal mOutPtr110_out_13 : STD_LOGIC;
  signal otusImg_data_stream_s_dout : STD_LOGIC_VECTOR ( 7 to 7 );
  signal otusImg_data_stream_s_empty_n : STD_LOGIC;
  signal otusImg_data_stream_s_full_n : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_11 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal srcImg_cols_V_c13_empty_n : STD_LOGIC;
  signal srcImg_cols_V_c13_full_n : STD_LOGIC;
  signal srcImg_cols_V_c_empty_n : STD_LOGIC;
  signal srcImg_cols_V_c_full_n : STD_LOGIC;
  signal srcImg_data_stream_0_U_n_4 : STD_LOGIC;
  signal srcImg_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal srcImg_data_stream_0_empty_n : STD_LOGIC;
  signal srcImg_data_stream_0_full_n : STD_LOGIC;
  signal srcImg_rows_V_c12_empty_n : STD_LOGIC;
  signal srcImg_rows_V_c12_full_n : STD_LOGIC;
  signal srcImg_rows_V_c_empty_n : STD_LOGIC;
  signal srcImg_rows_V_c_full_n : STD_LOGIC;
  signal start_for_Dilate_U0_full_n : STD_LOGIC;
  signal start_for_Erode_U0_full_n : STD_LOGIC;
  signal start_for_Mat2AXIocq_U_n_6 : STD_LOGIC;
  signal start_for_Mat2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_hls_otsmb6_U_n_6 : STD_LOGIC;
  signal start_for_hls_otsmb6_U_n_7 : STD_LOGIC;
  signal start_for_hls_otsmb6_U_n_8 : STD_LOGIC;
  signal start_for_hls_otsu_U0_full_n : STD_LOGIC;
  signal start_for_threshold_filter_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_14 : STD_LOGIC;
  signal start_once_reg_2 : STD_LOGIC;
  signal start_once_reg_3 : STD_LOGIC;
  signal start_once_reg_7 : STD_LOGIC;
  signal threshold_filter_U0_ap_ready : STD_LOGIC;
  signal threshold_filter_U0_ap_start : STD_LOGIC;
  signal threshold_filter_U0_dstImg_data_stream_V_din : STD_LOGIC_VECTOR ( 7 to 7 );
  signal threshold_filter_U0_n_11 : STD_LOGIC;
  signal threshold_filter_U0_n_12 : STD_LOGIC;
  signal threshold_filter_U0_n_13 : STD_LOGIC;
  signal threshold_filter_U0_n_18 : STD_LOGIC;
  signal threshold_filter_U0_n_19 : STD_LOGIC;
  signal threshold_filter_U0_n_20 : STD_LOGIC;
  signal threshold_filter_U0_n_21 : STD_LOGIC;
  signal threshold_filter_U0_n_22 : STD_LOGIC;
  signal threshold_filter_U0_n_5 : STD_LOGIC;
  signal threshold_filter_U0_n_6 : STD_LOGIC;
  signal \^video_out_tdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ap_done <= \^ap_done\;
  video_out_TDATA(7) <= \^video_out_tdata\(0);
  video_out_TDATA(6) <= \^video_out_tdata\(0);
  video_out_TDATA(5) <= \^video_out_tdata\(0);
  video_out_TDATA(4) <= \^video_out_tdata\(0);
  video_out_TDATA(3) <= \^video_out_tdata\(0);
  video_out_TDATA(2) <= \^video_out_tdata\(0);
  video_out_TDATA(1) <= \^video_out_tdata\(0);
  video_out_TDATA(0) <= \^video_out_tdata\(0);
  video_out_TDEST(0) <= \<const0>\;
  video_out_TID(0) <= \<const0>\;
  video_out_TKEEP(0) <= \<const1>\;
  video_out_TSTRB(0) <= \<const0>\;
AXIvideo2Mat_U0: entity work.hls_ocr_0_AXIvideo2Mat
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      D(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_V_din(7 downto 0),
      E(0) => shiftReg_ce,
      Q(0) => AXIvideo2Mat_U0_n_6,
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \axi_data_V_1_i_reg_274_reg[0]_0\ => AXIvideo2Mat_U0_n_9,
      internal_empty_n_reg => AXIvideo2Mat_U0_n_19,
      internal_empty_n_reg_0 => AXIvideo2Mat_U0_n_20,
      internal_empty_n_reg_1 => start_for_hls_otsmb6_U_n_6,
      internal_full_n_reg => start_for_hls_otsmb6_U_n_7,
      \mOutPtr_reg[0]\ => AXIvideo2Mat_U0_n_21,
      srcImg_cols_V_c13_full_n => srcImg_cols_V_c13_full_n,
      srcImg_cols_V_c_empty_n => srcImg_cols_V_c_empty_n,
      srcImg_data_stream_0_full_n => srcImg_data_stream_0_full_n,
      srcImg_rows_V_c12_full_n => srcImg_rows_V_c12_full_n,
      srcImg_rows_V_c_empty_n => srcImg_rows_V_c_empty_n,
      start_for_hls_otsu_U0_full_n => start_for_hls_otsu_U0_full_n,
      start_once_reg => start_once_reg,
      video_in_TDATA(7 downto 0) => video_in_TDATA(7 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
Dilate_U0: entity work.hls_ocr_0_Dilate
     port map (
      D(6 downto 0) => Dilate_U0_p_dst_data_stream_V_din(7 downto 1),
      DIADI(7 downto 0) => erodeImg_data_stream_dout(7 downto 0),
      DOBDO(7 downto 0) => k_buf_0_val_3_q0(7 downto 0),
      Dilate_U0_ap_idle => Dilate_U0_ap_idle,
      Dilate_U0_ap_ready => Dilate_U0_ap_ready,
      Dilate_U0_ap_start => Dilate_U0_ap_start,
      Dilate_U0_p_src_data_stream_V_read => Dilate_U0_p_src_data_stream_V_read,
      E(0) => shiftReg_ce_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dilateImg_data_strea_full_n => dilateImg_data_strea_full_n,
      erodeImg_data_stream_empty_n => erodeImg_data_stream_empty_n,
      \mOutPtr_reg[0]\ => Dilate_U0_n_26,
      \mOutPtr_reg[1]\ => Dilate_U0_n_27,
      ram_reg => Dilate_U0_n_24,
      ram_reg_0(7) => erodeImg_data_stream_U_n_6,
      ram_reg_0(6) => erodeImg_data_stream_U_n_7,
      ram_reg_0(5) => erodeImg_data_stream_U_n_8,
      ram_reg_0(4) => erodeImg_data_stream_U_n_9,
      ram_reg_0(3) => erodeImg_data_stream_U_n_10,
      ram_reg_0(2) => erodeImg_data_stream_U_n_11,
      ram_reg_0(1) => erodeImg_data_stream_U_n_12,
      ram_reg_0(0) => erodeImg_data_stream_U_n_13,
      ram_reg_1(7) => erodeImg_data_stream_U_n_14,
      ram_reg_1(6) => erodeImg_data_stream_U_n_15,
      ram_reg_1(5) => erodeImg_data_stream_U_n_16,
      ram_reg_1(4) => erodeImg_data_stream_U_n_17,
      ram_reg_1(3) => erodeImg_data_stream_U_n_18,
      ram_reg_1(2) => erodeImg_data_stream_U_n_19,
      ram_reg_1(1) => erodeImg_data_stream_U_n_20,
      ram_reg_1(0) => erodeImg_data_stream_U_n_21,
      \right_border_buf_0_4_fu_154_reg[7]_0\(7 downto 0) => k_buf_0_val_4_q0(7 downto 0),
      start_for_threshold_filter_U0_full_n => start_for_threshold_filter_U0_full_n,
      start_once_reg => start_once_reg_2
    );
Erode_U0: entity work.hls_ocr_0_Erode
     port map (
      D(7 downto 0) => Erode_U0_p_dst_data_stream_V_din(7 downto 0),
      Dilate_U0_ap_idle => Dilate_U0_ap_idle,
      E(0) => shiftReg_ce_4,
      Erode_U0_ap_ready => Erode_U0_ap_ready,
      Erode_U0_ap_start => Erode_U0_ap_start,
      Erode_U0_p_src_data_stream_V_read => Erode_U0_p_src_data_stream_V_read,
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Q(0) => hls_otsu_U0_n_7,
      \ap_CS_fsm_reg[0]_0\(0) => Mat2AXIvideo_U0_n_4,
      ap_clk => ap_clk,
      ap_idle => Erode_U0_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      erodeImg_data_stream_full_n => erodeImg_data_stream_full_n,
      internal_empty_n_reg => start_for_hls_otsmb6_U_n_8,
      \mOutPtr_reg[0]\ => Erode_U0_n_5,
      otusImg_data_stream_s_dout(0) => otusImg_data_stream_s_dout(7),
      otusImg_data_stream_s_empty_n => otusImg_data_stream_s_empty_n,
      start_for_Dilate_U0_full_n => start_for_Dilate_U0_full_n,
      start_once_reg => start_once_reg_3
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Mat2AXIvideo_U0: entity work.hls_ocr_0_Mat2AXIvideo
     port map (
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Mat2AXIvideo_U0_img_data_stream_V_read => Mat2AXIvideo_U0_img_data_stream_V_read,
      Q(0) => Mat2AXIvideo_U0_n_4,
      ap_clk => ap_clk,
      ap_done => \^ap_done\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstImg_data_stream_0_dout(0) => dstImg_data_stream_0_dout(7),
      dstImg_data_stream_0_empty_n => dstImg_data_stream_0_empty_n,
      video_out_TDATA(0) => \^video_out_tdata\(0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
dilateImg_data_strea_U: entity work.hls_ocr_0_fifo_w8_d2_A
     port map (
      D(6 downto 0) => Dilate_U0_p_dst_data_stream_V_din(7 downto 1),
      E(0) => shiftReg_ce_1,
      Q(6 downto 0) => \SRL_SIG_reg[0]_6\(7 downto 1),
      \SRL_SIG_reg[0][2]\ => threshold_filter_U0_n_22,
      \SRL_SIG_reg[0][7]\ => threshold_filter_U0_n_21,
      \ap_CS_fsm_reg[1]\ => threshold_filter_U0_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dilateImg_data_strea_empty_n => dilateImg_data_strea_empty_n,
      dilateImg_data_strea_full_n => dilateImg_data_strea_full_n,
      \exitcond_flatten_reg_112_reg[0]\ => threshold_filter_U0_n_5,
      internal_empty_n_reg_0 => threshold_filter_U0_n_13,
      internal_empty_n_reg_1 => threshold_filter_U0_n_19,
      mOutPtr110_out => mOutPtr110_out_13,
      \mOutPtr_reg[1]_0\ => dilateImg_data_strea_U_n_4,
      \mOutPtr_reg[1]_1\ => dilateImg_data_strea_U_n_5,
      \mOutPtr_reg[1]_2\ => threshold_filter_U0_n_20,
      threshold_filter_U0_dstImg_data_stream_V_din(0) => threshold_filter_U0_dstImg_data_stream_V_din(7),
      \tmp_6_reg_121_reg[0]\ => dilateImg_data_strea_U_n_8,
      \tmp_6_reg_121_reg[0]_0\(6 downto 0) => \SRL_SIG_reg[1]_5\(7 downto 1)
    );
dstImg_data_stream_0_U: entity work.hls_ocr_0_fifo_w8_d2_A_0
     port map (
      Mat2AXIvideo_U0_img_data_stream_V_read => Mat2AXIvideo_U0_img_data_stream_V_read,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(7),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => threshold_filter_U0_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstImg_data_stream_0_dout(0) => dstImg_data_stream_0_dout(7),
      dstImg_data_stream_0_empty_n => dstImg_data_stream_0_empty_n,
      dstImg_data_stream_0_full_n => dstImg_data_stream_0_full_n,
      exitcond_flatten_reg_112_pp0_iter1_reg => exitcond_flatten_reg_112_pp0_iter1_reg,
      mOutPtr0 => mOutPtr0,
      mOutPtr110_out => mOutPtr110_out_12,
      shiftReg_ce => shiftReg_ce_11,
      \tmp_6_reg_121_reg[0]\ => threshold_filter_U0_n_18
    );
erodeImg_data_stream_U: entity work.hls_ocr_0_fifo_w8_d2_A_1
     port map (
      D(7 downto 0) => Erode_U0_p_dst_data_stream_V_din(7 downto 0),
      DIADI(7 downto 0) => erodeImg_data_stream_dout(7 downto 0),
      DOBDO(7 downto 0) => k_buf_0_val_3_q0(7 downto 0),
      Dilate_U0_p_src_data_stream_V_read => Dilate_U0_p_src_data_stream_V_read,
      E(0) => shiftReg_ce_4,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4_reg => Erode_U0_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      erodeImg_data_stream_empty_n => erodeImg_data_stream_empty_n,
      erodeImg_data_stream_full_n => erodeImg_data_stream_full_n,
      \or_cond_i_i_i_reg_832_reg[0]\ => Dilate_U0_n_24,
      ram_reg(7) => erodeImg_data_stream_U_n_6,
      ram_reg(6) => erodeImg_data_stream_U_n_7,
      ram_reg(5) => erodeImg_data_stream_U_n_8,
      ram_reg(4) => erodeImg_data_stream_U_n_9,
      ram_reg(3) => erodeImg_data_stream_U_n_10,
      ram_reg(2) => erodeImg_data_stream_U_n_11,
      ram_reg(1) => erodeImg_data_stream_U_n_12,
      ram_reg(0) => erodeImg_data_stream_U_n_13,
      ram_reg_0(7) => erodeImg_data_stream_U_n_14,
      ram_reg_0(6) => erodeImg_data_stream_U_n_15,
      ram_reg_0(5) => erodeImg_data_stream_U_n_16,
      ram_reg_0(4) => erodeImg_data_stream_U_n_17,
      ram_reg_0(3) => erodeImg_data_stream_U_n_18,
      ram_reg_0(2) => erodeImg_data_stream_U_n_19,
      ram_reg_0(1) => erodeImg_data_stream_U_n_20,
      ram_reg_0(0) => erodeImg_data_stream_U_n_21,
      ram_reg_1(7 downto 0) => k_buf_0_val_4_q0(7 downto 0)
    );
hls_otsu_U0: entity work.hls_ocr_0_hls_otsu
     port map (
      D(7 downto 0) => srcImg_data_stream_0_dout(7 downto 0),
      Q(0) => hls_otsu_U0_n_7,
      \SRL_SIG_reg[0][6]\(3) => \SRL_SIG_reg[0]_9\(6),
      \SRL_SIG_reg[0][6]\(2) => \SRL_SIG_reg[0]_9\(4),
      \SRL_SIG_reg[0][6]\(1) => \SRL_SIG_reg[0]_9\(2),
      \SRL_SIG_reg[0][6]\(0) => \SRL_SIG_reg[0]_9\(0),
      \SRL_SIG_reg[0][7]\ => hls_otsu_U0_n_14,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_8\(7),
      \SRL_SIG_reg[1][6]\(3) => \SRL_SIG_reg[1]_10\(6),
      \SRL_SIG_reg[1][6]\(2) => \SRL_SIG_reg[1]_10\(4),
      \SRL_SIG_reg[1][6]\(1) => \SRL_SIG_reg[1]_10\(2),
      \SRL_SIG_reg[1][6]\(0) => \SRL_SIG_reg[1]_10\(0),
      \addr_win_val_0_V_2_fu_214_reg[7]_0\ => hls_otsu_U0_n_9,
      \ap_CS_fsm_reg[4]_0\ => AXIvideo2Mat_U0_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \brmerge_i_reg_457_reg[0]\ => AXIvideo2Mat_U0_n_21,
      hls_otsu_U0_ap_ready => hls_otsu_U0_ap_ready,
      hls_otsu_U0_ap_start => hls_otsu_U0_ap_start,
      hls_otsu_U0_srcImg_data_stream_V_read => hls_otsu_U0_srcImg_data_stream_V_read,
      hls_otsu_U0_srcImg_rows_V_read => hls_otsu_U0_srcImg_rows_V_read,
      internal_empty_n_reg => hls_otsu_U0_n_13,
      internal_full_n_reg => hls_otsu_U0_n_15,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]\ => hls_otsu_U0_n_11,
      \mOutPtr_reg[0]_0\ => srcImg_data_stream_0_U_n_4,
      otusImg_data_stream_s_full_n => otusImg_data_stream_s_full_n,
      shiftReg_addr => shiftReg_addr,
      srcImg_cols_V_c13_empty_n => srcImg_cols_V_c13_empty_n,
      srcImg_data_stream_0_empty_n => srcImg_data_stream_0_empty_n,
      srcImg_data_stream_0_full_n => srcImg_data_stream_0_full_n,
      srcImg_rows_V_c12_empty_n => srcImg_rows_V_c12_empty_n,
      start_for_Erode_U0_full_n => start_for_Erode_U0_full_n,
      start_once_reg => start_once_reg_7
    );
otusImg_data_stream_s_U: entity work.hls_ocr_0_fifo_w8_d2_A_2
     port map (
      Erode_U0_p_src_data_stream_V_read => Erode_U0_p_src_data_stream_V_read,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_8\(7),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => hls_otsu_U0_n_13,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      otusImg_data_stream_s_dout(0) => otusImg_data_stream_s_dout(7),
      otusImg_data_stream_s_empty_n => otusImg_data_stream_s_empty_n,
      otusImg_data_stream_s_full_n => otusImg_data_stream_s_full_n,
      \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]\ => hls_otsu_U0_n_14,
      \tmp_6_i_reg_1350_pp0_iter1_reg_reg[0]_0\ => hls_otsu_U0_n_9
    );
srcImg_cols_V_c13_U: entity work.hls_ocr_0_fifo_w11_d2_A
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      hls_otsu_U0_srcImg_rows_V_read => hls_otsu_U0_srcImg_rows_V_read,
      internal_full_n_reg_0 => AXIvideo2Mat_U0_n_20,
      srcImg_cols_V_c13_empty_n => srcImg_cols_V_c13_empty_n,
      srcImg_cols_V_c13_full_n => srcImg_cols_V_c13_full_n
    );
srcImg_cols_V_c_U: entity work.hls_ocr_0_fifo_w11_d2_A_3
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      srcImg_cols_V_c_empty_n => srcImg_cols_V_c_empty_n,
      srcImg_cols_V_c_full_n => srcImg_cols_V_c_full_n,
      srcImg_rows_V_c_full_n => srcImg_rows_V_c_full_n
    );
srcImg_data_stream_0_U: entity work.hls_ocr_0_fifo_w8_d2_A_4
     port map (
      D(7 downto 0) => srcImg_data_stream_0_dout(7 downto 0),
      E(0) => shiftReg_ce,
      Q(3) => \SRL_SIG_reg[1]_10\(6),
      Q(2) => \SRL_SIG_reg[1]_10\(4),
      Q(1) => \SRL_SIG_reg[1]_10\(2),
      Q(0) => \SRL_SIG_reg[1]_10\(0),
      \SRL_SIG_reg[1][6]\(3) => \SRL_SIG_reg[0]_9\(6),
      \SRL_SIG_reg[1][6]\(2) => \SRL_SIG_reg[0]_9\(4),
      \SRL_SIG_reg[1][6]\(1) => \SRL_SIG_reg[0]_9\(2),
      \SRL_SIG_reg[1][6]\(0) => \SRL_SIG_reg[0]_9\(0),
      \ap_CS_fsm_reg[4]\ => AXIvideo2Mat_U0_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_V_1_i_reg_274_reg[7]\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_V_din(7 downto 0),
      hls_otsu_U0_srcImg_data_stream_V_read => hls_otsu_U0_srcImg_data_stream_V_read,
      internal_empty_n_reg_0 => hls_otsu_U0_n_11,
      internal_empty_n_reg_1 => hls_otsu_U0_n_15,
      mOutPtr110_out => mOutPtr110_out,
      shiftReg_addr => shiftReg_addr,
      srcImg_data_stream_0_empty_n => srcImg_data_stream_0_empty_n,
      srcImg_data_stream_0_full_n => srcImg_data_stream_0_full_n,
      \tmp_3_reg_1359_reg[7]\ => srcImg_data_stream_0_U_n_4
    );
srcImg_rows_V_c12_U: entity work.hls_ocr_0_fifo_w10_d2_A
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      hls_otsu_U0_srcImg_rows_V_read => hls_otsu_U0_srcImg_rows_V_read,
      internal_full_n_reg_0 => AXIvideo2Mat_U0_n_19,
      srcImg_rows_V_c12_empty_n => srcImg_rows_V_c12_empty_n,
      srcImg_rows_V_c12_full_n => srcImg_rows_V_c12_full_n
    );
srcImg_rows_V_c_U: entity work.hls_ocr_0_fifo_w10_d2_A_5
     port map (
      AXIvideo2Mat_U0_img_rows_V_out_write => AXIvideo2Mat_U0_img_rows_V_out_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      srcImg_cols_V_c_full_n => srcImg_cols_V_c_full_n,
      srcImg_rows_V_c_empty_n => srcImg_rows_V_c_empty_n,
      srcImg_rows_V_c_full_n => srcImg_rows_V_c_full_n
    );
start_for_Dilate_U0_U: entity work.hls_ocr_0_start_for_Dilate_U0
     port map (
      Dilate_U0_ap_ready => Dilate_U0_ap_ready,
      Dilate_U0_ap_start => Dilate_U0_ap_start,
      Erode_U0_ap_start => Erode_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      start_for_Dilate_U0_full_n => start_for_Dilate_U0_full_n,
      start_once_reg => start_once_reg_3
    );
start_for_Erode_U0_U: entity work.hls_ocr_0_start_for_Erode_U0
     port map (
      Erode_U0_ap_ready => Erode_U0_ap_ready,
      Erode_U0_ap_start => Erode_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      hls_otsu_U0_ap_start => hls_otsu_U0_ap_start,
      start_for_Erode_U0_full_n => start_for_Erode_U0_full_n,
      start_once_reg => start_once_reg_7
    );
start_for_Mat2AXIocq_U: entity work.hls_ocr_0_start_for_Mat2AXIocq
     port map (
      \AXI_video_strm_V_id_V_1_state_reg[1]\ => \^ap_done\,
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      ap_clk => ap_clk,
      ap_idle => start_for_Mat2AXIocq_U_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_14,
      threshold_filter_U0_ap_start => threshold_filter_U0_ap_start
    );
start_for_hls_otsmb6_U: entity work.hls_ocr_0_start_for_hls_otsmb6
     port map (
      Q(0) => AXIvideo2Mat_U0_n_6,
      \ap_CS_fsm_reg[0]\ => start_for_hls_otsmb6_U_n_6,
      \ap_CS_fsm_reg[0]_0\ => start_for_hls_otsmb6_U_n_7,
      \ap_CS_fsm_reg[0]_1\(0) => threshold_filter_U0_n_11,
      \ap_CS_fsm_reg[0]_2\ => Erode_U0_n_6,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_idle_0 => start_for_hls_otsmb6_U_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      hls_otsu_U0_ap_ready => hls_otsu_U0_ap_ready,
      hls_otsu_U0_ap_start => hls_otsu_U0_ap_start,
      internal_full_n_reg_0 => start_for_Mat2AXIocq_U_n_6,
      srcImg_cols_V_c13_full_n => srcImg_cols_V_c13_full_n,
      srcImg_cols_V_c_empty_n => srcImg_cols_V_c_empty_n,
      srcImg_rows_V_c12_full_n => srcImg_rows_V_c12_full_n,
      srcImg_rows_V_c_empty_n => srcImg_rows_V_c_empty_n,
      start_for_Erode_U0_full_n => start_for_Erode_U0_full_n,
      start_for_hls_otsu_U0_full_n => start_for_hls_otsu_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_7
    );
start_for_threshoncg_U: entity work.hls_ocr_0_start_for_threshoncg
     port map (
      Dilate_U0_ap_start => Dilate_U0_ap_start,
      Q(0) => threshold_filter_U0_ap_ready,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      start_for_threshold_filter_U0_full_n => start_for_threshold_filter_U0_full_n,
      start_once_reg => start_once_reg_2,
      start_once_reg_reg => Dilate_U0_n_27,
      threshold_filter_U0_ap_start => threshold_filter_U0_ap_start
    );
threshold_filter_U0: entity work.hls_ocr_0_threshold_filter
     port map (
      Mat2AXIvideo_U0_img_data_stream_V_read => Mat2AXIvideo_U0_img_data_stream_V_read,
      Q(1) => threshold_filter_U0_ap_ready,
      Q(0) => threshold_filter_U0_n_11,
      \SRL_SIG_reg[0][7]\ => threshold_filter_U0_n_18,
      \SRL_SIG_reg[0][7]_0\(6 downto 0) => \SRL_SIG_reg[0]_6\(7 downto 1),
      \SRL_SIG_reg[0]_1\(0) => \SRL_SIG_reg[0]_0\(7),
      \SRL_SIG_reg[1][7]\(6 downto 0) => \SRL_SIG_reg[1]_5\(7 downto 1),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => threshold_filter_U0_n_6,
      ap_enable_reg_pp0_iter4_reg => Dilate_U0_n_26,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dilateImg_data_strea_empty_n => dilateImg_data_strea_empty_n,
      dstImg_data_stream_0_empty_n => dstImg_data_stream_0_empty_n,
      dstImg_data_stream_0_full_n => dstImg_data_stream_0_full_n,
      exitcond_flatten_reg_112_pp0_iter1_reg => exitcond_flatten_reg_112_pp0_iter1_reg,
      \exitcond_flatten_reg_112_reg[0]_0\ => dilateImg_data_strea_U_n_8,
      mOutPtr0 => mOutPtr0,
      mOutPtr110_out => mOutPtr110_out_13,
      mOutPtr110_out_0 => mOutPtr110_out_12,
      \mOutPtr_reg[0]\ => threshold_filter_U0_n_5,
      \mOutPtr_reg[0]_0\ => threshold_filter_U0_n_12,
      \mOutPtr_reg[0]_1\ => threshold_filter_U0_n_13,
      \mOutPtr_reg[0]_2\ => dilateImg_data_strea_U_n_5,
      \mOutPtr_reg[1]\ => threshold_filter_U0_n_19,
      \mOutPtr_reg[1]_0\ => dilateImg_data_strea_U_n_4,
      shiftReg_ce => shiftReg_ce_11,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_14,
      threshold_filter_U0_ap_start => threshold_filter_U0_ap_start,
      threshold_filter_U0_dstImg_data_stream_V_din(0) => threshold_filter_U0_dstImg_data_stream_V_din(7),
      \tmp_6_reg_121_reg[0]_0\ => threshold_filter_U0_n_20,
      \tmp_6_reg_121_reg[0]_1\ => threshold_filter_U0_n_21,
      \tmp_6_reg_121_reg[0]_2\ => threshold_filter_U0_n_22
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hls_ocr_0 is
  port (
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    video_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of hls_ocr_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hls_ocr_0 : entity is "hls_ocr_0,hls_ocr,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of hls_ocr_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of hls_ocr_0 : entity is "hls_ocr,Vivado 2018.1";
  attribute hls_module : string;
  attribute hls_module of hls_ocr_0 : entity is "yes";
end hls_ocr_0;

architecture STRUCTURE of hls_ocr_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_PARAMETER of ap_idle : signal is "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of video_in_TREADY : signal is "xilinx.com:interface:axis:1.0 video_in TREADY";
  attribute X_INTERFACE_INFO of video_in_TVALID : signal is "xilinx.com:interface:axis:1.0 video_in TVALID";
  attribute X_INTERFACE_INFO of video_out_TREADY : signal is "xilinx.com:interface:axis:1.0 video_out TREADY";
  attribute X_INTERFACE_INFO of video_out_TVALID : signal is "xilinx.com:interface:axis:1.0 video_out TVALID";
  attribute X_INTERFACE_INFO of video_in_TDATA : signal is "xilinx.com:interface:axis:1.0 video_in TDATA";
  attribute X_INTERFACE_INFO of video_in_TDEST : signal is "xilinx.com:interface:axis:1.0 video_in TDEST";
  attribute X_INTERFACE_PARAMETER of video_in_TDEST : signal is "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of video_in_TID : signal is "xilinx.com:interface:axis:1.0 video_in TID";
  attribute X_INTERFACE_INFO of video_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_in TKEEP";
  attribute X_INTERFACE_INFO of video_in_TLAST : signal is "xilinx.com:interface:axis:1.0 video_in TLAST";
  attribute X_INTERFACE_INFO of video_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_in TSTRB";
  attribute X_INTERFACE_INFO of video_in_TUSER : signal is "xilinx.com:interface:axis:1.0 video_in TUSER";
  attribute X_INTERFACE_INFO of video_out_TDATA : signal is "xilinx.com:interface:axis:1.0 video_out TDATA";
  attribute X_INTERFACE_INFO of video_out_TDEST : signal is "xilinx.com:interface:axis:1.0 video_out TDEST";
  attribute X_INTERFACE_PARAMETER of video_out_TDEST : signal is "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of video_out_TID : signal is "xilinx.com:interface:axis:1.0 video_out TID";
  attribute X_INTERFACE_INFO of video_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_out TKEEP";
  attribute X_INTERFACE_INFO of video_out_TLAST : signal is "xilinx.com:interface:axis:1.0 video_out TLAST";
  attribute X_INTERFACE_INFO of video_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_out TSTRB";
  attribute X_INTERFACE_INFO of video_out_TUSER : signal is "xilinx.com:interface:axis:1.0 video_out TUSER";
begin
inst: entity work.hls_ocr_0_hls_ocr
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      video_in_TDATA(7 downto 0) => video_in_TDATA(7 downto 0),
      video_in_TDEST(0) => video_in_TDEST(0),
      video_in_TID(0) => video_in_TID(0),
      video_in_TKEEP(0) => video_in_TKEEP(0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TSTRB(0) => video_in_TSTRB(0),
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID,
      video_out_TDATA(7 downto 0) => video_out_TDATA(7 downto 0),
      video_out_TDEST(0) => video_out_TDEST(0),
      video_out_TID(0) => video_out_TID(0),
      video_out_TKEEP(0) => video_out_TKEEP(0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TSTRB(0) => video_out_TSTRB(0),
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
end STRUCTURE;
