Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/guanrenyang/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'target_reg' [/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/controller.sv:77]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'target_reg' [/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/controller.sv:81]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'target_reg' [/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/controller.sv:82]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'target_reg' [/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/controller.sv:83]
WARNING: [VRFC 10-3823] variable 'target_reg' might have multiple concurrent drivers [/home/guanrenyang/AI3615-AI-Chip-Design/Lab2/lab2/lab2.srcs/sources_1/imports/lab2_src/controller.sv:75]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
