net1_1 9 0 0 #tgate[0]
net2_1 9 0 1 #int[1]
out:net8_1 12 0 3 #ana_buff_out[1]
out:net5_1 11 0 0 #ana_buff_out[0]
out:net9_1 12 0 0 #ana_buff_out[0]
