#Timing report of worst 94 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : dout[0].WEN_B1_i[0] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.124     1.223
| (intra 'bram' routing)                                         0.000     1.223
dout[0].WEN_B1_i[0] (TDP36K at (30,1))                           0.000     1.223
data arrival time                                                          1.223

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.624


#Path 2
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : dout[0].WEN_A1_i[0] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
we.inpad[0] (.input at (1,0))                                    0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.124     1.223
| (intra 'bram' routing)                                         0.000     1.223
dout[0].WEN_A1_i[0] (TDP36K at (30,1))                           0.000     1.223
data arrival time                                                          1.223

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.624


#Path 3
Startpoint: rd_addr[0].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[4] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[0].inpad[0] (.input at (2,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.124     1.223
| (intra 'bram' routing)                                         0.000     1.223
dout[0].ADDR_B1_i[4] (TDP36K at (30,1))                          0.000     1.223
data arrival time                                                          1.223

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.624


#Path 4
Startpoint: rd_addr[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[5] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[1].inpad[0] (.input at (2,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.124     1.223
| (intra 'bram' routing)                                         0.000     1.223
dout[0].ADDR_B1_i[5] (TDP36K at (30,1))                          0.000     1.223
data arrival time                                                          1.223

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.624


#Path 5
Startpoint: rd_addr[2].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[6] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[2].inpad[0] (.input at (3,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.124     1.223
| (intra 'bram' routing)                                         0.000     1.223
dout[0].ADDR_B1_i[6] (TDP36K at (30,1))                          0.000     1.223
data arrival time                                                          1.223

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.624


#Path 6
Startpoint: rd_addr[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[7] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[3].inpad[0] (.input at (3,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.124     1.223
| (intra 'bram' routing)                                         0.000     1.223
dout[0].ADDR_B1_i[7] (TDP36K at (30,1))                          0.000     1.223
data arrival time                                                          1.223

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.624


#Path 7
Startpoint: rd_addr[6].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[10] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[6].inpad[0] (.input at (5,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.124     1.223
| (intra 'bram' routing)                                         0.000     1.223
dout[0].ADDR_B1_i[10] (TDP36K at (30,1))                         0.000     1.223
data arrival time                                                          1.223

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.624


#Path 8
Startpoint: rd_addr[7].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[11] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[7].inpad[0] (.input at (5,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.124     1.223
| (intra 'bram' routing)                                         0.000     1.223
dout[0].ADDR_B1_i[11] (TDP36K at (30,1))                         0.000     1.223
data arrival time                                                          1.223

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.223
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.624


#Path 9
Startpoint: rd_addr[8].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[12] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[8].inpad[0] (.input at (6,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.100     1.199
| (intra 'bram' routing)                                         0.000     1.199
dout[0].ADDR_B1_i[12] (TDP36K at (30,1))                         0.000     1.199
data arrival time                                                          1.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.600


#Path 10
Startpoint: rd_addr[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[13] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[9].inpad[0] (.input at (6,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.100     1.199
| (intra 'bram' routing)                                         0.000     1.199
dout[0].ADDR_B1_i[13] (TDP36K at (30,1))                         0.000     1.199
data arrival time                                                          1.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.600


#Path 11
Startpoint: rd_addr[5].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[9] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[5].inpad[0] (.input at (4,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.004     1.103
| (intra 'bram' routing)                                         0.000     1.103
dout[0].ADDR_B1_i[9] (TDP36K at (30,1))                          0.000     1.103
data arrival time                                                          1.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.504


#Path 12
Startpoint: rd_addr[4].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : dout[0].ADDR_B1_i[8] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
rd_addr[4].inpad[0] (.input at (4,0))                            0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.004     1.103
| (intra 'bram' routing)                                         0.000     1.103
dout[0].ADDR_B1_i[8] (TDP36K at (30,1))                          0.000     1.103
data arrival time                                                          1.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.504


#Path 13
Startpoint: din[0].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[0] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[0].inpad[0] (.input at (7,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.004     1.103
| (intra 'bram' routing)                                         0.000     1.103
dout[0].WDATA_A1_i[0] (TDP36K at (30,1))                         0.000     1.103
data arrival time                                                          1.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.504


#Path 14
Startpoint: din[1].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[1] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[1].inpad[0] (.input at (7,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.004     1.103
| (intra 'bram' routing)                                         0.000     1.103
dout[0].WDATA_A1_i[1] (TDP36K at (30,1))                         0.000     1.103
data arrival time                                                          1.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.504


#Path 15
Startpoint: din[2].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[2] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[2].inpad[0] (.input at (8,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.004     1.103
| (intra 'bram' routing)                                         0.000     1.103
dout[0].WDATA_A1_i[2] (TDP36K at (30,1))                         0.000     1.103
data arrival time                                                          1.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.504


#Path 16
Startpoint: din[3].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[3] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[3].inpad[0] (.input at (8,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.004     1.103
| (intra 'bram' routing)                                         0.000     1.103
dout[0].WDATA_A1_i[3] (TDP36K at (30,1))                         0.000     1.103
data arrival time                                                          1.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.504


#Path 17
Startpoint: din[4].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[4] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[4].inpad[0] (.input at (9,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.004     1.103
| (intra 'bram' routing)                                         0.000     1.103
dout[0].WDATA_A1_i[4] (TDP36K at (30,1))                         0.000     1.103
data arrival time                                                          1.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.504


#Path 18
Startpoint: din[5].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[5] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[5].inpad[0] (.input at (9,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          1.004     1.103
| (intra 'bram' routing)                                         0.000     1.103
dout[0].WDATA_A1_i[5] (TDP36K at (30,1))                         0.000     1.103
data arrival time                                                          1.103

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -1.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.504


#Path 19
Startpoint: dout[0].RDATA_A1_o[17] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[33].outpad[0] (.output at (46,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[17] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.764     1.363
| (intra 'io' routing)                                           0.118     1.480
out:dout[33].outpad[0] (.output at (46,0))                       0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 20
Startpoint: dout[0].RDATA_A1_o[16] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[32].outpad[0] (.output at (46,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[16] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.764     1.363
| (intra 'io' routing)                                           0.118     1.480
out:dout[32].outpad[0] (.output at (46,0))                       0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 21
Startpoint: dout[0].RDATA_B1_o[17] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[35].outpad[0] (.output at (47,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[17] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.764     1.363
| (intra 'io' routing)                                           0.118     1.480
out:dout[35].outpad[0] (.output at (47,0))                       0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 22
Startpoint: dout[0].RDATA_B1_o[14] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output at (45,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[14] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.764     1.363
| (intra 'io' routing)                                           0.118     1.480
out:dout[30].outpad[0] (.output at (45,0))                       0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 23
Startpoint: dout[0].RDATA_B1_o[16] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[34].outpad[0] (.output at (47,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[16] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.764     1.363
| (intra 'io' routing)                                           0.118     1.480
out:dout[34].outpad[0] (.output at (47,0))                       0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 24
Startpoint: dout[0].RDATA_B1_o[15] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[31].outpad[0] (.output at (45,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[15] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.764     1.363
| (intra 'io' routing)                                           0.118     1.480
out:dout[31].outpad[0] (.output at (45,0))                       0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 25
Startpoint: dout[0].RDATA_B1_o[11] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output at (43,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[11] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.764     1.363
| (intra 'io' routing)                                           0.118     1.480
out:dout[27].outpad[0] (.output at (43,0))                       0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 26
Startpoint: dout[0].RDATA_B1_o[10] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output at (43,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[10] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.764     1.363
| (intra 'io' routing)                                           0.118     1.480
out:dout[26].outpad[0] (.output at (43,0))                       0.000     1.480
data arrival time                                                          1.480

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.480
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.480


#Path 27
Startpoint: dout[0].RDATA_B1_o[8] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output at (42,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[8] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.740     1.339
| (intra 'io' routing)                                           0.118     1.456
out:dout[24].outpad[0] (.output at (42,0))                       0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.456


#Path 28
Startpoint: dout[0].RDATA_B1_o[9] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[25].outpad[0] (.output at (42,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[9] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.740     1.339
| (intra 'io' routing)                                           0.118     1.456
out:dout[25].outpad[0] (.output at (42,0))                       0.000     1.456
data arrival time                                                          1.456

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.456


#Path 29
Startpoint: din[11].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[11] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[11].inpad[0] (.input at (12,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.884     0.983
| (intra 'bram' routing)                                         0.000     0.983
dout[0].WDATA_A1_i[11] (TDP36K at (30,1))                        0.000     0.983
data arrival time                                                          0.983

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.384


#Path 30
Startpoint: din[6].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[6] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[6].inpad[0] (.input at (10,0))                               0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.884     0.983
| (intra 'bram' routing)                                         0.000     0.983
dout[0].WDATA_A1_i[6] (TDP36K at (30,1))                         0.000     0.983
data arrival time                                                          0.983

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.384


#Path 31
Startpoint: din[7].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[7] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[7].inpad[0] (.input at (10,0))                               0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.884     0.983
| (intra 'bram' routing)                                         0.000     0.983
dout[0].WDATA_A1_i[7] (TDP36K at (30,1))                         0.000     0.983
data arrival time                                                          0.983

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.384


#Path 32
Startpoint: din[8].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[8] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[8].inpad[0] (.input at (11,0))                               0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.884     0.983
| (intra 'bram' routing)                                         0.000     0.983
dout[0].WDATA_A1_i[8] (TDP36K at (30,1))                         0.000     0.983
data arrival time                                                          0.983

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.384


#Path 33
Startpoint: din[9].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[9] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[9].inpad[0] (.input at (11,0))                               0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.884     0.983
| (intra 'bram' routing)                                         0.000     0.983
dout[0].WDATA_A1_i[9] (TDP36K at (30,1))                         0.000     0.983
data arrival time                                                          0.983

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.384


#Path 34
Startpoint: din[10].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[10] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[10].inpad[0] (.input at (12,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.884     0.983
| (intra 'bram' routing)                                         0.000     0.983
dout[0].WDATA_A1_i[10] (TDP36K at (30,1))                        0.000     0.983
data arrival time                                                          0.983

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.384


#Path 35
Startpoint: dout[0].RDATA_B1_o[7] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output at (41,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[7] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.644     1.243
| (intra 'io' routing)                                           0.118     1.360
out:dout[23].outpad[0] (.output at (41,0))                       0.000     1.360
data arrival time                                                          1.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 36
Startpoint: dout[0].RDATA_B1_o[2] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[18].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[2] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.644     1.243
| (intra 'io' routing)                                           0.118     1.360
out:dout[18].outpad[0] (.output at (39,0))                       0.000     1.360
data arrival time                                                          1.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 37
Startpoint: dout[0].RDATA_B1_o[12] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output at (44,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[12] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.644     1.243
| (intra 'io' routing)                                           0.118     1.360
out:dout[28].outpad[0] (.output at (44,0))                       0.000     1.360
data arrival time                                                          1.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 38
Startpoint: dout[0].RDATA_B1_o[13] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output at (44,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[13] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.644     1.243
| (intra 'io' routing)                                           0.118     1.360
out:dout[29].outpad[0] (.output at (44,0))                       0.000     1.360
data arrival time                                                          1.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 39
Startpoint: dout[0].RDATA_B1_o[3] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[19].outpad[0] (.output at (39,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[3] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.644     1.243
| (intra 'io' routing)                                           0.118     1.360
out:dout[19].outpad[0] (.output at (39,0))                       0.000     1.360
data arrival time                                                          1.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 40
Startpoint: dout[0].RDATA_B1_o[4] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output at (40,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[4] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.644     1.243
| (intra 'io' routing)                                           0.118     1.360
out:dout[20].outpad[0] (.output at (40,0))                       0.000     1.360
data arrival time                                                          1.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 41
Startpoint: dout[0].RDATA_B1_o[6] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output at (41,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[6] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.644     1.243
| (intra 'io' routing)                                           0.118     1.360
out:dout[22].outpad[0] (.output at (41,0))                       0.000     1.360
data arrival time                                                          1.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 42
Startpoint: dout[0].RDATA_B1_o[5] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[21].outpad[0] (.output at (40,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[5] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.644     1.243
| (intra 'io' routing)                                           0.118     1.360
out:dout[21].outpad[0] (.output at (40,0))                       0.000     1.360
data arrival time                                                          1.360

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.360


#Path 43
Startpoint: din[12].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[12] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[12].inpad[0] (.input at (13,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.764     0.863
| (intra 'bram' routing)                                         0.000     0.863
dout[0].WDATA_A1_i[12] (TDP36K at (30,1))                        0.000     0.863
data arrival time                                                          0.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 44
Startpoint: din[21].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[5] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[21].inpad[0] (.input at (17,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.764     0.863
| (intra 'bram' routing)                                         0.000     0.863
dout[0].WDATA_B1_i[5] (TDP36K at (30,1))                         0.000     0.863
data arrival time                                                          0.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 45
Startpoint: din[20].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[4] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[20].inpad[0] (.input at (17,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.764     0.863
| (intra 'bram' routing)                                         0.000     0.863
dout[0].WDATA_B1_i[4] (TDP36K at (30,1))                         0.000     0.863
data arrival time                                                          0.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 46
Startpoint: din[17].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[1] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[17].inpad[0] (.input at (15,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.764     0.863
| (intra 'bram' routing)                                         0.000     0.863
dout[0].WDATA_B1_i[1] (TDP36K at (30,1))                         0.000     0.863
data arrival time                                                          0.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 47
Startpoint: din[16].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[0] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[16].inpad[0] (.input at (15,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.764     0.863
| (intra 'bram' routing)                                         0.000     0.863
dout[0].WDATA_B1_i[0] (TDP36K at (30,1))                         0.000     0.863
data arrival time                                                          0.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 48
Startpoint: din[15].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[15] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[15].inpad[0] (.input at (14,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.764     0.863
| (intra 'bram' routing)                                         0.000     0.863
dout[0].WDATA_A1_i[15] (TDP36K at (30,1))                        0.000     0.863
data arrival time                                                          0.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 49
Startpoint: din[14].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[14] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[14].inpad[0] (.input at (14,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.764     0.863
| (intra 'bram' routing)                                         0.000     0.863
dout[0].WDATA_A1_i[14] (TDP36K at (30,1))                        0.000     0.863
data arrival time                                                          0.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 50
Startpoint: din[13].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[13] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[13].inpad[0] (.input at (13,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.764     0.863
| (intra 'bram' routing)                                         0.000     0.863
dout[0].WDATA_A1_i[13] (TDP36K at (30,1))                        0.000     0.863
data arrival time                                                          0.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.264


#Path 51
Startpoint: dout[0].RDATA_A1_o[12] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[12] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.524     1.123
| (intra 'io' routing)                                           0.118     1.240
out:dout[12].outpad[0] (.output at (36,0))                       0.000     1.240
data arrival time                                                          1.240

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 52
Startpoint: dout[0].RDATA_B1_o[1] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[17].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[1] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.524     1.123
| (intra 'io' routing)                                           0.118     1.240
out:dout[17].outpad[0] (.output at (38,0))                       0.000     1.240
data arrival time                                                          1.240

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 53
Startpoint: dout[0].RDATA_B1_o[0] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[16].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_B1_o[0] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.524     1.123
| (intra 'io' routing)                                           0.118     1.240
out:dout[16].outpad[0] (.output at (38,0))                       0.000     1.240
data arrival time                                                          1.240

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 54
Startpoint: dout[0].RDATA_A1_o[15] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[15].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[15] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.524     1.123
| (intra 'io' routing)                                           0.118     1.240
out:dout[15].outpad[0] (.output at (37,0))                       0.000     1.240
data arrival time                                                          1.240

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 55
Startpoint: dout[0].RDATA_A1_o[14] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[14].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[14] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.524     1.123
| (intra 'io' routing)                                           0.118     1.240
out:dout[14].outpad[0] (.output at (37,0))                       0.000     1.240
data arrival time                                                          1.240

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 56
Startpoint: dout[0].RDATA_A1_o[13] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[13].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[13] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.524     1.123
| (intra 'io' routing)                                           0.118     1.240
out:dout[13].outpad[0] (.output at (36,0))                       0.000     1.240
data arrival time                                                          1.240

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 57
Startpoint: din[22].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[6] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[22].inpad[0] (.input at (18,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.740     0.839
| (intra 'bram' routing)                                         0.000     0.839
dout[0].WDATA_B1_i[6] (TDP36K at (30,1))                         0.000     0.839
data arrival time                                                          0.839

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 58
Startpoint: din[23].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[7] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[23].inpad[0] (.input at (18,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.740     0.839
| (intra 'bram' routing)                                         0.000     0.839
dout[0].WDATA_B1_i[7] (TDP36K at (30,1))                         0.000     0.839
data arrival time                                                          0.839

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.240


#Path 59
Startpoint: dout[0].RDATA_A1_o[7] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[7] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.500     1.099
| (intra 'io' routing)                                           0.118     1.216
out:dout[7].outpad[0] (.output at (33,0))                        0.000     1.216
data arrival time                                                          1.216

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.216
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.216


#Path 60
Startpoint: dout[0].RDATA_A1_o[6] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[6] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.500     1.099
| (intra 'io' routing)                                           0.118     1.216
out:dout[6].outpad[0] (.output at (33,0))                        0.000     1.216
data arrival time                                                          1.216

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.216
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.216


#Path 61
Startpoint: din[24].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[8] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[24].inpad[0] (.input at (19,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.644     0.743
| (intra 'bram' routing)                                         0.000     0.743
dout[0].WDATA_B1_i[8] (TDP36K at (30,1))                         0.000     0.743
data arrival time                                                          0.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.144


#Path 62
Startpoint: din[19].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[3] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[19].inpad[0] (.input at (16,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.644     0.743
| (intra 'bram' routing)                                         0.000     0.743
dout[0].WDATA_B1_i[3] (TDP36K at (30,1))                         0.000     0.743
data arrival time                                                          0.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.144


#Path 63
Startpoint: din[25].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[9] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[25].inpad[0] (.input at (19,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.644     0.743
| (intra 'bram' routing)                                         0.000     0.743
dout[0].WDATA_B1_i[9] (TDP36K at (30,1))                         0.000     0.743
data arrival time                                                          0.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.144


#Path 64
Startpoint: din[26].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[10] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[26].inpad[0] (.input at (20,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.644     0.743
| (intra 'bram' routing)                                         0.000     0.743
dout[0].WDATA_B1_i[10] (TDP36K at (30,1))                        0.000     0.743
data arrival time                                                          0.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.144


#Path 65
Startpoint: din[27].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[11] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[27].inpad[0] (.input at (20,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.644     0.743
| (intra 'bram' routing)                                         0.000     0.743
dout[0].WDATA_B1_i[11] (TDP36K at (30,1))                        0.000     0.743
data arrival time                                                          0.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.144


#Path 66
Startpoint: din[28].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[12] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[28].inpad[0] (.input at (21,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.644     0.743
| (intra 'bram' routing)                                         0.000     0.743
dout[0].WDATA_B1_i[12] (TDP36K at (30,1))                        0.000     0.743
data arrival time                                                          0.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.144


#Path 67
Startpoint: din[29].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[13] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[29].inpad[0] (.input at (21,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.644     0.743
| (intra 'bram' routing)                                         0.000     0.743
dout[0].WDATA_B1_i[13] (TDP36K at (30,1))                        0.000     0.743
data arrival time                                                          0.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.144


#Path 68
Startpoint: din[18].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[2] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[18].inpad[0] (.input at (16,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.644     0.743
| (intra 'bram' routing)                                         0.000     0.743
dout[0].WDATA_B1_i[2] (TDP36K at (30,1))                         0.000     0.743
data arrival time                                                          0.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.144


#Path 69
Startpoint: dout[0].RDATA_A1_o[3] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[3] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.404     1.003
| (intra 'io' routing)                                           0.118     1.120
out:dout[3].outpad[0] (.output at (31,0))                        0.000     1.120
data arrival time                                                          1.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.120


#Path 70
Startpoint: dout[0].RDATA_A1_o[11] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[11].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[11] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.404     1.003
| (intra 'io' routing)                                           0.118     1.120
out:dout[11].outpad[0] (.output at (35,0))                       0.000     1.120
data arrival time                                                          1.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.120


#Path 71
Startpoint: dout[0].RDATA_A1_o[10] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[10].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[10] (TDP36K at (30,1)) [clock-to-output]      0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.404     1.003
| (intra 'io' routing)                                           0.118     1.120
out:dout[10].outpad[0] (.output at (35,0))                       0.000     1.120
data arrival time                                                          1.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.120


#Path 72
Startpoint: dout[0].RDATA_A1_o[9] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[9].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[9] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.404     1.003
| (intra 'io' routing)                                           0.118     1.120
out:dout[9].outpad[0] (.output at (34,0))                        0.000     1.120
data arrival time                                                          1.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.120


#Path 73
Startpoint: dout[0].RDATA_A1_o[8] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[8].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[8] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.404     1.003
| (intra 'io' routing)                                           0.118     1.120
out:dout[8].outpad[0] (.output at (34,0))                        0.000     1.120
data arrival time                                                          1.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.120


#Path 74
Startpoint: dout[0].RDATA_A1_o[2] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[2] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.404     1.003
| (intra 'io' routing)                                           0.118     1.120
out:dout[2].outpad[0] (.output at (31,0))                        0.000     1.120
data arrival time                                                          1.120

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.120


#Path 75
Startpoint: din[35].inpad[0] (.input at (24,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[17] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[35].inpad[0] (.input at (24,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.524     0.623
| (intra 'bram' routing)                                         0.000     0.623
dout[0].WDATA_B1_i[17] (TDP36K at (30,1))                        0.000     0.623
data arrival time                                                          0.623

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.623
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.024


#Path 76
Startpoint: din[34].inpad[0] (.input at (24,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[16] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[34].inpad[0] (.input at (24,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.524     0.623
| (intra 'bram' routing)                                         0.000     0.623
dout[0].WDATA_B1_i[16] (TDP36K at (30,1))                        0.000     0.623
data arrival time                                                          0.623

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.623
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.024


#Path 77
Startpoint: din[31].inpad[0] (.input at (22,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[15] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[31].inpad[0] (.input at (22,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.524     0.623
| (intra 'bram' routing)                                         0.000     0.623
dout[0].WDATA_B1_i[15] (TDP36K at (30,1))                        0.000     0.623
data arrival time                                                          0.623

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.623
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.024


#Path 78
Startpoint: din[30].inpad[0] (.input at (22,0) clocked by clk)
Endpoint  : dout[0].WDATA_B1_i[14] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[30].inpad[0] (.input at (22,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.524     0.623
| (intra 'bram' routing)                                         0.000     0.623
dout[0].WDATA_B1_i[14] (TDP36K at (30,1))                        0.000     0.623
data arrival time                                                          0.623

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_B1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.623
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.024


#Path 79
Startpoint: din[33].inpad[0] (.input at (23,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[17] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[33].inpad[0] (.input at (23,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.524     0.623
| (intra 'bram' routing)                                         0.000     0.623
dout[0].WDATA_A1_i[17] (TDP36K at (30,1))                        0.000     0.623
data arrival time                                                          0.623

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.623
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.024


#Path 80
Startpoint: din[32].inpad[0] (.input at (23,0) clocked by clk)
Endpoint  : dout[0].WDATA_A1_i[16] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
din[32].inpad[0] (.input at (23,0))                              0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.524     0.623
| (intra 'bram' routing)                                         0.000     0.623
dout[0].WDATA_A1_i[16] (TDP36K at (30,1))                        0.000     0.623
data arrival time                                                          0.623

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.623
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.024


#Path 81
Startpoint: dout[0].RDATA_A1_o[4] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[4] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.284     0.883
| (intra 'io' routing)                                           0.118     1.000
out:dout[4].outpad[0] (.output at (32,0))                        0.000     1.000
data arrival time                                                          1.000

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.000
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.000


#Path 82
Startpoint: dout[0].RDATA_A1_o[0] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[0] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.284     0.883
| (intra 'io' routing)                                           0.118     1.000
out:dout[0].outpad[0] (.output at (30,0))                        0.000     1.000
data arrival time                                                          1.000

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.000
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.000


#Path 83
Startpoint: dout[0].RDATA_A1_o[1] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[1] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.284     0.883
| (intra 'io' routing)                                           0.118     1.000
out:dout[1].outpad[0] (.output at (30,0))                        0.000     1.000
data arrival time                                                          1.000

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.000
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.000


#Path 84
Startpoint: dout[0].RDATA_A1_o[5] (TDP36K at (30,1) clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
| (primitive 'TDP36K' Tcq_max)                                   0.500     0.599
dout[0].RDATA_A1_o[5] (TDP36K at (30,1)) [clock-to-output]       0.000     0.599
| (intra 'bram' routing)                                         0.000     0.599
| (inter-block routing)                                          0.284     0.883
| (intra 'io' routing)                                           0.118     1.000
out:dout[5].outpad[0] (.output at (32,0))                        0.000     1.000
data arrival time                                                          1.000

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.000
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.000


#Path 85
Startpoint: wr_addr[5].inpad[0] (.input at (27,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[9] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[5].inpad[0] (.input at (27,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.500     0.599
| (intra 'bram' routing)                                         0.000     0.599
dout[0].ADDR_A1_i[9] (TDP36K at (30,1))                          0.000     0.599
data arrival time                                                          0.599

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.599
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.000


#Path 86
Startpoint: wr_addr[4].inpad[0] (.input at (27,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[8] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[4].inpad[0] (.input at (27,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.500     0.599
| (intra 'bram' routing)                                         0.000     0.599
dout[0].ADDR_A1_i[8] (TDP36K at (30,1))                          0.000     0.599
data arrival time                                                          0.599

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.599
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.000


#Path 87
Startpoint: wr_addr[0].inpad[0] (.input at (25,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[4] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[0].inpad[0] (.input at (25,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.404     0.503
| (intra 'bram' routing)                                         0.000     0.503
dout[0].ADDR_A1_i[4] (TDP36K at (30,1))                          0.000     0.503
data arrival time                                                          0.503

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.904


#Path 88
Startpoint: wr_addr[9].inpad[0] (.input at (29,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[13] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[9].inpad[0] (.input at (29,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.404     0.503
| (intra 'bram' routing)                                         0.000     0.503
dout[0].ADDR_A1_i[13] (TDP36K at (30,1))                         0.000     0.503
data arrival time                                                          0.503

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.904


#Path 89
Startpoint: wr_addr[8].inpad[0] (.input at (29,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[12] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[8].inpad[0] (.input at (29,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.404     0.503
| (intra 'bram' routing)                                         0.000     0.503
dout[0].ADDR_A1_i[12] (TDP36K at (30,1))                         0.000     0.503
data arrival time                                                          0.503

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.904


#Path 90
Startpoint: wr_addr[3].inpad[0] (.input at (26,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[7] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[3].inpad[0] (.input at (26,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.404     0.503
| (intra 'bram' routing)                                         0.000     0.503
dout[0].ADDR_A1_i[7] (TDP36K at (30,1))                          0.000     0.503
data arrival time                                                          0.503

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.904


#Path 91
Startpoint: wr_addr[2].inpad[0] (.input at (26,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[6] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[2].inpad[0] (.input at (26,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.404     0.503
| (intra 'bram' routing)                                         0.000     0.503
dout[0].ADDR_A1_i[6] (TDP36K at (30,1))                          0.000     0.503
data arrival time                                                          0.503

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.904


#Path 92
Startpoint: wr_addr[1].inpad[0] (.input at (25,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[5] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[1].inpad[0] (.input at (25,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.404     0.503
| (intra 'bram' routing)                                         0.000     0.503
dout[0].ADDR_A1_i[5] (TDP36K at (30,1))                          0.000     0.503
data arrival time                                                          0.503

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.904


#Path 93
Startpoint: wr_addr[7].inpad[0] (.input at (28,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[11] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[7].inpad[0] (.input at (28,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.284     0.383
| (intra 'bram' routing)                                         0.000     0.383
dout[0].ADDR_A1_i[11] (TDP36K at (30,1))                         0.000     0.383
data arrival time                                                          0.383

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.784


#Path 94
Startpoint: wr_addr[6].inpad[0] (.input at (28,0) clocked by clk)
Endpoint  : dout[0].ADDR_A1_i[10] (TDP36K at (30,1) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wr_addr[6].inpad[0] (.input at (28,0))                           0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.284     0.383
| (intra 'bram' routing)                                         0.000     0.383
dout[0].ADDR_A1_i[10] (TDP36K at (30,1))                         0.000     0.383
data arrival time                                                          0.383

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'bram' routing)                                         0.000     0.099
dout[0].CLK_A1_i[0] (TDP36K at (30,1))                           0.000     0.099
clock uncertainty                                                0.000     0.099
cell setup time                                                 -0.500    -0.401
data required time                                                        -0.401
--------------------------------------------------------------------------------
data required time                                                        -0.401
data arrival time                                                         -0.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.784


#End of timing report
