
dp_adc_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001259c  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0801284c  0801284c  0002284c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08012924  08012924  00022924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801292c  0801292c  0002292c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08012930  08012930  00022930  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  24000000  08012934  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000089f0  2400007c  080129b0  0003007c  2**2
                  ALLOC
  8 .sdram_section 00000c00  c0000000  c0000000  00040000  2**2
                  ALLOC
  9 ._user_heap_stack 00000c04  24008a6c  24008a6c  00038a6c  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0003007c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00026a1b  00000000  00000000  000300aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000424e  00000000  00000000  00056ac5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001cf0  00000000  00000000  0005ad18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00001b38  00000000  00000000  0005ca08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00036080  00000000  00000000  0005e540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000284d6  00000000  00000000  000945c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001508cd  00000000  00000000  000bca96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  0020d363  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00007e90  00000000  00000000  0020d3b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	2400007c 	.word	0x2400007c
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08012834 	.word	0x08012834

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000080 	.word	0x24000080
 80002ec:	08012834 	.word	0x08012834

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <SDRAM_Startup_Sequence>:
uint32_t aTxBuffer[BUFFER_SIZE];
uint32_t aRxBuffer[BUFFER_SIZE];
uint32_t uwIndex = 0;
__IO uint32_t uwWriteReadStatus = 0;

void SDRAM_Startup_Sequence(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command){
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	6039      	str	r1, [r7, #0]
  /* Program the SDRAM external device */
  SDRAM_Initialization_Sequence(hsdram, Command);
 800069e:	6839      	ldr	r1, [r7, #0]
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f000 f875 	bl	8000790 <SDRAM_Initialization_Sequence>

  /*##-2- SDRAM memory read/write access #####################################*/
  //*(__IO uint32_t*) (TEST_WRITE) = 0x1;

  /* Fill the buffer to write */
  Fill_Buffer(aTxBuffer, BUFFER_SIZE, 0xA244250F);
 80006a6:	4a34      	ldr	r2, [pc, #208]	; (8000778 <SDRAM_Startup_Sequence+0xe4>)
 80006a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ac:	4833      	ldr	r0, [pc, #204]	; (800077c <SDRAM_Startup_Sequence+0xe8>)
 80006ae:	f000 f8cc 	bl	800084a <Fill_Buffer>

    /* Fill the Read buffer */
  Fill_Buffer(aRxBuffer, BUFFER_SIZE, 0xBBBBBBBB);
 80006b2:	f04f 32bb 	mov.w	r2, #3149642683	; 0xbbbbbbbb
 80006b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ba:	4831      	ldr	r0, [pc, #196]	; (8000780 <SDRAM_Startup_Sequence+0xec>)
 80006bc:	f000 f8c5 	bl	800084a <Fill_Buffer>

  /* Write data to the SDRAM memory */
  for (uwIndex = 0; uwIndex < BUFFER_SIZE; uwIndex++)
 80006c0:	4b30      	ldr	r3, [pc, #192]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	e010      	b.n	80006ea <SDRAM_Startup_Sequence+0x56>
  {
    *(__IO uint32_t*) (SDRAM_BANK_ADDR + WRITE_READ_ADDR + 4*uwIndex) = aTxBuffer[uwIndex];
 80006c8:	4b2e      	ldr	r3, [pc, #184]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	4b2d      	ldr	r3, [pc, #180]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 80006ce:	6819      	ldr	r1, [r3, #0]
 80006d0:	4b2d      	ldr	r3, [pc, #180]	; (8000788 <SDRAM_Startup_Sequence+0xf4>)
 80006d2:	440b      	add	r3, r1
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	4619      	mov	r1, r3
 80006d8:	4b28      	ldr	r3, [pc, #160]	; (800077c <SDRAM_Startup_Sequence+0xe8>)
 80006da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006de:	600b      	str	r3, [r1, #0]
  for (uwIndex = 0; uwIndex < BUFFER_SIZE; uwIndex++)
 80006e0:	4b28      	ldr	r3, [pc, #160]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	3301      	adds	r3, #1
 80006e6:	4a27      	ldr	r2, [pc, #156]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 80006e8:	6013      	str	r3, [r2, #0]
 80006ea:	4b26      	ldr	r3, [pc, #152]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80006f2:	d3e9      	bcc.n	80006c8 <SDRAM_Startup_Sequence+0x34>
  }

  /* Read back data from the SDRAM memory */
  for (uwIndex = 0; uwIndex < BUFFER_SIZE; uwIndex++)
 80006f4:	4b23      	ldr	r3, [pc, #140]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	e010      	b.n	800071e <SDRAM_Startup_Sequence+0x8a>
  {
    aRxBuffer[uwIndex] = *(__IO uint32_t*) (SDRAM_BANK_ADDR + WRITE_READ_ADDR + 4*uwIndex);
 80006fc:	4b21      	ldr	r3, [pc, #132]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 80006fe:	681a      	ldr	r2, [r3, #0]
 8000700:	4b21      	ldr	r3, [pc, #132]	; (8000788 <SDRAM_Startup_Sequence+0xf4>)
 8000702:	4413      	add	r3, r2
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	461a      	mov	r2, r3
 8000708:	4b1e      	ldr	r3, [pc, #120]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	6812      	ldr	r2, [r2, #0]
 800070e:	491c      	ldr	r1, [pc, #112]	; (8000780 <SDRAM_Startup_Sequence+0xec>)
 8000710:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (uwIndex = 0; uwIndex < BUFFER_SIZE; uwIndex++)
 8000714:	4b1b      	ldr	r3, [pc, #108]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	3301      	adds	r3, #1
 800071a:	4a1a      	ldr	r2, [pc, #104]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 800071c:	6013      	str	r3, [r2, #0]
 800071e:	4b19      	ldr	r3, [pc, #100]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000726:	d3e9      	bcc.n	80006fc <SDRAM_Startup_Sequence+0x68>
  }

  /*##-3- Checking data integrity ############################################*/

  for (uwIndex = 0; (uwIndex < BUFFER_SIZE) && (uwWriteReadStatus == 0); uwIndex++)
 8000728:	4b16      	ldr	r3, [pc, #88]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	e015      	b.n	800075c <SDRAM_Startup_Sequence+0xc8>
  {
    if (aRxBuffer[uwIndex] != aTxBuffer[uwIndex])
 8000730:	4b14      	ldr	r3, [pc, #80]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a12      	ldr	r2, [pc, #72]	; (8000780 <SDRAM_Startup_Sequence+0xec>)
 8000736:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800073a:	4b12      	ldr	r3, [pc, #72]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	490f      	ldr	r1, [pc, #60]	; (800077c <SDRAM_Startup_Sequence+0xe8>)
 8000740:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000744:	429a      	cmp	r2, r3
 8000746:	d004      	beq.n	8000752 <SDRAM_Startup_Sequence+0xbe>
    {
      uwWriteReadStatus++;
 8000748:	4b10      	ldr	r3, [pc, #64]	; (800078c <SDRAM_Startup_Sequence+0xf8>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	3301      	adds	r3, #1
 800074e:	4a0f      	ldr	r2, [pc, #60]	; (800078c <SDRAM_Startup_Sequence+0xf8>)
 8000750:	6013      	str	r3, [r2, #0]
  for (uwIndex = 0; (uwIndex < BUFFER_SIZE) && (uwWriteReadStatus == 0); uwIndex++)
 8000752:	4b0c      	ldr	r3, [pc, #48]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	3301      	adds	r3, #1
 8000758:	4a0a      	ldr	r2, [pc, #40]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 800075a:	6013      	str	r3, [r2, #0]
 800075c:	4b09      	ldr	r3, [pc, #36]	; (8000784 <SDRAM_Startup_Sequence+0xf0>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000764:	d203      	bcs.n	800076e <SDRAM_Startup_Sequence+0xda>
 8000766:	4b09      	ldr	r3, [pc, #36]	; (800078c <SDRAM_Startup_Sequence+0xf8>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d0e0      	beq.n	8000730 <SDRAM_Startup_Sequence+0x9c>
    }
  }
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	a244250f 	.word	0xa244250f
 800077c:	24000098 	.word	0x24000098
 8000780:	24004098 	.word	0x24004098
 8000784:	24008098 	.word	0x24008098
 8000788:	30000200 	.word	0x30000200
 800078c:	2400809c 	.word	0x2400809c

08000790 <SDRAM_Initialization_Sequence>:



void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmpmrd =0;
 800079a:	2300      	movs	r3, #0
 800079c:	60fb      	str	r3, [r7, #12]
  /* Step 1:  Configure a clock configuration enable command */
  Command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	2201      	movs	r2, #1
 80007a2:	601a      	str	r2, [r3, #0]
  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2210      	movs	r2, #16
 80007a8:	605a      	str	r2, [r3, #4]
  Command->AutoRefreshNumber = 1;
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	2201      	movs	r2, #1
 80007ae:	609a      	str	r2, [r3, #8]
  Command->ModeRegisterDefinition = 0;
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	2200      	movs	r2, #0
 80007b4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 80007b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007ba:	6839      	ldr	r1, [r7, #0]
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f00a fb77 	bl	800aeb0 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80007c2:	2001      	movs	r0, #1
 80007c4:	f002 fc10 	bl	8002fe8 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */
  Command->CommandMode = FMC_SDRAM_CMD_PALL;
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	2202      	movs	r2, #2
 80007cc:	601a      	str	r2, [r3, #0]
  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	2210      	movs	r2, #16
 80007d2:	605a      	str	r2, [r3, #4]
  Command->AutoRefreshNumber = 1;
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	2201      	movs	r2, #1
 80007d8:	609a      	str	r2, [r3, #8]
  Command->ModeRegisterDefinition = 0;
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	2200      	movs	r2, #0
 80007de:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 80007e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007e4:	6839      	ldr	r1, [r7, #0]
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f00a fb62 	bl	800aeb0 <HAL_SDRAM_SendCommand>

  /* Step 4 : Configure a Auto-Refresh command */
  Command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	2203      	movs	r2, #3
 80007f0:	601a      	str	r2, [r3, #0]
  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	2210      	movs	r2, #16
 80007f6:	605a      	str	r2, [r3, #4]
  Command->AutoRefreshNumber = 8;
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	2208      	movs	r2, #8
 80007fc:	609a      	str	r2, [r3, #8]
  Command->ModeRegisterDefinition = 0;
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	2200      	movs	r2, #0
 8000802:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 8000804:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000808:	6839      	ldr	r1, [r7, #0]
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f00a fb50 	bl	800aeb0 <HAL_SDRAM_SendCommand>

  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8000810:	f44f 730c 	mov.w	r3, #560	; 0x230
 8000814:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

  Command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	2204      	movs	r2, #4
 800081a:	601a      	str	r2, [r3, #0]
  Command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	2210      	movs	r2, #16
 8000820:	605a      	str	r2, [r3, #4]
  Command->AutoRefreshNumber = 1;
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	2201      	movs	r2, #1
 8000826:	609a      	str	r2, [r3, #8]
  Command->ModeRegisterDefinition = tmpmrd;
 8000828:	68fa      	ldr	r2, [r7, #12]
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 800082e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000832:	6839      	ldr	r1, [r7, #0]
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	f00a fb3b 	bl	800aeb0 <HAL_SDRAM_SendCommand>

  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(hsdram, 230);
 800083a:	21e6      	movs	r1, #230	; 0xe6
 800083c:	6878      	ldr	r0, [r7, #4]
 800083e:	f00a fb6c 	bl	800af1a <HAL_SDRAM_ProgramRefreshRate>
}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <Fill_Buffer>:

void Fill_Buffer(uint32_t *pBuffer, uint32_t uwBufferLenght, uint32_t uwOffset)
{
 800084a:	b480      	push	{r7}
 800084c:	b087      	sub	sp, #28
 800084e:	af00      	add	r7, sp, #0
 8000850:	60f8      	str	r0, [r7, #12]
 8000852:	60b9      	str	r1, [r7, #8]
 8000854:	607a      	str	r2, [r7, #4]
  uint32_t tmpIndex = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]

  /* Put in global buffer different values */
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
 800085e:	e00a      	b.n	8000876 <Fill_Buffer+0x2c>
  {
    pBuffer[tmpIndex] = tmpIndex + uwOffset;
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	68fa      	ldr	r2, [r7, #12]
 8000866:	4413      	add	r3, r2
 8000868:	6979      	ldr	r1, [r7, #20]
 800086a:	687a      	ldr	r2, [r7, #4]
 800086c:	440a      	add	r2, r1
 800086e:	601a      	str	r2, [r3, #0]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	3301      	adds	r3, #1
 8000874:	617b      	str	r3, [r7, #20]
 8000876:	697a      	ldr	r2, [r7, #20]
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	429a      	cmp	r2, r3
 800087c:	d3f0      	bcc.n	8000860 <Fill_Buffer+0x16>
  }
}
 800087e:	bf00      	nop
 8000880:	bf00      	nop
 8000882:	371c      	adds	r7, #28
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000890:	f002 fb18 	bl	8002ec4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000894:	f000 f9ea 	bl	8000c6c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000898:	f000 fa64 	bl	8000d64 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */
//TODO: need to move DMA init everytime up after GPIO init!!
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800089c:	f000 fe00 	bl	80014a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80008a0:	f000 fd4c 	bl	800133c <MX_DMA_Init>
  MX_SPI1_Init();
 80008a4:	f000 faae 	bl	8000e04 <MX_SPI1_Init>
  MX_TIM1_Init();
 80008a8:	f000 fbb4 	bl	8001014 <MX_TIM1_Init>
  MX_UART4_Init();
 80008ac:	f000 fcf8 	bl	80012a0 <MX_UART4_Init>
  MX_FMC_Init();
 80008b0:	f000 fda4 	bl	80013fc <MX_FMC_Init>
  MX_SPI2_Init();
 80008b4:	f000 fafe 	bl	8000eb4 <MX_SPI2_Init>
  MX_SPI4_Init();
 80008b8:	f000 fb54 	bl	8000f64 <MX_SPI4_Init>
  MX_TIM2_Init();
 80008bc:	f000 fc56 	bl	800116c <MX_TIM2_Init>
  MX_SDMMC1_SD_Init();
 80008c0:	f000 fa82 	bl	8000dc8 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80008c4:	f010 fc10 	bl	80110e8 <MX_FATFS_Init>
  MX_TIM16_Init();
 80008c8:	f000 fcc2 	bl	8001250 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  // setting up timer for time measuring
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80008cc:	4bce      	ldr	r3, [pc, #824]	; (8000c08 <main+0x37c>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	4acd      	ldr	r2, [pc, #820]	; (8000c08 <main+0x37c>)
 80008d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80008d6:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 80008d8:	4bcc      	ldr	r3, [pc, #816]	; (8000c0c <main+0x380>)
 80008da:	2200      	movs	r2, #0
 80008dc:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80008de:	4bcb      	ldr	r3, [pc, #812]	; (8000c0c <main+0x380>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4aca      	ldr	r2, [pc, #808]	; (8000c0c <main+0x380>)
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	6013      	str	r3, [r2, #0]
  HAL_Delay(500);
 80008ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008ee:	f002 fb7b 	bl	8002fe8 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SDRAM_Startup_Sequence(&hsdram1, &fmc_command);
 80008f2:	49c7      	ldr	r1, [pc, #796]	; (8000c10 <main+0x384>)
 80008f4:	48c7      	ldr	r0, [pc, #796]	; (8000c14 <main+0x388>)
 80008f6:	f7ff fecd 	bl	8000694 <SDRAM_Startup_Sequence>
  sd_card_init();
 80008fa:	f001 f81d 	bl	8001938 <sd_card_init>
  HAL_Delay(1000);
 80008fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000902:	f002 fb71 	bl	8002fe8 <HAL_Delay>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 4, 4);
 8000906:	2204      	movs	r2, #4
 8000908:	2104      	movs	r1, #4
 800090a:	2017      	movs	r0, #23
 800090c:	f002 fc8f 	bl	800322e <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 1);
 8000910:	2201      	movs	r2, #1
 8000912:	2101      	movs	r1, #1
 8000914:	2028      	movs	r0, #40	; 0x28
 8000916:	f002 fc8a 	bl	800322e <HAL_NVIC_SetPriority>
  HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800091a:	2017      	movs	r0, #23
 800091c:	f002 fcaf 	bl	800327e <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8000920:	2028      	movs	r0, #40	; 0x28
 8000922:	f002 fcac 	bl	800327e <HAL_NVIC_DisableIRQ>

  spi1_soft_reset();
 8000926:	f001 fab7 	bl	8001e98 <spi1_soft_reset>
  spi2_soft_reset();
 800092a:	f001 fadb 	bl	8001ee4 <spi2_soft_reset>
  spi4_soft_reset();
 800092e:	f001 faff 	bl	8001f30 <spi4_soft_reset>
  spi1_adc_init(SPS_VALUE_5);
 8000932:	4bb9      	ldr	r3, [pc, #740]	; (8000c18 <main+0x38c>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	4618      	mov	r0, r3
 8000938:	f001 f816 	bl	8001968 <spi1_adc_init>
  spi2_adc_init(SPS_VALUE_5);
 800093c:	4bb6      	ldr	r3, [pc, #728]	; (8000c18 <main+0x38c>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	4618      	mov	r0, r3
 8000942:	f001 f8e9 	bl	8001b18 <spi2_adc_init>
  spi4_adc_init(SPS_VALUE_5);
 8000946:	4bb4      	ldr	r3, [pc, #720]	; (8000c18 <main+0x38c>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	4618      	mov	r0, r3
 800094c:	f001 f9bc 	bl	8001cc8 <spi4_adc_init>
//  readRegister();
//  t1 = DWT->CYCCNT;
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 8000950:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000954:	2220      	movs	r2, #32
 8000956:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 800095a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800095e:	2240      	movs	r2, #64	; 0x40
 8000960:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 8000964:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000968:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800096c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000970:	2017      	movs	r0, #23
 8000972:	f002 fc76 	bl	8003262 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000976:	2028      	movs	r0, #40	; 0x28
 8000978:	f002 fc73 	bl	8003262 <HAL_NVIC_EnableIRQ>

  // uart IT enable
  HAL_UART_Receive_IT (&huart4, rxUart4Buffer, 1);
 800097c:	2201      	movs	r2, #1
 800097e:	49a7      	ldr	r1, [pc, #668]	; (8000c1c <main+0x390>)
 8000980:	48a7      	ldr	r0, [pc, #668]	; (8000c20 <main+0x394>)
 8000982:	f00d f95f 	bl	800dc44 <HAL_UART_Receive_IT>
  //HAL_UART_Receive_IT (&huart5, rxUart4Buffer, 1);

  // LED timer enable
  HAL_TIM_Base_Start_IT(&htim16);
 8000986:	48a7      	ldr	r0, [pc, #668]	; (8000c24 <main+0x398>)
 8000988:	f00b fb9c 	bl	800c0c4 <HAL_TIM_Base_Start_IT>

  // FIXME main
  //sd_card_test_script();

  //initial setup:
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	2120      	movs	r1, #32
 8000990:	48a5      	ldr	r0, [pc, #660]	; (8000c28 <main+0x39c>)
 8000992:	f005 fd2b 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	2110      	movs	r1, #16
 800099a:	48a4      	ldr	r0, [pc, #656]	; (8000c2c <main+0x3a0>)
 800099c:	f005 fd26 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80009a0:	2200      	movs	r2, #0
 80009a2:	2101      	movs	r1, #1
 80009a4:	48a2      	ldr	r0, [pc, #648]	; (8000c30 <main+0x3a4>)
 80009a6:	f005 fd21 	bl	80063ec <HAL_GPIO_WritePin>

  //run all before main loop
  run_all_adc();
 80009aa:	f001 fa59 	bl	8001e60 <run_all_adc>

    while (1){
      if(spiCommonBufferCounter < findMin(spi1ValuesBufferCounter,spi2ValuesBufferCounter,spi4ValuesBufferCounter)){
 80009ae:	4ba1      	ldr	r3, [pc, #644]	; (8000c34 <main+0x3a8>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4aa1      	ldr	r2, [pc, #644]	; (8000c38 <main+0x3ac>)
 80009b4:	6811      	ldr	r1, [r2, #0]
 80009b6:	4aa1      	ldr	r2, [pc, #644]	; (8000c3c <main+0x3b0>)
 80009b8:	6812      	ldr	r2, [r2, #0]
 80009ba:	4618      	mov	r0, r3
 80009bc:	f000 ff9c 	bl	80018f8 <findMin>
 80009c0:	4602      	mov	r2, r0
 80009c2:	4b9f      	ldr	r3, [pc, #636]	; (8000c40 <main+0x3b4>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d916      	bls.n	80009f8 <main+0x16c>
        spi_send_all_three_values(spi1ValuesStorage[spiCommonBufferCounter],spi2ValuesStorage[spiCommonBufferCounter],spi4ValuesStorage[spiCommonBufferCounter]);
 80009ca:	4b9d      	ldr	r3, [pc, #628]	; (8000c40 <main+0x3b4>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a9d      	ldr	r2, [pc, #628]	; (8000c44 <main+0x3b8>)
 80009d0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009d4:	4b9a      	ldr	r3, [pc, #616]	; (8000c40 <main+0x3b4>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a9b      	ldr	r2, [pc, #620]	; (8000c48 <main+0x3bc>)
 80009da:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80009de:	4b98      	ldr	r3, [pc, #608]	; (8000c40 <main+0x3b4>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4a9a      	ldr	r2, [pc, #616]	; (8000c4c <main+0x3c0>)
 80009e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009e8:	461a      	mov	r2, r3
 80009ea:	f001 fac5 	bl	8001f78 <spi_send_all_three_values>
        spiCommonBufferCounter++;
 80009ee:	4b94      	ldr	r3, [pc, #592]	; (8000c40 <main+0x3b4>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	3301      	adds	r3, #1
 80009f4:	4a92      	ldr	r2, [pc, #584]	; (8000c40 <main+0x3b4>)
 80009f6:	6013      	str	r3, [r2, #0]
      }


      if (uartNewCommand == true){
 80009f8:	4b95      	ldr	r3, [pc, #596]	; (8000c50 <main+0x3c4>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d0d5      	beq.n	80009ae <main+0x122>
        switch (uartCommand) {
 8000a02:	4b94      	ldr	r3, [pc, #592]	; (8000c54 <main+0x3c8>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	3b30      	subs	r3, #48	; 0x30
 8000a0a:	2b41      	cmp	r3, #65	; 0x41
 8000a0c:	f200 80f6 	bhi.w	8000bfc <main+0x370>
 8000a10:	a201      	add	r2, pc, #4	; (adr r2, 8000a18 <main+0x18c>)
 8000a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a16:	bf00      	nop
 8000a18:	08000bc1 	.word	0x08000bc1
 8000a1c:	08000bcd 	.word	0x08000bcd
 8000a20:	08000bd9 	.word	0x08000bd9
 8000a24:	08000be5 	.word	0x08000be5
 8000a28:	08000bf1 	.word	0x08000bf1
 8000a2c:	08000bfd 	.word	0x08000bfd
 8000a30:	08000bfd 	.word	0x08000bfd
 8000a34:	08000bfd 	.word	0x08000bfd
 8000a38:	08000bfd 	.word	0x08000bfd
 8000a3c:	08000bfd 	.word	0x08000bfd
 8000a40:	08000bfd 	.word	0x08000bfd
 8000a44:	08000bfd 	.word	0x08000bfd
 8000a48:	08000bfd 	.word	0x08000bfd
 8000a4c:	08000bfd 	.word	0x08000bfd
 8000a50:	08000bfd 	.word	0x08000bfd
 8000a54:	08000bfd 	.word	0x08000bfd
 8000a58:	08000bfd 	.word	0x08000bfd
 8000a5c:	08000bfd 	.word	0x08000bfd
 8000a60:	08000bfd 	.word	0x08000bfd
 8000a64:	08000bfd 	.word	0x08000bfd
 8000a68:	08000bfd 	.word	0x08000bfd
 8000a6c:	08000bfd 	.word	0x08000bfd
 8000a70:	08000bfd 	.word	0x08000bfd
 8000a74:	08000bfd 	.word	0x08000bfd
 8000a78:	08000bfd 	.word	0x08000bfd
 8000a7c:	08000bfd 	.word	0x08000bfd
 8000a80:	08000bfd 	.word	0x08000bfd
 8000a84:	08000bfd 	.word	0x08000bfd
 8000a88:	08000bfd 	.word	0x08000bfd
 8000a8c:	08000bfd 	.word	0x08000bfd
 8000a90:	08000bfd 	.word	0x08000bfd
 8000a94:	08000bfd 	.word	0x08000bfd
 8000a98:	08000bfd 	.word	0x08000bfd
 8000a9c:	08000bfd 	.word	0x08000bfd
 8000aa0:	08000bfd 	.word	0x08000bfd
 8000aa4:	08000bfd 	.word	0x08000bfd
 8000aa8:	08000bfd 	.word	0x08000bfd
 8000aac:	08000bfd 	.word	0x08000bfd
 8000ab0:	08000bfd 	.word	0x08000bfd
 8000ab4:	08000bfd 	.word	0x08000bfd
 8000ab8:	08000bfd 	.word	0x08000bfd
 8000abc:	08000bfd 	.word	0x08000bfd
 8000ac0:	08000bfd 	.word	0x08000bfd
 8000ac4:	08000bfd 	.word	0x08000bfd
 8000ac8:	08000bfd 	.word	0x08000bfd
 8000acc:	08000bfd 	.word	0x08000bfd
 8000ad0:	08000bfd 	.word	0x08000bfd
 8000ad4:	08000bfd 	.word	0x08000bfd
 8000ad8:	08000bfd 	.word	0x08000bfd
 8000adc:	08000b21 	.word	0x08000b21
 8000ae0:	08000b39 	.word	0x08000b39
 8000ae4:	08000b51 	.word	0x08000b51
 8000ae8:	08000b69 	.word	0x08000b69
 8000aec:	08000b81 	.word	0x08000b81
 8000af0:	08000b99 	.word	0x08000b99
 8000af4:	08000bfd 	.word	0x08000bfd
 8000af8:	08000bfd 	.word	0x08000bfd
 8000afc:	08000bfd 	.word	0x08000bfd
 8000b00:	08000bfd 	.word	0x08000bfd
 8000b04:	08000bfd 	.word	0x08000bfd
 8000b08:	08000bfd 	.word	0x08000bfd
 8000b0c:	08000bfd 	.word	0x08000bfd
 8000b10:	08000bfd 	.word	0x08000bfd
 8000b14:	08000bfd 	.word	0x08000bfd
 8000b18:	08000bb1 	.word	0x08000bb1
 8000b1c:	08000bb9 	.word	0x08000bb9
          case 'a': // multiplexer X -> 0
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000b20:	2200      	movs	r2, #0
 8000b22:	2120      	movs	r1, #32
 8000b24:	4840      	ldr	r0, [pc, #256]	; (8000c28 <main+0x39c>)
 8000b26:	f005 fc61 	bl	80063ec <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b30:	483d      	ldr	r0, [pc, #244]	; (8000c28 <main+0x39c>)
 8000b32:	f005 fc5b 	bl	80063ec <HAL_GPIO_WritePin>
            break;
 8000b36:	e062      	b.n	8000bfe <main+0x372>
          case 'b': // multiplexer X -> 1
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2120      	movs	r1, #32
 8000b3c:	483a      	ldr	r0, [pc, #232]	; (8000c28 <main+0x39c>)
 8000b3e:	f005 fc55 	bl	80063ec <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000b42:	2201      	movs	r2, #1
 8000b44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b48:	4837      	ldr	r0, [pc, #220]	; (8000c28 <main+0x39c>)
 8000b4a:	f005 fc4f 	bl	80063ec <HAL_GPIO_WritePin>
            break;
 8000b4e:	e056      	b.n	8000bfe <main+0x372>

          case 'c': // multiplexer Y -> 0
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8000b50:	2200      	movs	r2, #0
 8000b52:	2110      	movs	r1, #16
 8000b54:	4835      	ldr	r0, [pc, #212]	; (8000c2c <main+0x3a0>)
 8000b56:	f005 fc49 	bl	80063ec <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b60:	4831      	ldr	r0, [pc, #196]	; (8000c28 <main+0x39c>)
 8000b62:	f005 fc43 	bl	80063ec <HAL_GPIO_WritePin>
            break;
 8000b66:	e04a      	b.n	8000bfe <main+0x372>

          case 'd': // multiplexer Y -> 1
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8000b68:	2201      	movs	r2, #1
 8000b6a:	2110      	movs	r1, #16
 8000b6c:	482f      	ldr	r0, [pc, #188]	; (8000c2c <main+0x3a0>)
 8000b6e:	f005 fc3d 	bl	80063ec <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000b72:	2201      	movs	r2, #1
 8000b74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b78:	482b      	ldr	r0, [pc, #172]	; (8000c28 <main+0x39c>)
 8000b7a:	f005 fc37 	bl	80063ec <HAL_GPIO_WritePin>
            break;
 8000b7e:	e03e      	b.n	8000bfe <main+0x372>

          case 'e': // multiplexer Z -> 0
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2101      	movs	r1, #1
 8000b84:	482a      	ldr	r0, [pc, #168]	; (8000c30 <main+0x3a4>)
 8000b86:	f005 fc31 	bl	80063ec <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b90:	4825      	ldr	r0, [pc, #148]	; (8000c28 <main+0x39c>)
 8000b92:	f005 fc2b 	bl	80063ec <HAL_GPIO_WritePin>
            break;
 8000b96:	e032      	b.n	8000bfe <main+0x372>

          case 'f': // multiplexer Z -> 1
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	4824      	ldr	r0, [pc, #144]	; (8000c30 <main+0x3a4>)
 8000b9e:	f005 fc25 	bl	80063ec <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ba8:	481f      	ldr	r0, [pc, #124]	; (8000c28 <main+0x39c>)
 8000baa:	f005 fc1f 	bl	80063ec <HAL_GPIO_WritePin>
            break;
 8000bae:	e026      	b.n	8000bfe <main+0x372>

          case 'p':
            sd_card_write_values_enable = true;
 8000bb0:	4b29      	ldr	r3, [pc, #164]	; (8000c58 <main+0x3cc>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	701a      	strb	r2, [r3, #0]
            break;
 8000bb6:	e022      	b.n	8000bfe <main+0x372>

          case 'q':
            sd_card_write_values_enable = false;
 8000bb8:	4b27      	ldr	r3, [pc, #156]	; (8000c58 <main+0x3cc>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	701a      	strb	r2, [r3, #0]
            break;
 8000bbe:	e01e      	b.n	8000bfe <main+0x372>

         // Numbers reserved for SPS values
          case '0':
            //set SPS to 5
            setNewSPStoAllADCs(SPS_VALUE_5);
 8000bc0:	4b15      	ldr	r3, [pc, #84]	; (8000c18 <main+0x38c>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f001 fa1d 	bl	8002004 <setNewSPStoAllADCs>
            break;
 8000bca:	e018      	b.n	8000bfe <main+0x372>
          case '1':
            //set SPS to 20
            setNewSPStoAllADCs(SPS_VALUE_20);
 8000bcc:	4b23      	ldr	r3, [pc, #140]	; (8000c5c <main+0x3d0>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f001 fa17 	bl	8002004 <setNewSPStoAllADCs>
            break;
 8000bd6:	e012      	b.n	8000bfe <main+0x372>
          case '2':
            //set SPS to 100
            setNewSPStoAllADCs(SPS_VALUE_100);
 8000bd8:	4b21      	ldr	r3, [pc, #132]	; (8000c60 <main+0x3d4>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f001 fa11 	bl	8002004 <setNewSPStoAllADCs>
            break;
 8000be2:	e00c      	b.n	8000bfe <main+0x372>
          case '3':
            //set SPS to 500
            setNewSPStoAllADCs(SPS_VALUE_500);
 8000be4:	4b1f      	ldr	r3, [pc, #124]	; (8000c64 <main+0x3d8>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	4618      	mov	r0, r3
 8000bea:	f001 fa0b 	bl	8002004 <setNewSPStoAllADCs>
            break;
 8000bee:	e006      	b.n	8000bfe <main+0x372>
          case '4':
            //set SPS to 1000
            setNewSPStoAllADCs(SPS_VALUE_1000);
 8000bf0:	4b1d      	ldr	r3, [pc, #116]	; (8000c68 <main+0x3dc>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f001 fa05 	bl	8002004 <setNewSPStoAllADCs>
            break;
 8000bfa:	e000      	b.n	8000bfe <main+0x372>
          default:
            break;
 8000bfc:	bf00      	nop
        }
        uartNewCommand = false;
 8000bfe:	4b14      	ldr	r3, [pc, #80]	; (8000c50 <main+0x3c4>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
      if(spiCommonBufferCounter < findMin(spi1ValuesBufferCounter,spi2ValuesBufferCounter,spi4ValuesBufferCounter)){
 8000c04:	e6d3      	b.n	80009ae <main+0x122>
 8000c06:	bf00      	nop
 8000c08:	e000edf0 	.word	0xe000edf0
 8000c0c:	e0001000 	.word	0xe0001000
 8000c10:	240087a4 	.word	0x240087a4
 8000c14:	24008770 	.word	0x24008770
 8000c18:	24000000 	.word	0x24000000
 8000c1c:	240087d8 	.word	0x240087d8
 8000c20:	24008668 	.word	0x24008668
 8000c24:	2400861c 	.word	0x2400861c
 8000c28:	58020000 	.word	0x58020000
 8000c2c:	58020800 	.word	0x58020800
 8000c30:	58020400 	.word	0x58020400
 8000c34:	240087bc 	.word	0x240087bc
 8000c38:	240087c0 	.word	0x240087c0
 8000c3c:	240087c4 	.word	0x240087c4
 8000c40:	240087c8 	.word	0x240087c8
 8000c44:	c0000000 	.word	0xc0000000
 8000c48:	c0000400 	.word	0xc0000400
 8000c4c:	c0000800 	.word	0xc0000800
 8000c50:	240087da 	.word	0x240087da
 8000c54:	240087d9 	.word	0x240087d9
 8000c58:	240087b4 	.word	0x240087b4
 8000c5c:	24000001 	.word	0x24000001
 8000c60:	24000002 	.word	0x24000002
 8000c64:	24000003 	.word	0x24000003
 8000c68:	24000004 	.word	0x24000004

08000c6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b09c      	sub	sp, #112	; 0x70
 8000c70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c76:	224c      	movs	r2, #76	; 0x4c
 8000c78:	2100      	movs	r1, #0
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f011 f964 	bl	8011f48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	2220      	movs	r2, #32
 8000c84:	2100      	movs	r1, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f011 f95e 	bl	8011f48 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000c8c:	4b33      	ldr	r3, [pc, #204]	; (8000d5c <SystemClock_Config+0xf0>)
 8000c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8000c92:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000c96:	2002      	movs	r0, #2
 8000c98:	f005 fbf6 	bl	8006488 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	4b2f      	ldr	r3, [pc, #188]	; (8000d60 <SystemClock_Config+0xf4>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	4a2e      	ldr	r2, [pc, #184]	; (8000d60 <SystemClock_Config+0xf4>)
 8000ca6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000caa:	6193      	str	r3, [r2, #24]
 8000cac:	4b2c      	ldr	r3, [pc, #176]	; (8000d60 <SystemClock_Config+0xf4>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cb4:	603b      	str	r3, [r7, #0]
 8000cb6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000cb8:	bf00      	nop
 8000cba:	4b29      	ldr	r3, [pc, #164]	; (8000d60 <SystemClock_Config+0xf4>)
 8000cbc:	699b      	ldr	r3, [r3, #24]
 8000cbe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000cc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000cc6:	d1f8      	bne.n	8000cba <SystemClock_Config+0x4e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000cc8:	4b24      	ldr	r3, [pc, #144]	; (8000d5c <SystemClock_Config+0xf0>)
 8000cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ccc:	4a23      	ldr	r2, [pc, #140]	; (8000d5c <SystemClock_Config+0xf0>)
 8000cce:	f023 0303 	bic.w	r3, r3, #3
 8000cd2:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cdc:	2340      	movs	r3, #64	; 0x40
 8000cde:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ce8:	2304      	movs	r3, #4
 8000cea:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 8000cec:	2323      	movs	r3, #35	; 0x23
 8000cee:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 1;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000cfc:	230c      	movs	r3, #12
 8000cfe:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f005 fbf5 	bl	80064fc <HAL_RCC_OscConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000d18:	f000 fe09 	bl	800192e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1c:	233f      	movs	r3, #63	; 0x3f
 8000d1e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d20:	2303      	movs	r3, #3
 8000d22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000d2c:	2340      	movs	r3, #64	; 0x40
 8000d2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d30:	2340      	movs	r3, #64	; 0x40
 8000d32:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d38:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d3a:	2340      	movs	r3, #64	; 0x40
 8000d3c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	2107      	movs	r1, #7
 8000d42:	4618      	mov	r0, r3
 8000d44:	f005 ffe0 	bl	8006d08 <HAL_RCC_ClockConfig>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000d4e:	f000 fdee 	bl	800192e <Error_Handler>
  }
}
 8000d52:	bf00      	nop
 8000d54:	3770      	adds	r7, #112	; 0x70
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	58024400 	.word	0x58024400
 8000d60:	58024800 	.word	0x58024800

08000d64 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b0ae      	sub	sp, #184	; 0xb8
 8000d68:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	22b8      	movs	r2, #184	; 0xb8
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4618      	mov	r0, r3
 8000d72:	f011 f8e9 	bl	8011f48 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC|RCC_PERIPHCLK_SDMMC
 8000d76:	4b13      	ldr	r3, [pc, #76]	; (8000dc4 <PeriphCommonClock_Config+0x60>)
 8000d78:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_CKPER;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8000d7a:	2304      	movs	r3, #4
 8000d7c:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 8;
 8000d7e:	2308      	movs	r3, #8
 8000d80:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000d82:	2302      	movs	r3, #2
 8000d84:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000d86:	2302      	movs	r3, #2
 8000d88:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000d8e:	23c0      	movs	r3, #192	; 0xc0
 8000d90:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000d96:	2300      	movs	r3, #0
 8000d98:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 8000d9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000da2:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8000da4:	2300      	movs	r3, #0
 8000da6:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000da8:	463b      	mov	r3, r7
 8000daa:	4618      	mov	r0, r3
 8000dac:	f006 fb38 	bl	8007420 <HAL_RCCEx_PeriphCLKConfig>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000db6:	f000 fdba 	bl	800192e <Error_Handler>
  }
}
 8000dba:	bf00      	nop
 8000dbc:	37b8      	adds	r7, #184	; 0xb8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	81010000 	.word	0x81010000

08000dc8 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000dcc:	4b0b      	ldr	r3, [pc, #44]	; (8000dfc <MX_SDMMC1_SD_Init+0x34>)
 8000dce:	4a0c      	ldr	r2, [pc, #48]	; (8000e00 <MX_SDMMC1_SD_Init+0x38>)
 8000dd0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <MX_SDMMC1_SD_Init+0x34>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000dd8:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <MX_SDMMC1_SD_Init+0x34>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000dde:	4b07      	ldr	r3, [pc, #28]	; (8000dfc <MX_SDMMC1_SD_Init+0x34>)
 8000de0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000de4:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000de6:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <MX_SDMMC1_SD_Init+0x34>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 64;
 8000dec:	4b03      	ldr	r3, [pc, #12]	; (8000dfc <MX_SDMMC1_SD_Init+0x34>)
 8000dee:	2240      	movs	r2, #64	; 0x40
 8000df0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000df2:	bf00      	nop
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	240080a0 	.word	0x240080a0
 8000e00:	52007000 	.word	0x52007000

08000e04 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e08:	4b28      	ldr	r3, [pc, #160]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e0a:	4a29      	ldr	r2, [pc, #164]	; (8000eb0 <MX_SPI1_Init+0xac>)
 8000e0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e0e:	4b27      	ldr	r3, [pc, #156]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e10:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000e14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e16:	4b25      	ldr	r3, [pc, #148]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e1c:	4b23      	ldr	r3, [pc, #140]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e1e:	2207      	movs	r2, #7
 8000e20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000e22:	4b22      	ldr	r3, [pc, #136]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000e28:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000e2a:	4b20      	ldr	r3, [pc, #128]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e2c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000e30:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e32:	4b1e      	ldr	r3, [pc, #120]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e34:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000e38:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e40:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e48:	4b18      	ldr	r3, [pc, #96]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e4e:	4b17      	ldr	r3, [pc, #92]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000e54:	4b15      	ldr	r3, [pc, #84]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000e5a:	4b14      	ldr	r3, [pc, #80]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000e60:	4b12      	ldr	r3, [pc, #72]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000e66:	4b11      	ldr	r3, [pc, #68]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000e78:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000e84:	4b09      	ldr	r3, [pc, #36]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e96:	4805      	ldr	r0, [pc, #20]	; (8000eac <MX_SPI1_Init+0xa8>)
 8000e98:	f00a f868 	bl	800af6c <HAL_SPI_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8000ea2:	f000 fd44 	bl	800192e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	2400811c 	.word	0x2400811c
 8000eb0:	40013000 	.word	0x40013000

08000eb4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000eb8:	4b28      	ldr	r3, [pc, #160]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000eba:	4a29      	ldr	r2, [pc, #164]	; (8000f60 <MX_SPI2_Init+0xac>)
 8000ebc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000ebe:	4b27      	ldr	r3, [pc, #156]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000ec0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000ec4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ec6:	4b25      	ldr	r3, [pc, #148]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ecc:	4b23      	ldr	r3, [pc, #140]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000ece:	2207      	movs	r2, #7
 8000ed0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000ed2:	4b22      	ldr	r3, [pc, #136]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000ed4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000ed8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000eda:	4b20      	ldr	r3, [pc, #128]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000edc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000ee0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ee2:	4b1e      	ldr	r3, [pc, #120]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000ee4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000ee8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000eea:	4b1c      	ldr	r3, [pc, #112]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000eec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ef0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ef2:	4b1a      	ldr	r3, [pc, #104]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ef8:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000efe:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000f04:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000f0a:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f16:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000f34:	4b09      	ldr	r3, [pc, #36]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000f40:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f46:	4805      	ldr	r0, [pc, #20]	; (8000f5c <MX_SPI2_Init+0xa8>)
 8000f48:	f00a f810 	bl	800af6c <HAL_SPI_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8000f52:	f000 fcec 	bl	800192e <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	240081a4 	.word	0x240081a4
 8000f60:	40003800 	.word	0x40003800

08000f64 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000f68:	4b28      	ldr	r3, [pc, #160]	; (800100c <MX_SPI4_Init+0xa8>)
 8000f6a:	4a29      	ldr	r2, [pc, #164]	; (8001010 <MX_SPI4_Init+0xac>)
 8000f6c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000f6e:	4b27      	ldr	r3, [pc, #156]	; (800100c <MX_SPI4_Init+0xa8>)
 8000f70:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000f74:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000f76:	4b25      	ldr	r3, [pc, #148]	; (800100c <MX_SPI4_Init+0xa8>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f7c:	4b23      	ldr	r3, [pc, #140]	; (800100c <MX_SPI4_Init+0xa8>)
 8000f7e:	2207      	movs	r2, #7
 8000f80:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000f82:	4b22      	ldr	r3, [pc, #136]	; (800100c <MX_SPI4_Init+0xa8>)
 8000f84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000f88:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000f8a:	4b20      	ldr	r3, [pc, #128]	; (800100c <MX_SPI4_Init+0xa8>)
 8000f8c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000f90:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000f92:	4b1e      	ldr	r3, [pc, #120]	; (800100c <MX_SPI4_Init+0xa8>)
 8000f94:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000f98:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000f9a:	4b1c      	ldr	r3, [pc, #112]	; (800100c <MX_SPI4_Init+0xa8>)
 8000f9c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000fa0:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fa2:	4b1a      	ldr	r3, [pc, #104]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fa8:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_SPI4_Init+0xa8>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fae:	4b17      	ldr	r3, [pc, #92]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000fb4:	4b15      	ldr	r3, [pc, #84]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000fba:	4b14      	ldr	r3, [pc, #80]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000fc0:	4b12      	ldr	r3, [pc, #72]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000fc6:	4b11      	ldr	r3, [pc, #68]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fcc:	4b0f      	ldr	r3, [pc, #60]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000fd2:	4b0e      	ldr	r3, [pc, #56]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000fde:	4b0b      	ldr	r3, [pc, #44]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000fe4:	4b09      	ldr	r3, [pc, #36]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000fea:	4b08      	ldr	r3, [pc, #32]	; (800100c <MX_SPI4_Init+0xa8>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <MX_SPI4_Init+0xa8>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000ff6:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_SPI4_Init+0xa8>)
 8000ff8:	f009 ffb8 	bl	800af6c <HAL_SPI_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8001002:	f000 fc94 	bl	800192e <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	2400822c 	.word	0x2400822c
 8001010:	40013400 	.word	0x40013400

08001014 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b09c      	sub	sp, #112	; 0x70
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800101a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001028:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001034:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
 8001044:	615a      	str	r2, [r3, #20]
 8001046:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2234      	movs	r2, #52	; 0x34
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f010 ff7a 	bl	8011f48 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001054:	4b43      	ldr	r3, [pc, #268]	; (8001164 <MX_TIM1_Init+0x150>)
 8001056:	4a44      	ldr	r2, [pc, #272]	; (8001168 <MX_TIM1_Init+0x154>)
 8001058:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800105a:	4b42      	ldr	r3, [pc, #264]	; (8001164 <MX_TIM1_Init+0x150>)
 800105c:	2200      	movs	r2, #0
 800105e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001060:	4b40      	ldr	r3, [pc, #256]	; (8001164 <MX_TIM1_Init+0x150>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001066:	4b3f      	ldr	r3, [pc, #252]	; (8001164 <MX_TIM1_Init+0x150>)
 8001068:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800106c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106e:	4b3d      	ldr	r3, [pc, #244]	; (8001164 <MX_TIM1_Init+0x150>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001074:	4b3b      	ldr	r3, [pc, #236]	; (8001164 <MX_TIM1_Init+0x150>)
 8001076:	2200      	movs	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800107a:	4b3a      	ldr	r3, [pc, #232]	; (8001164 <MX_TIM1_Init+0x150>)
 800107c:	2200      	movs	r2, #0
 800107e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001080:	4838      	ldr	r0, [pc, #224]	; (8001164 <MX_TIM1_Init+0x150>)
 8001082:	f00a ffc8 	bl	800c016 <HAL_TIM_Base_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800108c:	f000 fc4f 	bl	800192e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001090:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001094:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001096:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800109a:	4619      	mov	r1, r3
 800109c:	4831      	ldr	r0, [pc, #196]	; (8001164 <MX_TIM1_Init+0x150>)
 800109e:	f00b fc1b 	bl	800c8d8 <HAL_TIM_ConfigClockSource>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80010a8:	f000 fc41 	bl	800192e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80010ac:	482d      	ldr	r0, [pc, #180]	; (8001164 <MX_TIM1_Init+0x150>)
 80010ae:	f00b f881 	bl	800c1b4 <HAL_TIM_PWM_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80010b8:	f000 fc39 	bl	800192e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010bc:	2300      	movs	r3, #0
 80010be:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010c0:	2300      	movs	r3, #0
 80010c2:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c4:	2300      	movs	r3, #0
 80010c6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010c8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010cc:	4619      	mov	r1, r3
 80010ce:	4825      	ldr	r0, [pc, #148]	; (8001164 <MX_TIM1_Init+0x150>)
 80010d0:	f00c fb86 	bl	800d7e0 <HAL_TIMEx_MasterConfigSynchronization>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80010da:	f000 fc28 	bl	800192e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010de:	2360      	movs	r3, #96	; 0x60
 80010e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010e6:	2300      	movs	r3, #0
 80010e8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010ea:	2300      	movs	r3, #0
 80010ec:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010ee:	2300      	movs	r3, #0
 80010f0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010f2:	2300      	movs	r3, #0
 80010f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010f6:	2300      	movs	r3, #0
 80010f8:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010fa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010fe:	2200      	movs	r2, #0
 8001100:	4619      	mov	r1, r3
 8001102:	4818      	ldr	r0, [pc, #96]	; (8001164 <MX_TIM1_Init+0x150>)
 8001104:	f00b fad4 	bl	800c6b0 <HAL_TIM_PWM_ConfigChannel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800110e:	f000 fc0e 	bl	800192e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001116:	2300      	movs	r3, #0
 8001118:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001126:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800112a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001130:	2300      	movs	r3, #0
 8001132:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001134:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001138:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001142:	1d3b      	adds	r3, r7, #4
 8001144:	4619      	mov	r1, r3
 8001146:	4807      	ldr	r0, [pc, #28]	; (8001164 <MX_TIM1_Init+0x150>)
 8001148:	f00c fbd8 	bl	800d8fc <HAL_TIMEx_ConfigBreakDeadTime>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001152:	f000 fbec 	bl	800192e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001156:	4803      	ldr	r0, [pc, #12]	; (8001164 <MX_TIM1_Init+0x150>)
 8001158:	f001 fbb0 	bl	80028bc <HAL_TIM_MspPostInit>

}
 800115c:	bf00      	nop
 800115e:	3770      	adds	r7, #112	; 0x70
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	24008584 	.word	0x24008584
 8001168:	40010000 	.word	0x40010000

0800116c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08c      	sub	sp, #48	; 0x30
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001172:	f107 031c 	add.w	r3, r7, #28
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	609a      	str	r2, [r3, #8]
 800117e:	60da      	str	r2, [r3, #12]
 8001180:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001182:	f107 0310 	add.w	r3, r7, #16
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800118e:	463b      	mov	r3, r7
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800119a:	4b2c      	ldr	r3, [pc, #176]	; (800124c <MX_TIM2_Init+0xe0>)
 800119c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011a2:	4b2a      	ldr	r3, [pc, #168]	; (800124c <MX_TIM2_Init+0xe0>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a8:	4b28      	ldr	r3, [pc, #160]	; (800124c <MX_TIM2_Init+0xe0>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011ae:	4b27      	ldr	r3, [pc, #156]	; (800124c <MX_TIM2_Init+0xe0>)
 80011b0:	f04f 32ff 	mov.w	r2, #4294967295
 80011b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b6:	4b25      	ldr	r3, [pc, #148]	; (800124c <MX_TIM2_Init+0xe0>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011bc:	4b23      	ldr	r3, [pc, #140]	; (800124c <MX_TIM2_Init+0xe0>)
 80011be:	2200      	movs	r2, #0
 80011c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011c2:	4822      	ldr	r0, [pc, #136]	; (800124c <MX_TIM2_Init+0xe0>)
 80011c4:	f00a ff27 	bl	800c016 <HAL_TIM_Base_Init>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80011ce:	f000 fbae 	bl	800192e <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80011d2:	481e      	ldr	r0, [pc, #120]	; (800124c <MX_TIM2_Init+0xe0>)
 80011d4:	f00b f84f 	bl	800c276 <HAL_TIM_IC_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80011de:	f000 fba6 	bl	800192e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80011e2:	2307      	movs	r3, #7
 80011e4:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80011ea:	f107 031c 	add.w	r3, r7, #28
 80011ee:	4619      	mov	r1, r3
 80011f0:	4816      	ldr	r0, [pc, #88]	; (800124c <MX_TIM2_Init+0xe0>)
 80011f2:	f00b fc69 	bl	800cac8 <HAL_TIM_SlaveConfigSynchro>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80011fc:	f000 fb97 	bl	800192e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001200:	2300      	movs	r3, #0
 8001202:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001204:	2300      	movs	r3, #0
 8001206:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001208:	f107 0310 	add.w	r3, r7, #16
 800120c:	4619      	mov	r1, r3
 800120e:	480f      	ldr	r0, [pc, #60]	; (800124c <MX_TIM2_Init+0xe0>)
 8001210:	f00c fae6 	bl	800d7e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800121a:	f000 fb88 	bl	800192e <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800121e:	2300      	movs	r3, #0
 8001220:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001222:	2301      	movs	r3, #1
 8001224:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001226:	2300      	movs	r3, #0
 8001228:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800122a:	2300      	movs	r3, #0
 800122c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800122e:	463b      	mov	r3, r7
 8001230:	2200      	movs	r2, #0
 8001232:	4619      	mov	r1, r3
 8001234:	4805      	ldr	r0, [pc, #20]	; (800124c <MX_TIM2_Init+0xe0>)
 8001236:	f00b f99e 	bl	800c576 <HAL_TIM_IC_ConfigChannel>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001240:	f000 fb75 	bl	800192e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001244:	bf00      	nop
 8001246:	3730      	adds	r7, #48	; 0x30
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	240085d0 	.word	0x240085d0

08001250 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001254:	4b10      	ldr	r3, [pc, #64]	; (8001298 <MX_TIM16_Init+0x48>)
 8001256:	4a11      	ldr	r2, [pc, #68]	; (800129c <MX_TIM16_Init+0x4c>)
 8001258:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 28000-1;
 800125a:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <MX_TIM16_Init+0x48>)
 800125c:	f646 525f 	movw	r2, #27999	; 0x6d5f
 8001260:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001262:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <MX_TIM16_Init+0x48>)
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000-1;
 8001268:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <MX_TIM16_Init+0x48>)
 800126a:	f242 720f 	movw	r2, #9999	; 0x270f
 800126e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <MX_TIM16_Init+0x48>)
 8001272:	2200      	movs	r2, #0
 8001274:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001276:	4b08      	ldr	r3, [pc, #32]	; (8001298 <MX_TIM16_Init+0x48>)
 8001278:	2200      	movs	r2, #0
 800127a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127c:	4b06      	ldr	r3, [pc, #24]	; (8001298 <MX_TIM16_Init+0x48>)
 800127e:	2200      	movs	r2, #0
 8001280:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001282:	4805      	ldr	r0, [pc, #20]	; (8001298 <MX_TIM16_Init+0x48>)
 8001284:	f00a fec7 	bl	800c016 <HAL_TIM_Base_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800128e:	f000 fb4e 	bl	800192e <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	2400861c 	.word	0x2400861c
 800129c:	40014400 	.word	0x40014400

080012a0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80012a4:	4b22      	ldr	r3, [pc, #136]	; (8001330 <MX_UART4_Init+0x90>)
 80012a6:	4a23      	ldr	r2, [pc, #140]	; (8001334 <MX_UART4_Init+0x94>)
 80012a8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 3000000;
 80012aa:	4b21      	ldr	r3, [pc, #132]	; (8001330 <MX_UART4_Init+0x90>)
 80012ac:	4a22      	ldr	r2, [pc, #136]	; (8001338 <MX_UART4_Init+0x98>)
 80012ae:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80012b0:	4b1f      	ldr	r3, [pc, #124]	; (8001330 <MX_UART4_Init+0x90>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80012b6:	4b1e      	ldr	r3, [pc, #120]	; (8001330 <MX_UART4_Init+0x90>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80012bc:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <MX_UART4_Init+0x90>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80012c2:	4b1b      	ldr	r3, [pc, #108]	; (8001330 <MX_UART4_Init+0x90>)
 80012c4:	220c      	movs	r2, #12
 80012c6:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012c8:	4b19      	ldr	r3, [pc, #100]	; (8001330 <MX_UART4_Init+0x90>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <MX_UART4_Init+0x90>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012d4:	4b16      	ldr	r3, [pc, #88]	; (8001330 <MX_UART4_Init+0x90>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <MX_UART4_Init+0x90>)
 80012dc:	2200      	movs	r2, #0
 80012de:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012e0:	4b13      	ldr	r3, [pc, #76]	; (8001330 <MX_UART4_Init+0x90>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80012e6:	4812      	ldr	r0, [pc, #72]	; (8001330 <MX_UART4_Init+0x90>)
 80012e8:	f00c fbc6 	bl	800da78 <HAL_UART_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_UART4_Init+0x56>
  {
    Error_Handler();
 80012f2:	f000 fb1c 	bl	800192e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012f6:	2100      	movs	r1, #0
 80012f8:	480d      	ldr	r0, [pc, #52]	; (8001330 <MX_UART4_Init+0x90>)
 80012fa:	f00e ff5e 	bl	80101ba <HAL_UARTEx_SetTxFifoThreshold>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_UART4_Init+0x68>
  {
    Error_Handler();
 8001304:	f000 fb13 	bl	800192e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001308:	2100      	movs	r1, #0
 800130a:	4809      	ldr	r0, [pc, #36]	; (8001330 <MX_UART4_Init+0x90>)
 800130c:	f00e ff93 	bl	8010236 <HAL_UARTEx_SetRxFifoThreshold>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_UART4_Init+0x7a>
  {
    Error_Handler();
 8001316:	f000 fb0a 	bl	800192e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800131a:	4805      	ldr	r0, [pc, #20]	; (8001330 <MX_UART4_Init+0x90>)
 800131c:	f00e ff14 	bl	8010148 <HAL_UARTEx_DisableFifoMode>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_UART4_Init+0x8a>
  {
    Error_Handler();
 8001326:	f000 fb02 	bl	800192e <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	24008668 	.word	0x24008668
 8001334:	40004c00 	.word	0x40004c00
 8001338:	002dc6c0 	.word	0x002dc6c0

0800133c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001342:	4b2d      	ldr	r3, [pc, #180]	; (80013f8 <MX_DMA_Init+0xbc>)
 8001344:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001348:	4a2b      	ldr	r2, [pc, #172]	; (80013f8 <MX_DMA_Init+0xbc>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8001352:	4b29      	ldr	r3, [pc, #164]	; (80013f8 <MX_DMA_Init+0xbc>)
 8001354:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001358:	f003 0301 	and.w	r3, r3, #1
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001360:	4b25      	ldr	r3, [pc, #148]	; (80013f8 <MX_DMA_Init+0xbc>)
 8001362:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001366:	4a24      	ldr	r2, [pc, #144]	; (80013f8 <MX_DMA_Init+0xbc>)
 8001368:	f043 0302 	orr.w	r3, r3, #2
 800136c:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8001370:	4b21      	ldr	r3, [pc, #132]	; (80013f8 <MX_DMA_Init+0xbc>)
 8001372:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800137e:	2200      	movs	r2, #0
 8001380:	2100      	movs	r1, #0
 8001382:	200b      	movs	r0, #11
 8001384:	f001 ff53 	bl	800322e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001388:	200b      	movs	r0, #11
 800138a:	f001 ff6a 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800138e:	2200      	movs	r2, #0
 8001390:	2100      	movs	r1, #0
 8001392:	200c      	movs	r0, #12
 8001394:	f001 ff4b 	bl	800322e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001398:	200c      	movs	r0, #12
 800139a:	f001 ff62 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	2100      	movs	r1, #0
 80013a2:	200d      	movs	r0, #13
 80013a4:	f001 ff43 	bl	800322e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80013a8:	200d      	movs	r0, #13
 80013aa:	f001 ff5a 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2100      	movs	r1, #0
 80013b2:	200e      	movs	r0, #14
 80013b4:	f001 ff3b 	bl	800322e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80013b8:	200e      	movs	r0, #14
 80013ba:	f001 ff52 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	200f      	movs	r0, #15
 80013c4:	f001 ff33 	bl	800322e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80013c8:	200f      	movs	r0, #15
 80013ca:	f001 ff4a 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2100      	movs	r1, #0
 80013d2:	202f      	movs	r0, #47	; 0x2f
 80013d4:	f001 ff2b 	bl	800322e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80013d8:	202f      	movs	r0, #47	; 0x2f
 80013da:	f001 ff42 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	2038      	movs	r0, #56	; 0x38
 80013e4:	f001 ff23 	bl	800322e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013e8:	2038      	movs	r0, #56	; 0x38
 80013ea:	f001 ff3a 	bl	8003262 <HAL_NVIC_EnableIRQ>

}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	58024400 	.word	0x58024400

080013fc <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b088      	sub	sp, #32
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
 8001410:	615a      	str	r2, [r3, #20]
 8001412:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001414:	4b20      	ldr	r3, [pc, #128]	; (8001498 <MX_FMC_Init+0x9c>)
 8001416:	4a21      	ldr	r2, [pc, #132]	; (800149c <MX_FMC_Init+0xa0>)
 8001418:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800141a:	4b1f      	ldr	r3, [pc, #124]	; (8001498 <MX_FMC_Init+0x9c>)
 800141c:	2200      	movs	r2, #0
 800141e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8001420:	4b1d      	ldr	r3, [pc, #116]	; (8001498 <MX_FMC_Init+0x9c>)
 8001422:	2201      	movs	r2, #1
 8001424:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8001426:	4b1c      	ldr	r3, [pc, #112]	; (8001498 <MX_FMC_Init+0x9c>)
 8001428:	2208      	movs	r2, #8
 800142a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800142c:	4b1a      	ldr	r3, [pc, #104]	; (8001498 <MX_FMC_Init+0x9c>)
 800142e:	2210      	movs	r2, #16
 8001430:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001432:	4b19      	ldr	r3, [pc, #100]	; (8001498 <MX_FMC_Init+0x9c>)
 8001434:	2240      	movs	r2, #64	; 0x40
 8001436:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001438:	4b17      	ldr	r3, [pc, #92]	; (8001498 <MX_FMC_Init+0x9c>)
 800143a:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800143e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001440:	4b15      	ldr	r3, [pc, #84]	; (8001498 <MX_FMC_Init+0x9c>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001446:	4b14      	ldr	r3, [pc, #80]	; (8001498 <MX_FMC_Init+0x9c>)
 8001448:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800144c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800144e:	4b12      	ldr	r3, [pc, #72]	; (8001498 <MX_FMC_Init+0x9c>)
 8001450:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001454:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_2;
 8001456:	4b10      	ldr	r3, [pc, #64]	; (8001498 <MX_FMC_Init+0x9c>)
 8001458:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800145c:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800145e:	2302      	movs	r3, #2
 8001460:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 9;
 8001462:	2309      	movs	r3, #9
 8001464:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 6;
 8001466:	2306      	movs	r3, #6
 8001468:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 9;
 800146a:	2309      	movs	r3, #9
 800146c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 4;
 800146e:	2304      	movs	r3, #4
 8001470:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 3;
 8001472:	2303      	movs	r3, #3
 8001474:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 3;
 8001476:	2303      	movs	r3, #3
 8001478:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	4619      	mov	r1, r3
 800147e:	4806      	ldr	r0, [pc, #24]	; (8001498 <MX_FMC_Init+0x9c>)
 8001480:	f009 fcda 	bl	800ae38 <HAL_SDRAM_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 800148a:	f000 fa50 	bl	800192e <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800148e:	bf00      	nop
 8001490:	3720      	adds	r7, #32
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	24008770 	.word	0x24008770
 800149c:	52004140 	.word	0x52004140

080014a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08e      	sub	sp, #56	; 0x38
 80014a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014b6:	4b7d      	ldr	r3, [pc, #500]	; (80016ac <MX_GPIO_Init+0x20c>)
 80014b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80014bc:	4a7b      	ldr	r2, [pc, #492]	; (80016ac <MX_GPIO_Init+0x20c>)
 80014be:	f043 0310 	orr.w	r3, r3, #16
 80014c2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80014c6:	4b79      	ldr	r3, [pc, #484]	; (80016ac <MX_GPIO_Init+0x20c>)
 80014c8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80014cc:	f003 0310 	and.w	r3, r3, #16
 80014d0:	623b      	str	r3, [r7, #32]
 80014d2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d4:	4b75      	ldr	r3, [pc, #468]	; (80016ac <MX_GPIO_Init+0x20c>)
 80014d6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80014da:	4a74      	ldr	r2, [pc, #464]	; (80016ac <MX_GPIO_Init+0x20c>)
 80014dc:	f043 0304 	orr.w	r3, r3, #4
 80014e0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80014e4:	4b71      	ldr	r3, [pc, #452]	; (80016ac <MX_GPIO_Init+0x20c>)
 80014e6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	61fb      	str	r3, [r7, #28]
 80014f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014f2:	4b6e      	ldr	r3, [pc, #440]	; (80016ac <MX_GPIO_Init+0x20c>)
 80014f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80014f8:	4a6c      	ldr	r2, [pc, #432]	; (80016ac <MX_GPIO_Init+0x20c>)
 80014fa:	f043 0320 	orr.w	r3, r3, #32
 80014fe:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001502:	4b6a      	ldr	r3, [pc, #424]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001504:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001508:	f003 0320 	and.w	r3, r3, #32
 800150c:	61bb      	str	r3, [r7, #24]
 800150e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001510:	4b66      	ldr	r3, [pc, #408]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001512:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001516:	4a65      	ldr	r2, [pc, #404]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800151c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001520:	4b62      	ldr	r3, [pc, #392]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001522:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152e:	4b5f      	ldr	r3, [pc, #380]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001530:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001534:	4a5d      	ldr	r2, [pc, #372]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001536:	f043 0301 	orr.w	r3, r3, #1
 800153a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800153e:	4b5b      	ldr	r3, [pc, #364]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001540:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001544:	f003 0301 	and.w	r3, r3, #1
 8001548:	613b      	str	r3, [r7, #16]
 800154a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800154c:	4b57      	ldr	r3, [pc, #348]	; (80016ac <MX_GPIO_Init+0x20c>)
 800154e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001552:	4a56      	ldr	r2, [pc, #344]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800155c:	4b53      	ldr	r3, [pc, #332]	; (80016ac <MX_GPIO_Init+0x20c>)
 800155e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800156a:	4b50      	ldr	r3, [pc, #320]	; (80016ac <MX_GPIO_Init+0x20c>)
 800156c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001570:	4a4e      	ldr	r2, [pc, #312]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001576:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800157a:	4b4c      	ldr	r3, [pc, #304]	; (80016ac <MX_GPIO_Init+0x20c>)
 800157c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001588:	4b48      	ldr	r3, [pc, #288]	; (80016ac <MX_GPIO_Init+0x20c>)
 800158a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800158e:	4a47      	ldr	r2, [pc, #284]	; (80016ac <MX_GPIO_Init+0x20c>)
 8001590:	f043 0308 	orr.w	r3, r3, #8
 8001594:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001598:	4b44      	ldr	r3, [pc, #272]	; (80016ac <MX_GPIO_Init+0x20c>)
 800159a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800159e:	f003 0308 	and.w	r3, r3, #8
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2110      	movs	r1, #16
 80015aa:	4841      	ldr	r0, [pc, #260]	; (80016b0 <MX_GPIO_Init+0x210>)
 80015ac:	f004 ff1e 	bl	80063ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MULT_IN_X_Pin|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80015b0:	2200      	movs	r2, #0
 80015b2:	f44f 51f1 	mov.w	r1, #7712	; 0x1e20
 80015b6:	483f      	ldr	r0, [pc, #252]	; (80016b4 <MX_GPIO_Init+0x214>)
 80015b8:	f004 ff18 	bl	80063ec <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MULT_IN_Y_GPIO_Port, MULT_IN_Y_Pin, GPIO_PIN_RESET);
 80015bc:	2200      	movs	r2, #0
 80015be:	2110      	movs	r1, #16
 80015c0:	483d      	ldr	r0, [pc, #244]	; (80016b8 <MX_GPIO_Init+0x218>)
 80015c2:	f004 ff13 	bl	80063ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MULT_IN_Z_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	f241 0101 	movw	r1, #4097	; 0x1001
 80015cc:	483b      	ldr	r0, [pc, #236]	; (80016bc <MX_GPIO_Init+0x21c>)
 80015ce:	f004 ff0d 	bl	80063ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_10|USB_C_Reset_Pin|USB_C_Alert_Pin, GPIO_PIN_RESET);
 80015d2:	2200      	movs	r2, #0
 80015d4:	f44f 41c8 	mov.w	r1, #25600	; 0x6400
 80015d8:	4839      	ldr	r0, [pc, #228]	; (80016c0 <MX_GPIO_Init+0x220>)
 80015da:	f004 ff07 	bl	80063ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015de:	2310      	movs	r3, #16
 80015e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ea:	2300      	movs	r3, #0
 80015ec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015f2:	4619      	mov	r1, r3
 80015f4:	482e      	ldr	r0, [pc, #184]	; (80016b0 <MX_GPIO_Init+0x210>)
 80015f6:	f004 fd49 	bl	800608c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80015fa:	f44f 7320 	mov.w	r3, #640	; 0x280
 80015fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001600:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001604:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800160a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800160e:	4619      	mov	r1, r3
 8001610:	482c      	ldr	r0, [pc, #176]	; (80016c4 <MX_GPIO_Init+0x224>)
 8001612:	f004 fd3b 	bl	800608c <HAL_GPIO_Init>

  /*Configure GPIO pins : MULT_IN_X_Pin PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = MULT_IN_X_Pin|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001616:	f44f 53f1 	mov.w	r3, #7712	; 0x1e20
 800161a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161c:	2301      	movs	r3, #1
 800161e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001624:	2300      	movs	r3, #0
 8001626:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001628:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162c:	4619      	mov	r1, r3
 800162e:	4821      	ldr	r0, [pc, #132]	; (80016b4 <MX_GPIO_Init+0x214>)
 8001630:	f004 fd2c 	bl	800608c <HAL_GPIO_Init>

  /*Configure GPIO pin : MULT_IN_Y_Pin */
  GPIO_InitStruct.Pin = MULT_IN_Y_Pin;
 8001634:	2310      	movs	r3, #16
 8001636:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001638:	2301      	movs	r3, #1
 800163a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	2300      	movs	r3, #0
 800163e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001640:	2300      	movs	r3, #0
 8001642:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MULT_IN_Y_GPIO_Port, &GPIO_InitStruct);
 8001644:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001648:	4619      	mov	r1, r3
 800164a:	481b      	ldr	r0, [pc, #108]	; (80016b8 <MX_GPIO_Init+0x218>)
 800164c:	f004 fd1e 	bl	800608c <HAL_GPIO_Init>

  /*Configure GPIO pins : MULT_IN_Z_Pin PB12 */
  GPIO_InitStruct.Pin = MULT_IN_Z_Pin|GPIO_PIN_12;
 8001650:	f241 0301 	movw	r3, #4097	; 0x1001
 8001654:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001656:	2301      	movs	r3, #1
 8001658:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165e:	2300      	movs	r3, #0
 8001660:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001662:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001666:	4619      	mov	r1, r3
 8001668:	4814      	ldr	r0, [pc, #80]	; (80016bc <MX_GPIO_Init+0x21c>)
 800166a:	f004 fd0f 	bl	800608c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800166e:	2380      	movs	r3, #128	; 0x80
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001672:	2300      	movs	r3, #0
 8001674:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	2300      	movs	r3, #0
 8001678:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800167a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800167e:	4619      	mov	r1, r3
 8001680:	4811      	ldr	r0, [pc, #68]	; (80016c8 <MX_GPIO_Init+0x228>)
 8001682:	f004 fd03 	bl	800608c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG10 USB_C_Reset_Pin USB_C_Alert_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10|USB_C_Reset_Pin|USB_C_Alert_Pin;
 8001686:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 800168a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168c:	2301      	movs	r3, #1
 800168e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001694:	2300      	movs	r3, #0
 8001696:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001698:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800169c:	4619      	mov	r1, r3
 800169e:	4808      	ldr	r0, [pc, #32]	; (80016c0 <MX_GPIO_Init+0x220>)
 80016a0:	f004 fcf4 	bl	800608c <HAL_GPIO_Init>

}
 80016a4:	bf00      	nop
 80016a6:	3738      	adds	r7, #56	; 0x38
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	58024400 	.word	0x58024400
 80016b0:	58021000 	.word	0x58021000
 80016b4:	58020000 	.word	0x58020000
 80016b8:	58020800 	.word	0x58020800
 80016bc:	58020400 	.word	0x58020400
 80016c0:	58021800 	.word	0x58021800
 80016c4:	58021400 	.word	0x58021400
 80016c8:	58020c00 	.word	0x58020c00

080016cc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// TODO:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	80fb      	strh	r3, [r7, #6]

  //SPI1 MISO
  if (GPIO_Pin == GPIO_PIN_6){
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	2b40      	cmp	r3, #64	; 0x40
 80016da:	d109      	bne.n	80016f0 <HAL_GPIO_EXTI_Callback+0x24>
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80016dc:	2017      	movs	r0, #23
 80016de:	f001 fdce 	bl	800327e <HAL_NVIC_DisableIRQ>
    HAL_SPI_TransmitReceive_DMA(&hspi1, pTxData, spi1Buffer, 4);
 80016e2:	2304      	movs	r3, #4
 80016e4:	4a17      	ldr	r2, [pc, #92]	; (8001744 <HAL_GPIO_EXTI_Callback+0x78>)
 80016e6:	4918      	ldr	r1, [pc, #96]	; (8001748 <HAL_GPIO_EXTI_Callback+0x7c>)
 80016e8:	4818      	ldr	r0, [pc, #96]	; (800174c <HAL_GPIO_EXTI_Callback+0x80>)
 80016ea:	f009 ff37 	bl	800b55c <HAL_SPI_TransmitReceive_DMA>
  }
  else if (GPIO_Pin == GPIO_PIN_9){
    __NOP();
    //sendToSDcard = true;
  }
}
 80016ee:	e024      	b.n	800173a <HAL_GPIO_EXTI_Callback+0x6e>
  else if (GPIO_Pin == GPIO_PIN_14){
 80016f0:	88fb      	ldrh	r3, [r7, #6]
 80016f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016f6:	d109      	bne.n	800170c <HAL_GPIO_EXTI_Callback+0x40>
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 80016f8:	2028      	movs	r0, #40	; 0x28
 80016fa:	f001 fdc0 	bl	800327e <HAL_NVIC_DisableIRQ>
    HAL_SPI_TransmitReceive_DMA(&hspi2, pTxData, spi2Buffer, 4);
 80016fe:	2304      	movs	r3, #4
 8001700:	4a13      	ldr	r2, [pc, #76]	; (8001750 <HAL_GPIO_EXTI_Callback+0x84>)
 8001702:	4911      	ldr	r1, [pc, #68]	; (8001748 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001704:	4813      	ldr	r0, [pc, #76]	; (8001754 <HAL_GPIO_EXTI_Callback+0x88>)
 8001706:	f009 ff29 	bl	800b55c <HAL_SPI_TransmitReceive_DMA>
}
 800170a:	e016      	b.n	800173a <HAL_GPIO_EXTI_Callback+0x6e>
  else if (GPIO_Pin == GPIO_PIN_5){
 800170c:	88fb      	ldrh	r3, [r7, #6]
 800170e:	2b20      	cmp	r3, #32
 8001710:	d109      	bne.n	8001726 <HAL_GPIO_EXTI_Callback+0x5a>
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8001712:	2017      	movs	r0, #23
 8001714:	f001 fdb3 	bl	800327e <HAL_NVIC_DisableIRQ>
    HAL_SPI_TransmitReceive_DMA(&hspi4, pTxData, spi4Buffer, 4);
 8001718:	2304      	movs	r3, #4
 800171a:	4a0f      	ldr	r2, [pc, #60]	; (8001758 <HAL_GPIO_EXTI_Callback+0x8c>)
 800171c:	490a      	ldr	r1, [pc, #40]	; (8001748 <HAL_GPIO_EXTI_Callback+0x7c>)
 800171e:	480f      	ldr	r0, [pc, #60]	; (800175c <HAL_GPIO_EXTI_Callback+0x90>)
 8001720:	f009 ff1c 	bl	800b55c <HAL_SPI_TransmitReceive_DMA>
}
 8001724:	e009      	b.n	800173a <HAL_GPIO_EXTI_Callback+0x6e>
  else if (GPIO_Pin == GPIO_PIN_7){
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	2b80      	cmp	r3, #128	; 0x80
 800172a:	d101      	bne.n	8001730 <HAL_GPIO_EXTI_Callback+0x64>
    __NOP();
 800172c:	bf00      	nop
}
 800172e:	e004      	b.n	800173a <HAL_GPIO_EXTI_Callback+0x6e>
  else if (GPIO_Pin == GPIO_PIN_9){
 8001730:	88fb      	ldrh	r3, [r7, #6]
 8001732:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001736:	d100      	bne.n	800173a <HAL_GPIO_EXTI_Callback+0x6e>
    __NOP();
 8001738:	bf00      	nop
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	240087cc 	.word	0x240087cc
 8001748:	240087b8 	.word	0x240087b8
 800174c:	2400811c 	.word	0x2400811c
 8001750:	240087d0 	.word	0x240087d0
 8001754:	240081a4 	.word	0x240081a4
 8001758:	240087d4 	.word	0x240087d4
 800175c:	2400822c 	.word	0x2400822c

08001760 <HAL_SPI_TxRxCpltCallback>:

//FIXME: changed here from TxRx to Rx
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  if (hspi == &hspi1){
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4a3b      	ldr	r2, [pc, #236]	; (8001858 <HAL_SPI_TxRxCpltCallback+0xf8>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d121      	bne.n	80017b4 <HAL_SPI_TxRxCpltCallback+0x54>
    spi1ValuesStorage[spi1ValuesBufferCounter] = (uint32_t)spi1Buffer[3] | ((uint32_t)spi1Buffer[2] << 8) | ((uint32_t)spi1Buffer[1] << 16) | ((uint32_t)spi1Buffer[0] << 24);;
 8001770:	4b3a      	ldr	r3, [pc, #232]	; (800185c <HAL_SPI_TxRxCpltCallback+0xfc>)
 8001772:	78db      	ldrb	r3, [r3, #3]
 8001774:	461a      	mov	r2, r3
 8001776:	4b39      	ldr	r3, [pc, #228]	; (800185c <HAL_SPI_TxRxCpltCallback+0xfc>)
 8001778:	789b      	ldrb	r3, [r3, #2]
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	431a      	orrs	r2, r3
 800177e:	4b37      	ldr	r3, [pc, #220]	; (800185c <HAL_SPI_TxRxCpltCallback+0xfc>)
 8001780:	785b      	ldrb	r3, [r3, #1]
 8001782:	041b      	lsls	r3, r3, #16
 8001784:	ea42 0103 	orr.w	r1, r2, r3
 8001788:	4b34      	ldr	r3, [pc, #208]	; (800185c <HAL_SPI_TxRxCpltCallback+0xfc>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	061a      	lsls	r2, r3, #24
 800178e:	4b34      	ldr	r3, [pc, #208]	; (8001860 <HAL_SPI_TxRxCpltCallback+0x100>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	430a      	orrs	r2, r1
 8001794:	4933      	ldr	r1, [pc, #204]	; (8001864 <HAL_SPI_TxRxCpltCallback+0x104>)
 8001796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 800179a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800179e:	2240      	movs	r2, #64	; 0x40
 80017a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017a4:	2017      	movs	r0, #23
 80017a6:	f001 fd5c 	bl	8003262 <HAL_NVIC_EnableIRQ>
    spi1ValuesBufferCounter++;
 80017aa:	4b2d      	ldr	r3, [pc, #180]	; (8001860 <HAL_SPI_TxRxCpltCallback+0x100>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	3301      	adds	r3, #1
 80017b0:	4a2b      	ldr	r2, [pc, #172]	; (8001860 <HAL_SPI_TxRxCpltCallback+0x100>)
 80017b2:	6013      	str	r3, [r2, #0]
  }

  if (hspi == &hspi2){
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a2c      	ldr	r2, [pc, #176]	; (8001868 <HAL_SPI_TxRxCpltCallback+0x108>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d122      	bne.n	8001802 <HAL_SPI_TxRxCpltCallback+0xa2>
    spi2ValuesStorage[spi2ValuesBufferCounter] = (uint32_t)spi2Buffer[3] | ((uint32_t)spi2Buffer[2] << 8) | ((uint32_t)spi2Buffer[1] << 16) | ((uint32_t)spi2Buffer[0] << 24);
 80017bc:	4b2b      	ldr	r3, [pc, #172]	; (800186c <HAL_SPI_TxRxCpltCallback+0x10c>)
 80017be:	78db      	ldrb	r3, [r3, #3]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b2a      	ldr	r3, [pc, #168]	; (800186c <HAL_SPI_TxRxCpltCallback+0x10c>)
 80017c4:	789b      	ldrb	r3, [r3, #2]
 80017c6:	021b      	lsls	r3, r3, #8
 80017c8:	431a      	orrs	r2, r3
 80017ca:	4b28      	ldr	r3, [pc, #160]	; (800186c <HAL_SPI_TxRxCpltCallback+0x10c>)
 80017cc:	785b      	ldrb	r3, [r3, #1]
 80017ce:	041b      	lsls	r3, r3, #16
 80017d0:	ea42 0103 	orr.w	r1, r2, r3
 80017d4:	4b25      	ldr	r3, [pc, #148]	; (800186c <HAL_SPI_TxRxCpltCallback+0x10c>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	061a      	lsls	r2, r3, #24
 80017da:	4b25      	ldr	r3, [pc, #148]	; (8001870 <HAL_SPI_TxRxCpltCallback+0x110>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	430a      	orrs	r2, r1
 80017e0:	4924      	ldr	r1, [pc, #144]	; (8001874 <HAL_SPI_TxRxCpltCallback+0x114>)
 80017e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 80017e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017f2:	2028      	movs	r0, #40	; 0x28
 80017f4:	f001 fd35 	bl	8003262 <HAL_NVIC_EnableIRQ>
    spi2ValuesBufferCounter++;
 80017f8:	4b1d      	ldr	r3, [pc, #116]	; (8001870 <HAL_SPI_TxRxCpltCallback+0x110>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	3301      	adds	r3, #1
 80017fe:	4a1c      	ldr	r2, [pc, #112]	; (8001870 <HAL_SPI_TxRxCpltCallback+0x110>)
 8001800:	6013      	str	r3, [r2, #0]
  }

  if (hspi == &hspi4){
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a1c      	ldr	r2, [pc, #112]	; (8001878 <HAL_SPI_TxRxCpltCallback+0x118>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d121      	bne.n	800184e <HAL_SPI_TxRxCpltCallback+0xee>
    spi4ValuesStorage[spi4ValuesBufferCounter] = (uint32_t)spi4Buffer[3] | ((uint32_t)spi4Buffer[2] << 8) | ((uint32_t)spi4Buffer[1] << 16) | ((uint32_t)spi4Buffer[0] << 24);
 800180a:	4b1c      	ldr	r3, [pc, #112]	; (800187c <HAL_SPI_TxRxCpltCallback+0x11c>)
 800180c:	78db      	ldrb	r3, [r3, #3]
 800180e:	461a      	mov	r2, r3
 8001810:	4b1a      	ldr	r3, [pc, #104]	; (800187c <HAL_SPI_TxRxCpltCallback+0x11c>)
 8001812:	789b      	ldrb	r3, [r3, #2]
 8001814:	021b      	lsls	r3, r3, #8
 8001816:	431a      	orrs	r2, r3
 8001818:	4b18      	ldr	r3, [pc, #96]	; (800187c <HAL_SPI_TxRxCpltCallback+0x11c>)
 800181a:	785b      	ldrb	r3, [r3, #1]
 800181c:	041b      	lsls	r3, r3, #16
 800181e:	ea42 0103 	orr.w	r1, r2, r3
 8001822:	4b16      	ldr	r3, [pc, #88]	; (800187c <HAL_SPI_TxRxCpltCallback+0x11c>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	061a      	lsls	r2, r3, #24
 8001828:	4b15      	ldr	r3, [pc, #84]	; (8001880 <HAL_SPI_TxRxCpltCallback+0x120>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	430a      	orrs	r2, r1
 800182e:	4915      	ldr	r1, [pc, #84]	; (8001884 <HAL_SPI_TxRxCpltCallback+0x124>)
 8001830:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 8001834:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001838:	2220      	movs	r2, #32
 800183a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800183e:	2017      	movs	r0, #23
 8001840:	f001 fd0f 	bl	8003262 <HAL_NVIC_EnableIRQ>
    spi4ValuesBufferCounter++;
 8001844:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <HAL_SPI_TxRxCpltCallback+0x120>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	3301      	adds	r3, #1
 800184a:	4a0d      	ldr	r2, [pc, #52]	; (8001880 <HAL_SPI_TxRxCpltCallback+0x120>)
 800184c:	6013      	str	r3, [r2, #0]
  }
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	2400811c 	.word	0x2400811c
 800185c:	240087cc 	.word	0x240087cc
 8001860:	240087bc 	.word	0x240087bc
 8001864:	c0000000 	.word	0xc0000000
 8001868:	240081a4 	.word	0x240081a4
 800186c:	240087d0 	.word	0x240087d0
 8001870:	240087c0 	.word	0x240087c0
 8001874:	c0000400 	.word	0xc0000400
 8001878:	2400822c 	.word	0x2400822c
 800187c:	240087d4 	.word	0x240087d4
 8001880:	240087c4 	.word	0x240087c4
 8001884:	c0000800 	.word	0xc0000800

08001888 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if (huart == &huart4){
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a0a      	ldr	r2, [pc, #40]	; (80018bc <HAL_UART_RxCpltCallback+0x34>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d10c      	bne.n	80018b2 <HAL_UART_RxCpltCallback+0x2a>
    HAL_UART_Receive_IT (&huart4, rxUart4Buffer, 1);
 8001898:	2201      	movs	r2, #1
 800189a:	4909      	ldr	r1, [pc, #36]	; (80018c0 <HAL_UART_RxCpltCallback+0x38>)
 800189c:	4807      	ldr	r0, [pc, #28]	; (80018bc <HAL_UART_RxCpltCallback+0x34>)
 800189e:	f00c f9d1 	bl	800dc44 <HAL_UART_Receive_IT>
    uartCommand = rxUart4Buffer[0];
 80018a2:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <HAL_UART_RxCpltCallback+0x38>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <HAL_UART_RxCpltCallback+0x3c>)
 80018aa:	701a      	strb	r2, [r3, #0]
    uartNewCommand = true;
 80018ac:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <HAL_UART_RxCpltCallback+0x40>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	701a      	strb	r2, [r3, #0]
//  }else if (huart == &huart5){
//    HAL_UART_Receive_IT (&huart5, rxUart5Buffer, 1);
//    uartCommand = rxUart5Buffer[0];
//    uartNewCommand = true;
  }
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	24008668 	.word	0x24008668
 80018c0:	240087d8 	.word	0x240087d8
 80018c4:	240087d9 	.word	0x240087d9
 80018c8:	240087da 	.word	0x240087da

080018cc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  if(htim == &htim16){
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a06      	ldr	r2, [pc, #24]	; (80018f0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d104      	bne.n	80018e6 <HAL_TIM_PeriodElapsedCallback+0x1a>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 80018dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018e0:	4804      	ldr	r0, [pc, #16]	; (80018f4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80018e2:	f004 fd9c 	bl	800641e <HAL_GPIO_TogglePin>
  }
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	2400861c 	.word	0x2400861c
 80018f4:	58020000 	.word	0x58020000

080018f8 <findMin>:

uint32_t findMin(uint32_t a, uint32_t b, uint32_t c) {
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
    uint32_t min = a;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	617b      	str	r3, [r7, #20]

    if (b < min) {
 8001908:	68ba      	ldr	r2, [r7, #8]
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	429a      	cmp	r2, r3
 800190e:	d201      	bcs.n	8001914 <findMin+0x1c>
        min = b;
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	617b      	str	r3, [r7, #20]
    }

    if (c < min) {
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	429a      	cmp	r2, r3
 800191a:	d201      	bcs.n	8001920 <findMin+0x28>
        min = c;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	617b      	str	r3, [r7, #20]
    }

    return min;
 8001920:	697b      	ldr	r3, [r7, #20]
}
 8001922:	4618      	mov	r0, r3
 8001924:	371c      	adds	r7, #28
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001932:	b672      	cpsid	i
}
 8001934:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001936:	e7fe      	b.n	8001936 <Error_Handler+0x8>

08001938 <sd_card_init>:
FILINFO fno;
uint8_t nameFileNumber = 1;
bool newMeasurement = false;

void sd_card_init (void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  res = f_mount(&SDFatFS, (TCHAR const*)SDPath, 0);
 800193c:	2200      	movs	r2, #0
 800193e:	4907      	ldr	r1, [pc, #28]	; (800195c <sd_card_init+0x24>)
 8001940:	4807      	ldr	r0, [pc, #28]	; (8001960 <sd_card_init+0x28>)
 8001942:	f010 fa35 	bl	8011db0 <f_mount>
 8001946:	4603      	mov	r3, r0
 8001948:	461a      	mov	r2, r3
 800194a:	4b06      	ldr	r3, [pc, #24]	; (8001964 <sd_card_init+0x2c>)
 800194c:	701a      	strb	r2, [r3, #0]
  if (res != FR_OK){
 800194e:	4b05      	ldr	r3, [pc, #20]	; (8001964 <sd_card_init+0x2c>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d000      	beq.n	8001958 <sd_card_init+0x20>
    __NOP(); // TODO error handling
 8001956:	bf00      	nop
  }
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	240087ec 	.word	0x240087ec
 8001960:	240087f0 	.word	0x240087f0
 8001964:	240087db 	.word	0x240087db

08001968 <spi1_adc_init>:


uint32_t readIndex=0;
uint8_t adc_values[80];

void spi1_adc_init(uint8_t spsValue){
 8001968:	b580      	push	{r7, lr}
 800196a:	b08e      	sub	sp, #56	; 0x38
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
  //GPIOG->PUPDR |= (uint32_t)0x400000;

  uint8_t setupConfigurationRegister[] = {0x20};
 8001972:	2320      	movs	r3, #32
 8001974:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
//  uint8_t setupConfiguration[] = {0x1F, 0x30};//{0x13, 0x00}; FIXME testing..
  uint8_t setupConfiguration[] = {0x10, 0x00};//{0x13, 0x00}; FIXME testing..
 8001978:	2310      	movs	r3, #16
 800197a:	863b      	strh	r3, [r7, #48]	; 0x30

  uint8_t adcModeRegister[] = {0x01};
 800197c:	2301      	movs	r3, #1
 800197e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t adcMode[] = {0x0, 0x0};
 8001982:	2300      	movs	r3, #0
 8001984:	853b      	strh	r3, [r7, #40]	; 0x28

  uint8_t adcChannelRegister[] = {0x10};
 8001986:	2310      	movs	r3, #16
 8001988:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t adcChannel[] = {0x80, 0x20};
 800198c:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8001990:	843b      	strh	r3, [r7, #32]

  uint8_t continuousConvEnableRegister[] = {0x02};
 8001992:	2302      	movs	r3, #2
 8001994:	773b      	strb	r3, [r7, #28]
  uint8_t continuousConvEnable[] = {0x00, 0x82};
 8001996:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 800199a:	833b      	strh	r3, [r7, #24]

  uint8_t dataWriteSPS_REGISTER[] = {0x28};
 800199c:	2328      	movs	r3, #40	; 0x28
 800199e:	753b      	strb	r3, [r7, #20]
  uint8_t dataWriteSPS[] = {0x05, spsValue}; // 5000SPS = 0x08, 1000SPS = 0x0A, 100SPS = 0x0E, 5SPS = 0x14
 80019a0:	2305      	movs	r3, #5
 80019a2:	743b      	strb	r3, [r7, #16]
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	747b      	strb	r3, [r7, #17]

  uint8_t dataWriteSyncError_REGISTER[] = {0x06};
 80019a8:	2306      	movs	r3, #6
 80019aa:	733b      	strb	r3, [r7, #12]
  uint8_t dataWriteSyncError[] = {0x00, 0x00};
 80019ac:	2300      	movs	r3, #0
 80019ae:	813b      	strh	r3, [r7, #8]

  /*Start init ADC1*/
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 80019b0:	2200      	movs	r2, #0
 80019b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019b6:	4856      	ldr	r0, [pc, #344]	; (8001b10 <spi1_adc_init+0x1a8>)
 80019b8:	f004 fd18 	bl	80063ec <HAL_GPIO_WritePin>

  /* Switch AIN0 and AIN1 as inputs due to change in scheme */
  HAL_SPI_Transmit(&hspi1, adcChannelRegister, 1, 100);
 80019bc:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80019c0:	2364      	movs	r3, #100	; 0x64
 80019c2:	2201      	movs	r2, #1
 80019c4:	4853      	ldr	r0, [pc, #332]	; (8001b14 <spi1_adc_init+0x1ac>)
 80019c6:	f009 fbd7 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, adcChannel, 2, 100);
 80019ca:	f107 0120 	add.w	r1, r7, #32
 80019ce:	2364      	movs	r3, #100	; 0x64
 80019d0:	2202      	movs	r2, #2
 80019d2:	4850      	ldr	r0, [pc, #320]	; (8001b14 <spi1_adc_init+0x1ac>)
 80019d4:	f009 fbd0 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 80019d8:	2201      	movs	r2, #1
 80019da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019de:	484c      	ldr	r0, [pc, #304]	; (8001b10 <spi1_adc_init+0x1a8>)
 80019e0:	f004 fd04 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80019e4:	2001      	movs	r0, #1
 80019e6:	f001 faff 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 80019ea:	2200      	movs	r2, #0
 80019ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019f0:	4847      	ldr	r0, [pc, #284]	; (8001b10 <spi1_adc_init+0x1a8>)
 80019f2:	f004 fcfb 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set external reference to be used */
  HAL_SPI_Transmit(&hspi1, setupConfigurationRegister, 1, 100);
 80019f6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80019fa:	2364      	movs	r3, #100	; 0x64
 80019fc:	2201      	movs	r2, #1
 80019fe:	4845      	ldr	r0, [pc, #276]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001a00:	f009 fbba 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, setupConfiguration, 2, 100);
 8001a04:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001a08:	2364      	movs	r3, #100	; 0x64
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	4841      	ldr	r0, [pc, #260]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001a0e:	f009 fbb3 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 8001a12:	2201      	movs	r2, #1
 8001a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a18:	483d      	ldr	r0, [pc, #244]	; (8001b10 <spi1_adc_init+0x1a8>)
 8001a1a:	f004 fce7 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001a1e:	2001      	movs	r0, #1
 8001a20:	f001 fae2 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 8001a24:	2200      	movs	r2, #0
 8001a26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a2a:	4839      	ldr	r0, [pc, #228]	; (8001b10 <spi1_adc_init+0x1a8>)
 8001a2c:	f004 fcde 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set continuous conversion mode */
  HAL_SPI_Transmit(&hspi1, adcModeRegister, 1, 100);
 8001a30:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001a34:	2364      	movs	r3, #100	; 0x64
 8001a36:	2201      	movs	r2, #1
 8001a38:	4836      	ldr	r0, [pc, #216]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001a3a:	f009 fb9d 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, adcMode, 2, 100);
 8001a3e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001a42:	2364      	movs	r3, #100	; 0x64
 8001a44:	2202      	movs	r2, #2
 8001a46:	4833      	ldr	r0, [pc, #204]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001a48:	f009 fb96 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a52:	482f      	ldr	r0, [pc, #188]	; (8001b10 <spi1_adc_init+0x1a8>)
 8001a54:	f004 fcca 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001a58:	2001      	movs	r0, #1
 8001a5a:	f001 fac5 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a64:	482a      	ldr	r0, [pc, #168]	; (8001b10 <spi1_adc_init+0x1a8>)
 8001a66:	f004 fcc1 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set SPS */
  HAL_SPI_Transmit(&hspi1, dataWriteSPS_REGISTER, 1, 100);
 8001a6a:	f107 0114 	add.w	r1, r7, #20
 8001a6e:	2364      	movs	r3, #100	; 0x64
 8001a70:	2201      	movs	r2, #1
 8001a72:	4828      	ldr	r0, [pc, #160]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001a74:	f009 fb80 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, dataWriteSPS, 2, 100);
 8001a78:	f107 0110 	add.w	r1, r7, #16
 8001a7c:	2364      	movs	r3, #100	; 0x64
 8001a7e:	2202      	movs	r2, #2
 8001a80:	4824      	ldr	r0, [pc, #144]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001a82:	f009 fb79 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 8001a86:	2201      	movs	r2, #1
 8001a88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a8c:	4820      	ldr	r0, [pc, #128]	; (8001b10 <spi1_adc_init+0x1a8>)
 8001a8e:	f004 fcad 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001a92:	2001      	movs	r0, #1
 8001a94:	f001 faa8 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a9e:	481c      	ldr	r0, [pc, #112]	; (8001b10 <spi1_adc_init+0x1a8>)
 8001aa0:	f004 fca4 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set sync pin  */
  HAL_SPI_Transmit(&hspi1, dataWriteSyncError_REGISTER, 1, 100);
 8001aa4:	f107 010c 	add.w	r1, r7, #12
 8001aa8:	2364      	movs	r3, #100	; 0x64
 8001aaa:	2201      	movs	r2, #1
 8001aac:	4819      	ldr	r0, [pc, #100]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001aae:	f009 fb63 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, dataWriteSyncError, 2, 100);
 8001ab2:	f107 0108 	add.w	r1, r7, #8
 8001ab6:	2364      	movs	r3, #100	; 0x64
 8001ab8:	2202      	movs	r2, #2
 8001aba:	4816      	ldr	r0, [pc, #88]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001abc:	f009 fb5c 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ac6:	4812      	ldr	r0, [pc, #72]	; (8001b10 <spi1_adc_init+0x1a8>)
 8001ac8:	f004 fc90 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001acc:	2001      	movs	r0, #1
 8001ace:	f001 fa8b 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ad8:	480d      	ldr	r0, [pc, #52]	; (8001b10 <spi1_adc_init+0x1a8>)
 8001ada:	f004 fc87 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set 32bit values and continuous coversion mode */
  HAL_SPI_Transmit(&hspi1, continuousConvEnableRegister, 1, 100);
 8001ade:	f107 011c 	add.w	r1, r7, #28
 8001ae2:	2364      	movs	r3, #100	; 0x64
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	480b      	ldr	r0, [pc, #44]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001ae8:	f009 fb46 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, continuousConvEnable, 2, 100);
 8001aec:	f107 0118 	add.w	r1, r7, #24
 8001af0:	2364      	movs	r3, #100	; 0x64
 8001af2:	2202      	movs	r2, #2
 8001af4:	4807      	ldr	r0, [pc, #28]	; (8001b14 <spi1_adc_init+0x1ac>)
 8001af6:	f009 fb3f 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 8001afa:	2201      	movs	r2, #1
 8001afc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b00:	4803      	ldr	r0, [pc, #12]	; (8001b10 <spi1_adc_init+0x1a8>)
 8001b02:	f004 fc73 	bl	80063ec <HAL_GPIO_WritePin>
}
 8001b06:	bf00      	nop
 8001b08:	3738      	adds	r7, #56	; 0x38
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	58021800 	.word	0x58021800
 8001b14:	2400811c 	.word	0x2400811c

08001b18 <spi2_adc_init>:

void spi2_adc_init(uint8_t spsValue){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08e      	sub	sp, #56	; 0x38
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
//  GPIOC->PUPDR |= (uint32_t)0x400000;

  uint8_t setupConfigurationRegister[] = {0x20};
 8001b22:	2320      	movs	r3, #32
 8001b24:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
//  uint8_t setupConfiguration[] = {0x1F, 0x30};//{0x13, 0x00}; FIXME testing..
  uint8_t setupConfiguration[] = {0x10, 0x00};//{0x13, 0x00}; FIXME testing..
 8001b28:	2310      	movs	r3, #16
 8001b2a:	863b      	strh	r3, [r7, #48]	; 0x30

  uint8_t adcModeRegister[] = {0x01};
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t adcMode[] = {0x0, 0x0};
 8001b32:	2300      	movs	r3, #0
 8001b34:	853b      	strh	r3, [r7, #40]	; 0x28

  uint8_t adcChannelRegister[] = {0x10};
 8001b36:	2310      	movs	r3, #16
 8001b38:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t adcChannel[] = {0x80, 0x20};
 8001b3c:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8001b40:	843b      	strh	r3, [r7, #32]

  uint8_t continuousConvEnableRegister[] = {0x02};
 8001b42:	2302      	movs	r3, #2
 8001b44:	773b      	strb	r3, [r7, #28]
  uint8_t continuousConvEnable[] = {0x00, 0x82};
 8001b46:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8001b4a:	833b      	strh	r3, [r7, #24]

  uint8_t dataWriteSPS_REGISTER[] = {0x28};
 8001b4c:	2328      	movs	r3, #40	; 0x28
 8001b4e:	753b      	strb	r3, [r7, #20]
  uint8_t dataWriteSPS[] = {0x05, spsValue}; // 5000SPS = 0x08, 1000SPS = 0x0A, 100SPS = 0x0E, 5SPS = 0x14
 8001b50:	2305      	movs	r3, #5
 8001b52:	743b      	strb	r3, [r7, #16]
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	747b      	strb	r3, [r7, #17]

  uint8_t dataWriteSyncError_REGISTER[] = {0x06};
 8001b58:	2306      	movs	r3, #6
 8001b5a:	733b      	strb	r3, [r7, #12]
  uint8_t dataWriteSyncError[] = {0x00, 0x00};
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	813b      	strh	r3, [r7, #8]

  /*Start init ADC2*/
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8001b60:	2200      	movs	r2, #0
 8001b62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b66:	4856      	ldr	r0, [pc, #344]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001b68:	f004 fc40 	bl	80063ec <HAL_GPIO_WritePin>

  /* Switch AIN0 and AIN1 as inputs due to change in scheme */
  HAL_SPI_Transmit(&hspi2, adcChannelRegister, 1, 100);
 8001b6c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001b70:	2364      	movs	r3, #100	; 0x64
 8001b72:	2201      	movs	r2, #1
 8001b74:	4853      	ldr	r0, [pc, #332]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001b76:	f009 faff 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, adcChannel, 2, 100);
 8001b7a:	f107 0120 	add.w	r1, r7, #32
 8001b7e:	2364      	movs	r3, #100	; 0x64
 8001b80:	2202      	movs	r2, #2
 8001b82:	4850      	ldr	r0, [pc, #320]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001b84:	f009 faf8 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8001b88:	2201      	movs	r2, #1
 8001b8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b8e:	484c      	ldr	r0, [pc, #304]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001b90:	f004 fc2c 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001b94:	2001      	movs	r0, #1
 8001b96:	f001 fa27 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ba0:	4847      	ldr	r0, [pc, #284]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001ba2:	f004 fc23 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set external reference to be used */
  HAL_SPI_Transmit(&hspi2, setupConfigurationRegister, 1, 100);
 8001ba6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001baa:	2364      	movs	r3, #100	; 0x64
 8001bac:	2201      	movs	r2, #1
 8001bae:	4845      	ldr	r0, [pc, #276]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001bb0:	f009 fae2 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, setupConfiguration, 2, 100);
 8001bb4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001bb8:	2364      	movs	r3, #100	; 0x64
 8001bba:	2202      	movs	r2, #2
 8001bbc:	4841      	ldr	r0, [pc, #260]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001bbe:	f009 fadb 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bc8:	483d      	ldr	r0, [pc, #244]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001bca:	f004 fc0f 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001bce:	2001      	movs	r0, #1
 8001bd0:	f001 fa0a 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bda:	4839      	ldr	r0, [pc, #228]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001bdc:	f004 fc06 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set continuous conversion mode */
  HAL_SPI_Transmit(&hspi2, adcModeRegister, 1, 100);
 8001be0:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001be4:	2364      	movs	r3, #100	; 0x64
 8001be6:	2201      	movs	r2, #1
 8001be8:	4836      	ldr	r0, [pc, #216]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001bea:	f009 fac5 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, adcMode, 2, 100);
 8001bee:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001bf2:	2364      	movs	r3, #100	; 0x64
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	4833      	ldr	r0, [pc, #204]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001bf8:	f009 fabe 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c02:	482f      	ldr	r0, [pc, #188]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001c04:	f004 fbf2 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001c08:	2001      	movs	r0, #1
 8001c0a:	f001 f9ed 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c14:	482a      	ldr	r0, [pc, #168]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001c16:	f004 fbe9 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set SPS */
  HAL_SPI_Transmit(&hspi2, dataWriteSPS_REGISTER, 1, 100);
 8001c1a:	f107 0114 	add.w	r1, r7, #20
 8001c1e:	2364      	movs	r3, #100	; 0x64
 8001c20:	2201      	movs	r2, #1
 8001c22:	4828      	ldr	r0, [pc, #160]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001c24:	f009 faa8 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, dataWriteSPS, 2, 100);
 8001c28:	f107 0110 	add.w	r1, r7, #16
 8001c2c:	2364      	movs	r3, #100	; 0x64
 8001c2e:	2202      	movs	r2, #2
 8001c30:	4824      	ldr	r0, [pc, #144]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001c32:	f009 faa1 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8001c36:	2201      	movs	r2, #1
 8001c38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c3c:	4820      	ldr	r0, [pc, #128]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001c3e:	f004 fbd5 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001c42:	2001      	movs	r0, #1
 8001c44:	f001 f9d0 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c4e:	481c      	ldr	r0, [pc, #112]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001c50:	f004 fbcc 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set sync pin  */
  HAL_SPI_Transmit(&hspi2, dataWriteSyncError_REGISTER, 1, 100);
 8001c54:	f107 010c 	add.w	r1, r7, #12
 8001c58:	2364      	movs	r3, #100	; 0x64
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	4819      	ldr	r0, [pc, #100]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001c5e:	f009 fa8b 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, dataWriteSyncError, 2, 100);
 8001c62:	f107 0108 	add.w	r1, r7, #8
 8001c66:	2364      	movs	r3, #100	; 0x64
 8001c68:	2202      	movs	r2, #2
 8001c6a:	4816      	ldr	r0, [pc, #88]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001c6c:	f009 fa84 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8001c70:	2201      	movs	r2, #1
 8001c72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c76:	4812      	ldr	r0, [pc, #72]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001c78:	f004 fbb8 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001c7c:	2001      	movs	r0, #1
 8001c7e:	f001 f9b3 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8001c82:	2200      	movs	r2, #0
 8001c84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c88:	480d      	ldr	r0, [pc, #52]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001c8a:	f004 fbaf 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set 32bit values and continuous coversion mode */
  HAL_SPI_Transmit(&hspi2, continuousConvEnableRegister, 1, 100);
 8001c8e:	f107 011c 	add.w	r1, r7, #28
 8001c92:	2364      	movs	r3, #100	; 0x64
 8001c94:	2201      	movs	r2, #1
 8001c96:	480b      	ldr	r0, [pc, #44]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001c98:	f009 fa6e 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, continuousConvEnable, 2, 100);
 8001c9c:	f107 0118 	add.w	r1, r7, #24
 8001ca0:	2364      	movs	r3, #100	; 0x64
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	4807      	ldr	r0, [pc, #28]	; (8001cc4 <spi2_adc_init+0x1ac>)
 8001ca6:	f009 fa67 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8001caa:	2201      	movs	r2, #1
 8001cac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cb0:	4803      	ldr	r0, [pc, #12]	; (8001cc0 <spi2_adc_init+0x1a8>)
 8001cb2:	f004 fb9b 	bl	80063ec <HAL_GPIO_WritePin>
}
 8001cb6:	bf00      	nop
 8001cb8:	3738      	adds	r7, #56	; 0x38
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	58020400 	.word	0x58020400
 8001cc4:	240081a4 	.word	0x240081a4

08001cc8 <spi4_adc_init>:

void spi4_adc_init(uint8_t spsValue){
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08e      	sub	sp, #56	; 0x38
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
//  GPIOC->PUPDR |= (uint32_t)0x400000;

  uint8_t setupConfigurationRegister[] = {0x20};
 8001cd2:	2320      	movs	r3, #32
 8001cd4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
//  uint8_t setupConfiguration[] = {0x1F, 0x30};//{0x13, 0x00}; FIXME testing..
  uint8_t setupConfiguration[] = {0x10, 0x00};//{0x13, 0x00}; FIXME testing..
 8001cd8:	2310      	movs	r3, #16
 8001cda:	863b      	strh	r3, [r7, #48]	; 0x30

  uint8_t adcModeRegister[] = {0x01};
 8001cdc:	2301      	movs	r3, #1
 8001cde:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint8_t adcMode[] = {0x0, 0x0};
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	853b      	strh	r3, [r7, #40]	; 0x28

  uint8_t adcChannelRegister[] = {0x10};
 8001ce6:	2310      	movs	r3, #16
 8001ce8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint8_t adcChannel[] = {0x80, 0x20};
 8001cec:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8001cf0:	843b      	strh	r3, [r7, #32]

  uint8_t continuousConvEnableRegister[] = {0x02};
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	773b      	strb	r3, [r7, #28]
  uint8_t continuousConvEnable[] = {0x00, 0x82};
 8001cf6:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8001cfa:	833b      	strh	r3, [r7, #24]

  uint8_t dataWriteSPS_REGISTER[] = {0x28};
 8001cfc:	2328      	movs	r3, #40	; 0x28
 8001cfe:	753b      	strb	r3, [r7, #20]
  uint8_t dataWriteSPS[] = {0x05, spsValue}; // 5000SPS = 0x08, 1000SPS = 0x0A, 100SPS = 0x0E, 5SPS = 0x14
 8001d00:	2305      	movs	r3, #5
 8001d02:	743b      	strb	r3, [r7, #16]
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	747b      	strb	r3, [r7, #17]

  uint8_t dataWriteSyncError_REGISTER[] = {0x06};
 8001d08:	2306      	movs	r3, #6
 8001d0a:	733b      	strb	r3, [r7, #12]
  uint8_t dataWriteSyncError[] = {0x00, 0x00};
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	813b      	strh	r3, [r7, #8]

  /*Start init ADC4*/
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2110      	movs	r1, #16
 8001d14:	4850      	ldr	r0, [pc, #320]	; (8001e58 <spi4_adc_init+0x190>)
 8001d16:	f004 fb69 	bl	80063ec <HAL_GPIO_WritePin>

  /* Switch AIN0 and AIN1 as inputs due to change in scheme */
  HAL_SPI_Transmit(&hspi4, adcChannelRegister, 1, 100);
 8001d1a:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001d1e:	2364      	movs	r3, #100	; 0x64
 8001d20:	2201      	movs	r2, #1
 8001d22:	484e      	ldr	r0, [pc, #312]	; (8001e5c <spi4_adc_init+0x194>)
 8001d24:	f009 fa28 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, adcChannel, 2, 100);
 8001d28:	f107 0120 	add.w	r1, r7, #32
 8001d2c:	2364      	movs	r3, #100	; 0x64
 8001d2e:	2202      	movs	r2, #2
 8001d30:	484a      	ldr	r0, [pc, #296]	; (8001e5c <spi4_adc_init+0x194>)
 8001d32:	f009 fa21 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8001d36:	2201      	movs	r2, #1
 8001d38:	2110      	movs	r1, #16
 8001d3a:	4847      	ldr	r0, [pc, #284]	; (8001e58 <spi4_adc_init+0x190>)
 8001d3c:	f004 fb56 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001d40:	2001      	movs	r0, #1
 8001d42:	f001 f951 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8001d46:	2200      	movs	r2, #0
 8001d48:	2110      	movs	r1, #16
 8001d4a:	4843      	ldr	r0, [pc, #268]	; (8001e58 <spi4_adc_init+0x190>)
 8001d4c:	f004 fb4e 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set external reference to be used */
  HAL_SPI_Transmit(&hspi4, setupConfigurationRegister, 1, 100);
 8001d50:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001d54:	2364      	movs	r3, #100	; 0x64
 8001d56:	2201      	movs	r2, #1
 8001d58:	4840      	ldr	r0, [pc, #256]	; (8001e5c <spi4_adc_init+0x194>)
 8001d5a:	f009 fa0d 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, setupConfiguration, 2, 100);
 8001d5e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001d62:	2364      	movs	r3, #100	; 0x64
 8001d64:	2202      	movs	r2, #2
 8001d66:	483d      	ldr	r0, [pc, #244]	; (8001e5c <spi4_adc_init+0x194>)
 8001d68:	f009 fa06 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	2110      	movs	r1, #16
 8001d70:	4839      	ldr	r0, [pc, #228]	; (8001e58 <spi4_adc_init+0x190>)
 8001d72:	f004 fb3b 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001d76:	2001      	movs	r0, #1
 8001d78:	f001 f936 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	2110      	movs	r1, #16
 8001d80:	4835      	ldr	r0, [pc, #212]	; (8001e58 <spi4_adc_init+0x190>)
 8001d82:	f004 fb33 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set continuous conversion mode */
  HAL_SPI_Transmit(&hspi4, adcModeRegister, 1, 100);
 8001d86:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001d8a:	2364      	movs	r3, #100	; 0x64
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	4833      	ldr	r0, [pc, #204]	; (8001e5c <spi4_adc_init+0x194>)
 8001d90:	f009 f9f2 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, adcMode, 2, 100);
 8001d94:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001d98:	2364      	movs	r3, #100	; 0x64
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	482f      	ldr	r0, [pc, #188]	; (8001e5c <spi4_adc_init+0x194>)
 8001d9e:	f009 f9eb 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8001da2:	2201      	movs	r2, #1
 8001da4:	2110      	movs	r1, #16
 8001da6:	482c      	ldr	r0, [pc, #176]	; (8001e58 <spi4_adc_init+0x190>)
 8001da8:	f004 fb20 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001dac:	2001      	movs	r0, #1
 8001dae:	f001 f91b 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8001db2:	2200      	movs	r2, #0
 8001db4:	2110      	movs	r1, #16
 8001db6:	4828      	ldr	r0, [pc, #160]	; (8001e58 <spi4_adc_init+0x190>)
 8001db8:	f004 fb18 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set SPS */
  HAL_SPI_Transmit(&hspi4, dataWriteSPS_REGISTER, 1, 100);
 8001dbc:	f107 0114 	add.w	r1, r7, #20
 8001dc0:	2364      	movs	r3, #100	; 0x64
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	4825      	ldr	r0, [pc, #148]	; (8001e5c <spi4_adc_init+0x194>)
 8001dc6:	f009 f9d7 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, dataWriteSPS, 2, 100);
 8001dca:	f107 0110 	add.w	r1, r7, #16
 8001dce:	2364      	movs	r3, #100	; 0x64
 8001dd0:	2202      	movs	r2, #2
 8001dd2:	4822      	ldr	r0, [pc, #136]	; (8001e5c <spi4_adc_init+0x194>)
 8001dd4:	f009 f9d0 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8001dd8:	2201      	movs	r2, #1
 8001dda:	2110      	movs	r1, #16
 8001ddc:	481e      	ldr	r0, [pc, #120]	; (8001e58 <spi4_adc_init+0x190>)
 8001dde:	f004 fb05 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001de2:	2001      	movs	r0, #1
 8001de4:	f001 f900 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8001de8:	2200      	movs	r2, #0
 8001dea:	2110      	movs	r1, #16
 8001dec:	481a      	ldr	r0, [pc, #104]	; (8001e58 <spi4_adc_init+0x190>)
 8001dee:	f004 fafd 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set sync pin  */
  HAL_SPI_Transmit(&hspi4, dataWriteSyncError_REGISTER, 1, 100);
 8001df2:	f107 010c 	add.w	r1, r7, #12
 8001df6:	2364      	movs	r3, #100	; 0x64
 8001df8:	2201      	movs	r2, #1
 8001dfa:	4818      	ldr	r0, [pc, #96]	; (8001e5c <spi4_adc_init+0x194>)
 8001dfc:	f009 f9bc 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, dataWriteSyncError, 2, 100);
 8001e00:	f107 0108 	add.w	r1, r7, #8
 8001e04:	2364      	movs	r3, #100	; 0x64
 8001e06:	2202      	movs	r2, #2
 8001e08:	4814      	ldr	r0, [pc, #80]	; (8001e5c <spi4_adc_init+0x194>)
 8001e0a:	f009 f9b5 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8001e0e:	2201      	movs	r2, #1
 8001e10:	2110      	movs	r1, #16
 8001e12:	4811      	ldr	r0, [pc, #68]	; (8001e58 <spi4_adc_init+0x190>)
 8001e14:	f004 faea 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001e18:	2001      	movs	r0, #1
 8001e1a:	f001 f8e5 	bl	8002fe8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2110      	movs	r1, #16
 8001e22:	480d      	ldr	r0, [pc, #52]	; (8001e58 <spi4_adc_init+0x190>)
 8001e24:	f004 fae2 	bl	80063ec <HAL_GPIO_WritePin>

  /* Set 32bit values and continuous coversion mode */
  HAL_SPI_Transmit(&hspi4, continuousConvEnableRegister, 1, 100);
 8001e28:	f107 011c 	add.w	r1, r7, #28
 8001e2c:	2364      	movs	r3, #100	; 0x64
 8001e2e:	2201      	movs	r2, #1
 8001e30:	480a      	ldr	r0, [pc, #40]	; (8001e5c <spi4_adc_init+0x194>)
 8001e32:	f009 f9a1 	bl	800b178 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi4, continuousConvEnable, 2, 100);
 8001e36:	f107 0118 	add.w	r1, r7, #24
 8001e3a:	2364      	movs	r3, #100	; 0x64
 8001e3c:	2202      	movs	r2, #2
 8001e3e:	4807      	ldr	r0, [pc, #28]	; (8001e5c <spi4_adc_init+0x194>)
 8001e40:	f009 f99a 	bl	800b178 <HAL_SPI_Transmit>

  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8001e44:	2201      	movs	r2, #1
 8001e46:	2110      	movs	r1, #16
 8001e48:	4803      	ldr	r0, [pc, #12]	; (8001e58 <spi4_adc_init+0x190>)
 8001e4a:	f004 facf 	bl	80063ec <HAL_GPIO_WritePin>
}
 8001e4e:	bf00      	nop
 8001e50:	3738      	adds	r7, #56	; 0x38
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	58021000 	.word	0x58021000
 8001e5c:	2400822c 	.word	0x2400822c

08001e60 <run_all_adc>:


void run_all_adc(void){
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 8001e64:	2200      	movs	r2, #0
 8001e66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e6a:	4808      	ldr	r0, [pc, #32]	; (8001e8c <run_all_adc+0x2c>)
 8001e6c:	f004 fabe 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8001e70:	2200      	movs	r2, #0
 8001e72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e76:	4806      	ldr	r0, [pc, #24]	; (8001e90 <run_all_adc+0x30>)
 8001e78:	f004 fab8 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2110      	movs	r1, #16
 8001e80:	4804      	ldr	r0, [pc, #16]	; (8001e94 <run_all_adc+0x34>)
 8001e82:	f004 fab3 	bl	80063ec <HAL_GPIO_WritePin>
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	58021800 	.word	0x58021800
 8001e90:	58020400 	.word	0x58020400
 8001e94:	58021000 	.word	0x58021000

08001e98 <spi1_soft_reset>:
      HAL_UART_Transmit(&huart5, (uint8_t*)", ", 2, 10);
      HAL_Delay(10);
  }
}

void spi1_soft_reset(void){
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
  uint8_t softResetValue[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
 8001e9e:	4a0e      	ldr	r2, [pc, #56]	; (8001ed8 <spi1_soft_reset+0x40>)
 8001ea0:	463b      	mov	r3, r7
 8001ea2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ea6:	e883 0003 	stmia.w	r3, {r0, r1}
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001eb0:	480a      	ldr	r0, [pc, #40]	; (8001edc <spi1_soft_reset+0x44>)
 8001eb2:	f004 fa9b 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, softResetValue, 8, 100);
 8001eb6:	4639      	mov	r1, r7
 8001eb8:	2364      	movs	r3, #100	; 0x64
 8001eba:	2208      	movs	r2, #8
 8001ebc:	4808      	ldr	r0, [pc, #32]	; (8001ee0 <spi1_soft_reset+0x48>)
 8001ebe:	f009 f95b 	bl	800b178 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ec8:	4804      	ldr	r0, [pc, #16]	; (8001edc <spi1_soft_reset+0x44>)
 8001eca:	f004 fa8f 	bl	80063ec <HAL_GPIO_WritePin>
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	08012858 	.word	0x08012858
 8001edc:	58021800 	.word	0x58021800
 8001ee0:	2400811c 	.word	0x2400811c

08001ee4 <spi2_soft_reset>:

void spi2_soft_reset(void){
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
  uint8_t softResetValue[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
 8001eea:	4a0e      	ldr	r2, [pc, #56]	; (8001f24 <spi2_soft_reset+0x40>)
 8001eec:	463b      	mov	r3, r7
 8001eee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ef2:	e883 0003 	stmia.w	r3, {r0, r1}
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 0);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001efc:	480a      	ldr	r0, [pc, #40]	; (8001f28 <spi2_soft_reset+0x44>)
 8001efe:	f004 fa75 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi2, softResetValue, 8, 100);
 8001f02:	4639      	mov	r1, r7
 8001f04:	2364      	movs	r3, #100	; 0x64
 8001f06:	2208      	movs	r2, #8
 8001f08:	4808      	ldr	r0, [pc, #32]	; (8001f2c <spi2_soft_reset+0x48>)
 8001f0a:	f009 f935 	bl	800b178 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f14:	4804      	ldr	r0, [pc, #16]	; (8001f28 <spi2_soft_reset+0x44>)
 8001f16:	f004 fa69 	bl	80063ec <HAL_GPIO_WritePin>
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	08012858 	.word	0x08012858
 8001f28:	58020400 	.word	0x58020400
 8001f2c:	240081a4 	.word	0x240081a4

08001f30 <spi4_soft_reset>:

void spi4_soft_reset(void){
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
  uint8_t softResetValue[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
 8001f36:	4a0d      	ldr	r2, [pc, #52]	; (8001f6c <spi4_soft_reset+0x3c>)
 8001f38:	463b      	mov	r3, r7
 8001f3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f3e:	e883 0003 	stmia.w	r3, {r0, r1}
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 0);
 8001f42:	2200      	movs	r2, #0
 8001f44:	2110      	movs	r1, #16
 8001f46:	480a      	ldr	r0, [pc, #40]	; (8001f70 <spi4_soft_reset+0x40>)
 8001f48:	f004 fa50 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi4, softResetValue, 8, 100);
 8001f4c:	4639      	mov	r1, r7
 8001f4e:	2364      	movs	r3, #100	; 0x64
 8001f50:	2208      	movs	r2, #8
 8001f52:	4808      	ldr	r0, [pc, #32]	; (8001f74 <spi4_soft_reset+0x44>)
 8001f54:	f009 f910 	bl	800b178 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8001f58:	2201      	movs	r2, #1
 8001f5a:	2110      	movs	r1, #16
 8001f5c:	4804      	ldr	r0, [pc, #16]	; (8001f70 <spi4_soft_reset+0x40>)
 8001f5e:	f004 fa45 	bl	80063ec <HAL_GPIO_WritePin>
}
 8001f62:	bf00      	nop
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	08012858 	.word	0x08012858
 8001f70:	58021000 	.word	0x58021000
 8001f74:	2400822c 	.word	0x2400822c

08001f78 <spi_send_all_three_values>:
  }
  HAL_UART_Transmit(&huart4, (uint8_t*)"\n\r", 2, 10);
}


void spi_send_all_three_values(uint32_t adcRawValue_x, uint32_t adcRawValue_y, uint32_t adcRawValue_z){
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b0a4      	sub	sp, #144	; 0x90
 8001f7c:	af02      	add	r7, sp, #8
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  uint32_t value_x = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t value_y = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t value_z = 0;
 8001f90:	2300      	movs	r3, #0
 8001f92:	67fb      	str	r3, [r7, #124]	; 0x7c
//  value_z = value_z<<8;
//  value_z = value_z | adcRawValue_z[2];
//  value_z = value_z<<8;
//  value_z = value_z | adcRawValue_z[3];

  int length_x = sprintf((char *)uartBuffer_x, "%10lu", adcRawValue_x);
 8001f94:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001f98:	68fa      	ldr	r2, [r7, #12]
 8001f9a:	4917      	ldr	r1, [pc, #92]	; (8001ff8 <spi_send_all_three_values+0x80>)
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f00f ffdb 	bl	8011f58 <siprintf>
 8001fa2:	67b8      	str	r0, [r7, #120]	; 0x78
  int length_y = sprintf((char *)uartBuffer_y, "%10lu", adcRawValue_y);
 8001fa4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001fa8:	68ba      	ldr	r2, [r7, #8]
 8001faa:	4913      	ldr	r1, [pc, #76]	; (8001ff8 <spi_send_all_three_values+0x80>)
 8001fac:	4618      	mov	r0, r3
 8001fae:	f00f ffd3 	bl	8011f58 <siprintf>
 8001fb2:	6778      	str	r0, [r7, #116]	; 0x74
  int length_z = sprintf((char *)uartBuffer_z, "%10lu", adcRawValue_z);
 8001fb4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	490f      	ldr	r1, [pc, #60]	; (8001ff8 <spi_send_all_three_values+0x80>)
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f00f ffcb 	bl	8011f58 <siprintf>
 8001fc2:	6738      	str	r0, [r7, #112]	; 0x70

  int lengthConCat = sprintf((char *)concatenatedBuffer, "%s %s %s\n", (char*)uartBuffer_x, (char*)uartBuffer_y, (char*)uartBuffer_z);
 8001fc4:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001fc8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001fcc:	f107 0014 	add.w	r0, r7, #20
 8001fd0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	4908      	ldr	r1, [pc, #32]	; (8001ffc <spi_send_all_three_values+0x84>)
 8001fda:	f00f ffbd 	bl	8011f58 <siprintf>
 8001fde:	66f8      	str	r0, [r7, #108]	; 0x6c

  HAL_UART_Transmit(&huart4, concatenatedBuffer, 34,100);
 8001fe0:	f107 0114 	add.w	r1, r7, #20
 8001fe4:	2364      	movs	r3, #100	; 0x64
 8001fe6:	2222      	movs	r2, #34	; 0x22
 8001fe8:	4805      	ldr	r0, [pc, #20]	; (8002000 <spi_send_all_three_values+0x88>)
 8001fea:	f00b fd95 	bl	800db18 <HAL_UART_Transmit>
  __NOP();
 8001fee:	bf00      	nop
//  HAL_UART_Transmit(&huart4, uartBuffer_y, (uint16_t)length_y, 10);
//  HAL_UART_Transmit(&huart4, ", z: ", 5, 10);
//  HAL_UART_Transmit(&huart4, uartBuffer_z, (uint16_t)length_z, 10);
//  HAL_UART_Transmit(&huart4, "\n", 1, 10);

}
 8001ff0:	bf00      	nop
 8001ff2:	3788      	adds	r7, #136	; 0x88
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	08012880 	.word	0x08012880
 8001ffc:	08012888 	.word	0x08012888
 8002000:	24008668 	.word	0x24008668

08002004 <setNewSPStoAllADCs>:
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}



void setNewSPStoAllADCs(uint8_t spsValue){
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	71fb      	strb	r3, [r7, #7]
  HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800200e:	2017      	movs	r0, #23
 8002010:	f001 f935 	bl	800327e <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8002014:	2028      	movs	r0, #40	; 0x28
 8002016:	f001 f932 	bl	800327e <HAL_NVIC_DisableIRQ>
  HAL_GPIO_WritePin(SPI1_CS_PIN, SPI1_CS_PIN_NUMBER, 1);
 800201a:	2201      	movs	r2, #1
 800201c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002020:	481f      	ldr	r0, [pc, #124]	; (80020a0 <setNewSPStoAllADCs+0x9c>)
 8002022:	f004 f9e3 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI2_CS_PIN, SPI2_CS_PIN_NUMBER, 1);
 8002026:	2201      	movs	r2, #1
 8002028:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800202c:	481d      	ldr	r0, [pc, #116]	; (80020a4 <setNewSPStoAllADCs+0xa0>)
 800202e:	f004 f9dd 	bl	80063ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI4_CS_PIN, SPI4_CS_PIN_NUMBER, 1);
 8002032:	2201      	movs	r2, #1
 8002034:	2110      	movs	r1, #16
 8002036:	481c      	ldr	r0, [pc, #112]	; (80020a8 <setNewSPStoAllADCs+0xa4>)
 8002038:	f004 f9d8 	bl	80063ec <HAL_GPIO_WritePin>
  spi1_soft_reset();
 800203c:	f7ff ff2c 	bl	8001e98 <spi1_soft_reset>
  spi2_soft_reset();
 8002040:	f7ff ff50 	bl	8001ee4 <spi2_soft_reset>
  spi4_soft_reset();
 8002044:	f7ff ff74 	bl	8001f30 <spi4_soft_reset>
  spi1_adc_init(spsValue);
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff fc8c 	bl	8001968 <spi1_adc_init>
  spi2_adc_init(spsValue);
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff fd60 	bl	8001b18 <spi2_adc_init>
  spi4_adc_init(spsValue);
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fe34 	bl	8001cc8 <spi4_adc_init>
  run_all_adc();
 8002060:	f7ff fefe 	bl	8001e60 <run_all_adc>
  HAL_Delay(1);
 8002064:	2001      	movs	r0, #1
 8002066:	f000 ffbf 	bl	8002fe8 <HAL_Delay>
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 800206a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800206e:	2220      	movs	r2, #32
 8002070:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 8002074:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002078:	2240      	movs	r2, #64	; 0x40
 800207a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 800207e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002082:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002086:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800208a:	2017      	movs	r0, #23
 800208c:	f001 f8e9 	bl	8003262 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002090:	2028      	movs	r0, #40	; 0x28
 8002092:	f001 f8e6 	bl	8003262 <HAL_NVIC_EnableIRQ>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	58021800 	.word	0x58021800
 80020a4:	58020400 	.word	0x58020400
 80020a8:	58021000 	.word	0x58021000

080020ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b2:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <HAL_MspInit+0x30>)
 80020b4:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80020b8:	4a08      	ldr	r2, [pc, #32]	; (80020dc <HAL_MspInit+0x30>)
 80020ba:	f043 0302 	orr.w	r3, r3, #2
 80020be:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 80020c2:	4b06      	ldr	r3, [pc, #24]	; (80020dc <HAL_MspInit+0x30>)
 80020c4:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	607b      	str	r3, [r7, #4]
 80020ce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	58024400 	.word	0x58024400

080020e0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08c      	sub	sp, #48	; 0x30
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e8:	f107 031c 	add.w	r3, r7, #28
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a3e      	ldr	r2, [pc, #248]	; (80021f8 <HAL_SD_MspInit+0x118>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d175      	bne.n	80021ee <HAL_SD_MspInit+0x10e>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002102:	4b3e      	ldr	r3, [pc, #248]	; (80021fc <HAL_SD_MspInit+0x11c>)
 8002104:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8002108:	4a3c      	ldr	r2, [pc, #240]	; (80021fc <HAL_SD_MspInit+0x11c>)
 800210a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800210e:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
 8002112:	4b3a      	ldr	r3, [pc, #232]	; (80021fc <HAL_SD_MspInit+0x11c>)
 8002114:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8002118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800211c:	61bb      	str	r3, [r7, #24]
 800211e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002120:	4b36      	ldr	r3, [pc, #216]	; (80021fc <HAL_SD_MspInit+0x11c>)
 8002122:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002126:	4a35      	ldr	r2, [pc, #212]	; (80021fc <HAL_SD_MspInit+0x11c>)
 8002128:	f043 0302 	orr.w	r3, r3, #2
 800212c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8002130:	4b32      	ldr	r3, [pc, #200]	; (80021fc <HAL_SD_MspInit+0x11c>)
 8002132:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800213e:	4b2f      	ldr	r3, [pc, #188]	; (80021fc <HAL_SD_MspInit+0x11c>)
 8002140:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002144:	4a2d      	ldr	r2, [pc, #180]	; (80021fc <HAL_SD_MspInit+0x11c>)
 8002146:	f043 0304 	orr.w	r3, r3, #4
 800214a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800214e:	4b2b      	ldr	r3, [pc, #172]	; (80021fc <HAL_SD_MspInit+0x11c>)
 8002150:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002154:	f003 0304 	and.w	r3, r3, #4
 8002158:	613b      	str	r3, [r7, #16]
 800215a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800215c:	4b27      	ldr	r3, [pc, #156]	; (80021fc <HAL_SD_MspInit+0x11c>)
 800215e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002162:	4a26      	ldr	r2, [pc, #152]	; (80021fc <HAL_SD_MspInit+0x11c>)
 8002164:	f043 0308 	orr.w	r3, r3, #8
 8002168:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800216c:	4b23      	ldr	r3, [pc, #140]	; (80021fc <HAL_SD_MspInit+0x11c>)
 800216e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002172:	f003 0308 	and.w	r3, r3, #8
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800217a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800217e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002180:	2302      	movs	r3, #2
 8002182:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002188:	2303      	movs	r3, #3
 800218a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800218c:	230c      	movs	r3, #12
 800218e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002190:	f107 031c 	add.w	r3, r7, #28
 8002194:	4619      	mov	r1, r3
 8002196:	481a      	ldr	r0, [pc, #104]	; (8002200 <HAL_SD_MspInit+0x120>)
 8002198:	f003 ff78 	bl	800608c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800219c:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 80021a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a2:	2302      	movs	r3, #2
 80021a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021aa:	2303      	movs	r3, #3
 80021ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80021ae:	230c      	movs	r3, #12
 80021b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b2:	f107 031c 	add.w	r3, r7, #28
 80021b6:	4619      	mov	r1, r3
 80021b8:	4812      	ldr	r0, [pc, #72]	; (8002204 <HAL_SD_MspInit+0x124>)
 80021ba:	f003 ff67 	bl	800608c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021be:	2304      	movs	r3, #4
 80021c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c2:	2302      	movs	r3, #2
 80021c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ca:	2303      	movs	r3, #3
 80021cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80021ce:	230c      	movs	r3, #12
 80021d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021d2:	f107 031c 	add.w	r3, r7, #28
 80021d6:	4619      	mov	r1, r3
 80021d8:	480b      	ldr	r0, [pc, #44]	; (8002208 <HAL_SD_MspInit+0x128>)
 80021da:	f003 ff57 	bl	800608c <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 80021de:	2200      	movs	r2, #0
 80021e0:	2100      	movs	r1, #0
 80021e2:	2031      	movs	r0, #49	; 0x31
 80021e4:	f001 f823 	bl	800322e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80021e8:	2031      	movs	r0, #49	; 0x31
 80021ea:	f001 f83a 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 80021ee:	bf00      	nop
 80021f0:	3730      	adds	r7, #48	; 0x30
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	52007000 	.word	0x52007000
 80021fc:	58024400 	.word	0x58024400
 8002200:	58020400 	.word	0x58020400
 8002204:	58020800 	.word	0x58020800
 8002208:	58020c00 	.word	0x58020c00

0800220c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b0be      	sub	sp, #248	; 0xf8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002224:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002228:	22b8      	movs	r2, #184	; 0xb8
 800222a:	2100      	movs	r1, #0
 800222c:	4618      	mov	r0, r3
 800222e:	f00f fe8b 	bl	8011f48 <memset>
  if(hspi->Instance==SPI1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a72      	ldr	r2, [pc, #456]	; (8002400 <HAL_SPI_MspInit+0x1f4>)
 8002238:	4293      	cmp	r3, r2
 800223a:	f040 80f3 	bne.w	8002424 <HAL_SPI_MspInit+0x218>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800223e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002242:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8002244:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002248:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800224c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002250:	4618      	mov	r0, r3
 8002252:	f005 f8e5 	bl	8007420 <HAL_RCCEx_PeriphCLKConfig>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 800225c:	f7ff fb67 	bl	800192e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002260:	4b68      	ldr	r3, [pc, #416]	; (8002404 <HAL_SPI_MspInit+0x1f8>)
 8002262:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8002266:	4a67      	ldr	r2, [pc, #412]	; (8002404 <HAL_SPI_MspInit+0x1f8>)
 8002268:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800226c:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8002270:	4b64      	ldr	r3, [pc, #400]	; (8002404 <HAL_SPI_MspInit+0x1f8>)
 8002272:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8002276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800227a:	62bb      	str	r3, [r7, #40]	; 0x28
 800227c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227e:	4b61      	ldr	r3, [pc, #388]	; (8002404 <HAL_SPI_MspInit+0x1f8>)
 8002280:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002284:	4a5f      	ldr	r2, [pc, #380]	; (8002404 <HAL_SPI_MspInit+0x1f8>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800228e:	4b5d      	ldr	r3, [pc, #372]	; (8002404 <HAL_SPI_MspInit+0x1f8>)
 8002290:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	627b      	str	r3, [r7, #36]	; 0x24
 800229a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800229c:	4b59      	ldr	r3, [pc, #356]	; (8002404 <HAL_SPI_MspInit+0x1f8>)
 800229e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80022a2:	4a58      	ldr	r2, [pc, #352]	; (8002404 <HAL_SPI_MspInit+0x1f8>)
 80022a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022a8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80022ac:	4b55      	ldr	r3, [pc, #340]	; (8002404 <HAL_SPI_MspInit+0x1f8>)
 80022ae:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80022b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022b6:	623b      	str	r3, [r7, #32]
 80022b8:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PG11     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022ba:	23c0      	movs	r3, #192	; 0xc0
 80022bc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c0:	2302      	movs	r3, #2
 80022c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022cc:	2300      	movs	r3, #0
 80022ce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022d2:	2305      	movs	r3, #5
 80022d4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80022dc:	4619      	mov	r1, r3
 80022de:	484a      	ldr	r0, [pc, #296]	; (8002408 <HAL_SPI_MspInit+0x1fc>)
 80022e0:	f003 fed4 	bl	800608c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80022e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022e8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	2302      	movs	r3, #2
 80022ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f8:	2300      	movs	r3, #0
 80022fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022fe:	2305      	movs	r3, #5
 8002300:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002304:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002308:	4619      	mov	r1, r3
 800230a:	4840      	ldr	r0, [pc, #256]	; (800240c <HAL_SPI_MspInit+0x200>)
 800230c:	f003 febe 	bl	800608c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8002310:	4b3f      	ldr	r3, [pc, #252]	; (8002410 <HAL_SPI_MspInit+0x204>)
 8002312:	4a40      	ldr	r2, [pc, #256]	; (8002414 <HAL_SPI_MspInit+0x208>)
 8002314:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8002316:	4b3e      	ldr	r3, [pc, #248]	; (8002410 <HAL_SPI_MspInit+0x204>)
 8002318:	2225      	movs	r2, #37	; 0x25
 800231a:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800231c:	4b3c      	ldr	r3, [pc, #240]	; (8002410 <HAL_SPI_MspInit+0x204>)
 800231e:	2200      	movs	r2, #0
 8002320:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002322:	4b3b      	ldr	r3, [pc, #236]	; (8002410 <HAL_SPI_MspInit+0x204>)
 8002324:	2200      	movs	r2, #0
 8002326:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002328:	4b39      	ldr	r3, [pc, #228]	; (8002410 <HAL_SPI_MspInit+0x204>)
 800232a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800232e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002330:	4b37      	ldr	r3, [pc, #220]	; (8002410 <HAL_SPI_MspInit+0x204>)
 8002332:	2200      	movs	r2, #0
 8002334:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002336:	4b36      	ldr	r3, [pc, #216]	; (8002410 <HAL_SPI_MspInit+0x204>)
 8002338:	2200      	movs	r2, #0
 800233a:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800233c:	4b34      	ldr	r3, [pc, #208]	; (8002410 <HAL_SPI_MspInit+0x204>)
 800233e:	2200      	movs	r2, #0
 8002340:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002342:	4b33      	ldr	r3, [pc, #204]	; (8002410 <HAL_SPI_MspInit+0x204>)
 8002344:	2200      	movs	r2, #0
 8002346:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002348:	4b31      	ldr	r3, [pc, #196]	; (8002410 <HAL_SPI_MspInit+0x204>)
 800234a:	2200      	movs	r2, #0
 800234c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800234e:	4830      	ldr	r0, [pc, #192]	; (8002410 <HAL_SPI_MspInit+0x204>)
 8002350:	f000 ffb0 	bl	80032b4 <HAL_DMA_Init>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <HAL_SPI_MspInit+0x152>
    {
      Error_Handler();
 800235a:	f7ff fae8 	bl	800192e <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a2b      	ldr	r2, [pc, #172]	; (8002410 <HAL_SPI_MspInit+0x204>)
 8002362:	67da      	str	r2, [r3, #124]	; 0x7c
 8002364:	4a2a      	ldr	r2, [pc, #168]	; (8002410 <HAL_SPI_MspInit+0x204>)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 800236a:	4b2b      	ldr	r3, [pc, #172]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 800236c:	4a2b      	ldr	r2, [pc, #172]	; (800241c <HAL_SPI_MspInit+0x210>)
 800236e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002370:	4b29      	ldr	r3, [pc, #164]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 8002372:	2226      	movs	r2, #38	; 0x26
 8002374:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002376:	4b28      	ldr	r3, [pc, #160]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 8002378:	2240      	movs	r2, #64	; 0x40
 800237a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800237c:	4b26      	ldr	r3, [pc, #152]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 800237e:	2200      	movs	r2, #0
 8002380:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002382:	4b25      	ldr	r3, [pc, #148]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 8002384:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002388:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800238a:	4b23      	ldr	r3, [pc, #140]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 800238c:	2200      	movs	r2, #0
 800238e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002390:	4b21      	ldr	r3, [pc, #132]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 8002392:	2200      	movs	r2, #0
 8002394:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002396:	4b20      	ldr	r3, [pc, #128]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 8002398:	2200      	movs	r2, #0
 800239a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800239c:	4b1e      	ldr	r3, [pc, #120]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 800239e:	2200      	movs	r2, #0
 80023a0:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023a2:	4b1d      	ldr	r3, [pc, #116]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80023a8:	481b      	ldr	r0, [pc, #108]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 80023aa:	f000 ff83 	bl	80032b4 <HAL_DMA_Init>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <HAL_SPI_MspInit+0x1ac>
    {
      Error_Handler();
 80023b4:	f7ff fabb 	bl	800192e <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a17      	ldr	r2, [pc, #92]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 80023bc:	679a      	str	r2, [r3, #120]	; 0x78
 80023be:	4a16      	ldr	r2, [pc, #88]	; (8002418 <HAL_SPI_MspInit+0x20c>)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80023c4:	2200      	movs	r2, #0
 80023c6:	2100      	movs	r1, #0
 80023c8:	2023      	movs	r0, #35	; 0x23
 80023ca:	f000 ff30 	bl	800322e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80023ce:	2023      	movs	r0, #35	; 0x23
 80023d0:	f000 ff47 	bl	8003262 <HAL_NVIC_EnableIRQ>
//    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
//    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);

    // SPI1 MISO interrupt setting FIXME
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023d4:	2340      	movs	r3, #64	; 0x40
 80023d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP | GPIO_MODE_IT_FALLING; //GPIO_MODE_AF_PP  | TRIGGER_RISING | TRIGGER_FALLING;
 80023da:	4b11      	ldr	r3, [pc, #68]	; (8002420 <HAL_SPI_MspInit+0x214>)
 80023dc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023ec:	2305      	movs	r3, #5
 80023ee:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80023f6:	4619      	mov	r1, r3
 80023f8:	4803      	ldr	r0, [pc, #12]	; (8002408 <HAL_SPI_MspInit+0x1fc>)
 80023fa:	f003 fe47 	bl	800608c <HAL_GPIO_Init>


  /* USER CODE END SPI4_MspInit 1 */
  }

}
 80023fe:	e1cb      	b.n	8002798 <HAL_SPI_MspInit+0x58c>
 8002400:	40013000 	.word	0x40013000
 8002404:	58024400 	.word	0x58024400
 8002408:	58020000 	.word	0x58020000
 800240c:	58021800 	.word	0x58021800
 8002410:	240082b4 	.word	0x240082b4
 8002414:	40020010 	.word	0x40020010
 8002418:	2400832c 	.word	0x2400832c
 800241c:	40020028 	.word	0x40020028
 8002420:	00210002 	.word	0x00210002
  else if(hspi->Instance==SPI2)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a72      	ldr	r2, [pc, #456]	; (80025f4 <HAL_SPI_MspInit+0x3e8>)
 800242a:	4293      	cmp	r3, r2
 800242c:	f040 80f4 	bne.w	8002618 <HAL_SPI_MspInit+0x40c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002430:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002434:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8002436:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800243a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800243e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002442:	4618      	mov	r0, r3
 8002444:	f004 ffec 	bl	8007420 <HAL_RCCEx_PeriphCLKConfig>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <HAL_SPI_MspInit+0x246>
      Error_Handler();
 800244e:	f7ff fa6e 	bl	800192e <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002452:	4b69      	ldr	r3, [pc, #420]	; (80025f8 <HAL_SPI_MspInit+0x3ec>)
 8002454:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002458:	4a67      	ldr	r2, [pc, #412]	; (80025f8 <HAL_SPI_MspInit+0x3ec>)
 800245a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800245e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8002462:	4b65      	ldr	r3, [pc, #404]	; (80025f8 <HAL_SPI_MspInit+0x3ec>)
 8002464:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002468:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800246c:	61fb      	str	r3, [r7, #28]
 800246e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002470:	4b61      	ldr	r3, [pc, #388]	; (80025f8 <HAL_SPI_MspInit+0x3ec>)
 8002472:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002476:	4a60      	ldr	r2, [pc, #384]	; (80025f8 <HAL_SPI_MspInit+0x3ec>)
 8002478:	f043 0304 	orr.w	r3, r3, #4
 800247c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8002480:	4b5d      	ldr	r3, [pc, #372]	; (80025f8 <HAL_SPI_MspInit+0x3ec>)
 8002482:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002486:	f003 0304 	and.w	r3, r3, #4
 800248a:	61bb      	str	r3, [r7, #24]
 800248c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800248e:	4b5a      	ldr	r3, [pc, #360]	; (80025f8 <HAL_SPI_MspInit+0x3ec>)
 8002490:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002494:	4a58      	ldr	r2, [pc, #352]	; (80025f8 <HAL_SPI_MspInit+0x3ec>)
 8002496:	f043 0302 	orr.w	r3, r3, #2
 800249a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800249e:	4b56      	ldr	r3, [pc, #344]	; (80025f8 <HAL_SPI_MspInit+0x3ec>)
 80024a0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	617b      	str	r3, [r7, #20]
 80024aa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80024ac:	2302      	movs	r3, #2
 80024ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b2:	2302      	movs	r3, #2
 80024b4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024be:	2300      	movs	r3, #0
 80024c0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024c4:	2305      	movs	r3, #5
 80024c6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ca:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80024ce:	4619      	mov	r1, r3
 80024d0:	484a      	ldr	r0, [pc, #296]	; (80025fc <HAL_SPI_MspInit+0x3f0>)
 80024d2:	f003 fddb 	bl	800608c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14;
 80024d6:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80024da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024de:	2302      	movs	r3, #2
 80024e0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ea:	2300      	movs	r3, #0
 80024ec:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024f0:	2305      	movs	r3, #5
 80024f2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024f6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80024fa:	4619      	mov	r1, r3
 80024fc:	4840      	ldr	r0, [pc, #256]	; (8002600 <HAL_SPI_MspInit+0x3f4>)
 80024fe:	f003 fdc5 	bl	800608c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream7;
 8002502:	4b40      	ldr	r3, [pc, #256]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 8002504:	4a40      	ldr	r2, [pc, #256]	; (8002608 <HAL_SPI_MspInit+0x3fc>)
 8002506:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8002508:	4b3e      	ldr	r3, [pc, #248]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 800250a:	2227      	movs	r2, #39	; 0x27
 800250c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800250e:	4b3d      	ldr	r3, [pc, #244]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 8002510:	2200      	movs	r2, #0
 8002512:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002514:	4b3b      	ldr	r3, [pc, #236]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 8002516:	2200      	movs	r2, #0
 8002518:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800251a:	4b3a      	ldr	r3, [pc, #232]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 800251c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002520:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002522:	4b38      	ldr	r3, [pc, #224]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 8002524:	2200      	movs	r2, #0
 8002526:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002528:	4b36      	ldr	r3, [pc, #216]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 800252a:	2200      	movs	r2, #0
 800252c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800252e:	4b35      	ldr	r3, [pc, #212]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 8002530:	2200      	movs	r2, #0
 8002532:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002534:	4b33      	ldr	r3, [pc, #204]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 8002536:	2200      	movs	r2, #0
 8002538:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800253a:	4b32      	ldr	r3, [pc, #200]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 800253c:	2200      	movs	r2, #0
 800253e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002540:	4830      	ldr	r0, [pc, #192]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 8002542:	f000 feb7 	bl	80032b4 <HAL_DMA_Init>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <HAL_SPI_MspInit+0x344>
      Error_Handler();
 800254c:	f7ff f9ef 	bl	800192e <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a2c      	ldr	r2, [pc, #176]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 8002554:	67da      	str	r2, [r3, #124]	; 0x7c
 8002556:	4a2b      	ldr	r2, [pc, #172]	; (8002604 <HAL_SPI_MspInit+0x3f8>)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_tx.Instance = DMA2_Stream0;
 800255c:	4b2b      	ldr	r3, [pc, #172]	; (800260c <HAL_SPI_MspInit+0x400>)
 800255e:	4a2c      	ldr	r2, [pc, #176]	; (8002610 <HAL_SPI_MspInit+0x404>)
 8002560:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8002562:	4b2a      	ldr	r3, [pc, #168]	; (800260c <HAL_SPI_MspInit+0x400>)
 8002564:	2228      	movs	r2, #40	; 0x28
 8002566:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002568:	4b28      	ldr	r3, [pc, #160]	; (800260c <HAL_SPI_MspInit+0x400>)
 800256a:	2240      	movs	r2, #64	; 0x40
 800256c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800256e:	4b27      	ldr	r3, [pc, #156]	; (800260c <HAL_SPI_MspInit+0x400>)
 8002570:	2200      	movs	r2, #0
 8002572:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002574:	4b25      	ldr	r3, [pc, #148]	; (800260c <HAL_SPI_MspInit+0x400>)
 8002576:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800257a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800257c:	4b23      	ldr	r3, [pc, #140]	; (800260c <HAL_SPI_MspInit+0x400>)
 800257e:	2200      	movs	r2, #0
 8002580:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002582:	4b22      	ldr	r3, [pc, #136]	; (800260c <HAL_SPI_MspInit+0x400>)
 8002584:	2200      	movs	r2, #0
 8002586:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002588:	4b20      	ldr	r3, [pc, #128]	; (800260c <HAL_SPI_MspInit+0x400>)
 800258a:	2200      	movs	r2, #0
 800258c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800258e:	4b1f      	ldr	r3, [pc, #124]	; (800260c <HAL_SPI_MspInit+0x400>)
 8002590:	2200      	movs	r2, #0
 8002592:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002594:	4b1d      	ldr	r3, [pc, #116]	; (800260c <HAL_SPI_MspInit+0x400>)
 8002596:	2200      	movs	r2, #0
 8002598:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800259a:	481c      	ldr	r0, [pc, #112]	; (800260c <HAL_SPI_MspInit+0x400>)
 800259c:	f000 fe8a 	bl	80032b4 <HAL_DMA_Init>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <HAL_SPI_MspInit+0x39e>
      Error_Handler();
 80025a6:	f7ff f9c2 	bl	800192e <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a17      	ldr	r2, [pc, #92]	; (800260c <HAL_SPI_MspInit+0x400>)
 80025ae:	679a      	str	r2, [r3, #120]	; 0x78
 80025b0:	4a16      	ldr	r2, [pc, #88]	; (800260c <HAL_SPI_MspInit+0x400>)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80025b6:	2200      	movs	r2, #0
 80025b8:	2100      	movs	r1, #0
 80025ba:	2024      	movs	r0, #36	; 0x24
 80025bc:	f000 fe37 	bl	800322e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80025c0:	2024      	movs	r0, #36	; 0x24
 80025c2:	f000 fe4e 	bl	8003262 <HAL_NVIC_EnableIRQ>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80025c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP | GPIO_MODE_IT_FALLING;// | EXTI_IT | TRIGGER_FALLING;
 80025ce:	4b11      	ldr	r3, [pc, #68]	; (8002614 <HAL_SPI_MspInit+0x408>)
 80025d0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025da:	2300      	movs	r3, #0
 80025dc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80025e0:	2305      	movs	r3, #5
 80025e2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80025ea:	4619      	mov	r1, r3
 80025ec:	4804      	ldr	r0, [pc, #16]	; (8002600 <HAL_SPI_MspInit+0x3f4>)
 80025ee:	f003 fd4d 	bl	800608c <HAL_GPIO_Init>
}
 80025f2:	e0d1      	b.n	8002798 <HAL_SPI_MspInit+0x58c>
 80025f4:	40003800 	.word	0x40003800
 80025f8:	58024400 	.word	0x58024400
 80025fc:	58020800 	.word	0x58020800
 8002600:	58020400 	.word	0x58020400
 8002604:	240083a4 	.word	0x240083a4
 8002608:	400200b8 	.word	0x400200b8
 800260c:	2400841c 	.word	0x2400841c
 8002610:	40020410 	.word	0x40020410
 8002614:	00210002 	.word	0x00210002
  else if(hspi->Instance==SPI4)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a60      	ldr	r2, [pc, #384]	; (80027a0 <HAL_SPI_MspInit+0x594>)
 800261e:	4293      	cmp	r3, r2
 8002620:	f040 80ba 	bne.w	8002798 <HAL_SPI_MspInit+0x58c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8002624:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002628:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 800262a:	2300      	movs	r3, #0
 800262c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002630:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002634:	4618      	mov	r0, r3
 8002636:	f004 fef3 	bl	8007420 <HAL_RCCEx_PeriphCLKConfig>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <HAL_SPI_MspInit+0x438>
      Error_Handler();
 8002640:	f7ff f975 	bl	800192e <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002644:	4b57      	ldr	r3, [pc, #348]	; (80027a4 <HAL_SPI_MspInit+0x598>)
 8002646:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800264a:	4a56      	ldr	r2, [pc, #344]	; (80027a4 <HAL_SPI_MspInit+0x598>)
 800264c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002650:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8002654:	4b53      	ldr	r3, [pc, #332]	; (80027a4 <HAL_SPI_MspInit+0x598>)
 8002656:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800265a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800265e:	613b      	str	r3, [r7, #16]
 8002660:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002662:	4b50      	ldr	r3, [pc, #320]	; (80027a4 <HAL_SPI_MspInit+0x598>)
 8002664:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002668:	4a4e      	ldr	r2, [pc, #312]	; (80027a4 <HAL_SPI_MspInit+0x598>)
 800266a:	f043 0310 	orr.w	r3, r3, #16
 800266e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8002672:	4b4c      	ldr	r3, [pc, #304]	; (80027a4 <HAL_SPI_MspInit+0x598>)
 8002674:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002678:	f003 0310 	and.w	r3, r3, #16
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8002680:	2364      	movs	r3, #100	; 0x64
 8002682:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002686:	2302      	movs	r3, #2
 8002688:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002692:	2300      	movs	r3, #0
 8002694:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002698:	2305      	movs	r3, #5
 800269a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800269e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80026a2:	4619      	mov	r1, r3
 80026a4:	4840      	ldr	r0, [pc, #256]	; (80027a8 <HAL_SPI_MspInit+0x59c>)
 80026a6:	f003 fcf1 	bl	800608c <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA1_Stream2;
 80026aa:	4b40      	ldr	r3, [pc, #256]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026ac:	4a40      	ldr	r2, [pc, #256]	; (80027b0 <HAL_SPI_MspInit+0x5a4>)
 80026ae:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 80026b0:	4b3e      	ldr	r3, [pc, #248]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026b2:	2253      	movs	r2, #83	; 0x53
 80026b4:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026b6:	4b3d      	ldr	r3, [pc, #244]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026bc:	4b3b      	ldr	r3, [pc, #236]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026be:	2200      	movs	r2, #0
 80026c0:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026c2:	4b3a      	ldr	r3, [pc, #232]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026c8:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026ca:	4b38      	ldr	r3, [pc, #224]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026d0:	4b36      	ldr	r3, [pc, #216]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 80026d6:	4b35      	ldr	r3, [pc, #212]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026d8:	2200      	movs	r2, #0
 80026da:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026dc:	4b33      	ldr	r3, [pc, #204]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026de:	2200      	movs	r2, #0
 80026e0:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026e2:	4b32      	ldr	r3, [pc, #200]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 80026e8:	4830      	ldr	r0, [pc, #192]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026ea:	f000 fde3 	bl	80032b4 <HAL_DMA_Init>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <HAL_SPI_MspInit+0x4ec>
      Error_Handler();
 80026f4:	f7ff f91b 	bl	800192e <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a2c      	ldr	r2, [pc, #176]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 80026fc:	67da      	str	r2, [r3, #124]	; 0x7c
 80026fe:	4a2b      	ldr	r2, [pc, #172]	; (80027ac <HAL_SPI_MspInit+0x5a0>)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi4_tx.Instance = DMA1_Stream3;
 8002704:	4b2b      	ldr	r3, [pc, #172]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 8002706:	4a2c      	ldr	r2, [pc, #176]	; (80027b8 <HAL_SPI_MspInit+0x5ac>)
 8002708:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
 800270a:	4b2a      	ldr	r3, [pc, #168]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 800270c:	2254      	movs	r2, #84	; 0x54
 800270e:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002710:	4b28      	ldr	r3, [pc, #160]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 8002712:	2240      	movs	r2, #64	; 0x40
 8002714:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002716:	4b27      	ldr	r3, [pc, #156]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 8002718:	2200      	movs	r2, #0
 800271a:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800271c:	4b25      	ldr	r3, [pc, #148]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 800271e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002722:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002724:	4b23      	ldr	r3, [pc, #140]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 8002726:	2200      	movs	r2, #0
 8002728:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800272a:	4b22      	ldr	r3, [pc, #136]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8002730:	4b20      	ldr	r3, [pc, #128]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 8002732:	2200      	movs	r2, #0
 8002734:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002736:	4b1f      	ldr	r3, [pc, #124]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 8002738:	2200      	movs	r2, #0
 800273a:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800273c:	4b1d      	ldr	r3, [pc, #116]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 800273e:	2200      	movs	r2, #0
 8002740:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8002742:	481c      	ldr	r0, [pc, #112]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 8002744:	f000 fdb6 	bl	80032b4 <HAL_DMA_Init>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_SPI_MspInit+0x546>
      Error_Handler();
 800274e:	f7ff f8ee 	bl	800192e <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a17      	ldr	r2, [pc, #92]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 8002756:	679a      	str	r2, [r3, #120]	; 0x78
 8002758:	4a16      	ldr	r2, [pc, #88]	; (80027b4 <HAL_SPI_MspInit+0x5a8>)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 800275e:	2200      	movs	r2, #0
 8002760:	2100      	movs	r1, #0
 8002762:	2054      	movs	r0, #84	; 0x54
 8002764:	f000 fd63 	bl	800322e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8002768:	2054      	movs	r0, #84	; 0x54
 800276a:	f000 fd7a 	bl	8003262 <HAL_NVIC_EnableIRQ>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800276e:	2320      	movs	r3, #32
 8002770:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP | GPIO_MODE_IT_FALLING;// | EXTI_IT | TRIGGER_FALLING;
 8002774:	4b11      	ldr	r3, [pc, #68]	; (80027bc <HAL_SPI_MspInit+0x5b0>)
 8002776:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277a:	2300      	movs	r3, #0
 800277c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002780:	2300      	movs	r3, #0
 8002782:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002786:	2305      	movs	r3, #5
 8002788:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800278c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002790:	4619      	mov	r1, r3
 8002792:	4805      	ldr	r0, [pc, #20]	; (80027a8 <HAL_SPI_MspInit+0x59c>)
 8002794:	f003 fc7a 	bl	800608c <HAL_GPIO_Init>
}
 8002798:	bf00      	nop
 800279a:	37f8      	adds	r7, #248	; 0xf8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40013400 	.word	0x40013400
 80027a4:	58024400 	.word	0x58024400
 80027a8:	58021000 	.word	0x58021000
 80027ac:	24008494 	.word	0x24008494
 80027b0:	40020040 	.word	0x40020040
 80027b4:	2400850c 	.word	0x2400850c
 80027b8:	40020058 	.word	0x40020058
 80027bc:	00210002 	.word	0x00210002

080027c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b08c      	sub	sp, #48	; 0x30
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c8:	f107 031c 	add.w	r3, r7, #28
 80027cc:	2200      	movs	r2, #0
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	609a      	str	r2, [r3, #8]
 80027d4:	60da      	str	r2, [r3, #12]
 80027d6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a33      	ldr	r2, [pc, #204]	; (80028ac <HAL_TIM_Base_MspInit+0xec>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d10f      	bne.n	8002802 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027e2:	4b33      	ldr	r3, [pc, #204]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 80027e4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80027e8:	4a31      	ldr	r2, [pc, #196]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 80027f2:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 80027f4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	61bb      	str	r3, [r7, #24]
 80027fe:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002800:	e050      	b.n	80028a4 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM2)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800280a:	d12f      	bne.n	800286c <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800280c:	4b28      	ldr	r3, [pc, #160]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 800280e:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002812:	4a27      	ldr	r2, [pc, #156]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 800281c:	4b24      	ldr	r3, [pc, #144]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 800281e:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	4b21      	ldr	r3, [pc, #132]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 800282c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002830:	4a1f      	ldr	r2, [pc, #124]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 8002832:	f043 0301 	orr.w	r3, r3, #1
 8002836:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800283a:	4b1d      	ldr	r3, [pc, #116]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 800283c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	613b      	str	r3, [r7, #16]
 8002846:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002848:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800284c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284e:	2302      	movs	r3, #2
 8002850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002852:	2300      	movs	r3, #0
 8002854:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002856:	2300      	movs	r3, #0
 8002858:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800285a:	2301      	movs	r3, #1
 800285c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285e:	f107 031c 	add.w	r3, r7, #28
 8002862:	4619      	mov	r1, r3
 8002864:	4813      	ldr	r0, [pc, #76]	; (80028b4 <HAL_TIM_Base_MspInit+0xf4>)
 8002866:	f003 fc11 	bl	800608c <HAL_GPIO_Init>
}
 800286a:	e01b      	b.n	80028a4 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM16)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a11      	ldr	r2, [pc, #68]	; (80028b8 <HAL_TIM_Base_MspInit+0xf8>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d116      	bne.n	80028a4 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002876:	4b0e      	ldr	r3, [pc, #56]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 8002878:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800287c:	4a0c      	ldr	r2, [pc, #48]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 800287e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002882:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8002886:	4b0a      	ldr	r3, [pc, #40]	; (80028b0 <HAL_TIM_Base_MspInit+0xf0>)
 8002888:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800288c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8002894:	2200      	movs	r2, #0
 8002896:	2100      	movs	r1, #0
 8002898:	2075      	movs	r0, #117	; 0x75
 800289a:	f000 fcc8 	bl	800322e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800289e:	2075      	movs	r0, #117	; 0x75
 80028a0:	f000 fcdf 	bl	8003262 <HAL_NVIC_EnableIRQ>
}
 80028a4:	bf00      	nop
 80028a6:	3730      	adds	r7, #48	; 0x30
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40010000 	.word	0x40010000
 80028b0:	58024400 	.word	0x58024400
 80028b4:	58020000 	.word	0x58020000
 80028b8:	40014400 	.word	0x40014400

080028bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b088      	sub	sp, #32
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c4:	f107 030c 	add.w	r3, r7, #12
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	605a      	str	r2, [r3, #4]
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	60da      	str	r2, [r3, #12]
 80028d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a13      	ldr	r2, [pc, #76]	; (8002928 <HAL_TIM_MspPostInit+0x6c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d11f      	bne.n	800291e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028de:	4b13      	ldr	r3, [pc, #76]	; (800292c <HAL_TIM_MspPostInit+0x70>)
 80028e0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80028e4:	4a11      	ldr	r2, [pc, #68]	; (800292c <HAL_TIM_MspPostInit+0x70>)
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80028ee:	4b0f      	ldr	r3, [pc, #60]	; (800292c <HAL_TIM_MspPostInit+0x70>)
 80028f0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80028f4:	f003 0301 	and.w	r3, r3, #1
 80028f8:	60bb      	str	r3, [r7, #8]
 80028fa:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80028fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002900:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002902:	2302      	movs	r3, #2
 8002904:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	2300      	movs	r3, #0
 8002908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290a:	2300      	movs	r3, #0
 800290c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800290e:	2301      	movs	r3, #1
 8002910:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002912:	f107 030c 	add.w	r3, r7, #12
 8002916:	4619      	mov	r1, r3
 8002918:	4805      	ldr	r0, [pc, #20]	; (8002930 <HAL_TIM_MspPostInit+0x74>)
 800291a:	f003 fbb7 	bl	800608c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800291e:	bf00      	nop
 8002920:	3720      	adds	r7, #32
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40010000 	.word	0x40010000
 800292c:	58024400 	.word	0x58024400
 8002930:	58020000 	.word	0x58020000

08002934 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b0b8      	sub	sp, #224	; 0xe0
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800294c:	f107 0314 	add.w	r3, r7, #20
 8002950:	22b8      	movs	r2, #184	; 0xb8
 8002952:	2100      	movs	r1, #0
 8002954:	4618      	mov	r0, r3
 8002956:	f00f faf7 	bl	8011f48 <memset>
  if(huart->Instance==UART4)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a3f      	ldr	r2, [pc, #252]	; (8002a5c <HAL_UART_MspInit+0x128>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d176      	bne.n	8002a52 <HAL_UART_MspInit+0x11e>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002964:	2302      	movs	r3, #2
 8002966:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002968:	2300      	movs	r3, #0
 800296a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800296e:	f107 0314 	add.w	r3, r7, #20
 8002972:	4618      	mov	r0, r3
 8002974:	f004 fd54 	bl	8007420 <HAL_RCCEx_PeriphCLKConfig>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800297e:	f7fe ffd6 	bl	800192e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002982:	4b37      	ldr	r3, [pc, #220]	; (8002a60 <HAL_UART_MspInit+0x12c>)
 8002984:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002988:	4a35      	ldr	r2, [pc, #212]	; (8002a60 <HAL_UART_MspInit+0x12c>)
 800298a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800298e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8002992:	4b33      	ldr	r3, [pc, #204]	; (8002a60 <HAL_UART_MspInit+0x12c>)
 8002994:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8002998:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800299c:	613b      	str	r3, [r7, #16]
 800299e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a0:	4b2f      	ldr	r3, [pc, #188]	; (8002a60 <HAL_UART_MspInit+0x12c>)
 80029a2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80029a6:	4a2e      	ldr	r2, [pc, #184]	; (8002a60 <HAL_UART_MspInit+0x12c>)
 80029a8:	f043 0301 	orr.w	r3, r3, #1
 80029ac:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80029b0:	4b2b      	ldr	r3, [pc, #172]	; (8002a60 <HAL_UART_MspInit+0x12c>)
 80029b2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80029be:	2303      	movs	r3, #3
 80029c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c4:	2302      	movs	r3, #2
 80029c6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d0:	2300      	movs	r3, #0
 80029d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80029d6:	2308      	movs	r3, #8
 80029d8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029dc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80029e0:	4619      	mov	r1, r3
 80029e2:	4820      	ldr	r0, [pc, #128]	; (8002a64 <HAL_UART_MspInit+0x130>)
 80029e4:	f003 fb52 	bl	800608c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 80029e8:	4b1f      	ldr	r3, [pc, #124]	; (8002a68 <HAL_UART_MspInit+0x134>)
 80029ea:	4a20      	ldr	r2, [pc, #128]	; (8002a6c <HAL_UART_MspInit+0x138>)
 80029ec:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 80029ee:	4b1e      	ldr	r3, [pc, #120]	; (8002a68 <HAL_UART_MspInit+0x134>)
 80029f0:	2240      	movs	r2, #64	; 0x40
 80029f2:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029f4:	4b1c      	ldr	r3, [pc, #112]	; (8002a68 <HAL_UART_MspInit+0x134>)
 80029f6:	2240      	movs	r2, #64	; 0x40
 80029f8:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029fa:	4b1b      	ldr	r3, [pc, #108]	; (8002a68 <HAL_UART_MspInit+0x134>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a00:	4b19      	ldr	r3, [pc, #100]	; (8002a68 <HAL_UART_MspInit+0x134>)
 8002a02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a06:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a08:	4b17      	ldr	r3, [pc, #92]	; (8002a68 <HAL_UART_MspInit+0x134>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a0e:	4b16      	ldr	r3, [pc, #88]	; (8002a68 <HAL_UART_MspInit+0x134>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002a14:	4b14      	ldr	r3, [pc, #80]	; (8002a68 <HAL_UART_MspInit+0x134>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a1a:	4b13      	ldr	r3, [pc, #76]	; (8002a68 <HAL_UART_MspInit+0x134>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a20:	4b11      	ldr	r3, [pc, #68]	; (8002a68 <HAL_UART_MspInit+0x134>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002a26:	4810      	ldr	r0, [pc, #64]	; (8002a68 <HAL_UART_MspInit+0x134>)
 8002a28:	f000 fc44 	bl	80032b4 <HAL_DMA_Init>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <HAL_UART_MspInit+0x102>
    {
      Error_Handler();
 8002a32:	f7fe ff7c 	bl	800192e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a0b      	ldr	r2, [pc, #44]	; (8002a68 <HAL_UART_MspInit+0x134>)
 8002a3a:	679a      	str	r2, [r3, #120]	; 0x78
 8002a3c:	4a0a      	ldr	r2, [pc, #40]	; (8002a68 <HAL_UART_MspInit+0x134>)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002a42:	2200      	movs	r2, #0
 8002a44:	2100      	movs	r1, #0
 8002a46:	2034      	movs	r0, #52	; 0x34
 8002a48:	f000 fbf1 	bl	800322e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002a4c:	2034      	movs	r0, #52	; 0x34
 8002a4e:	f000 fc08 	bl	8003262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8002a52:	bf00      	nop
 8002a54:	37e0      	adds	r7, #224	; 0xe0
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	40004c00 	.word	0x40004c00
 8002a60:	58024400 	.word	0x58024400
 8002a64:	58020000 	.word	0x58020000
 8002a68:	240086f8 	.word	0x240086f8
 8002a6c:	40020070 	.word	0x40020070

08002a70 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002a76:	1d3b      	adds	r3, r7, #4
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002a84:	4b34      	ldr	r3, [pc, #208]	; (8002b58 <HAL_FMC_MspInit+0xe8>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d161      	bne.n	8002b50 <HAL_FMC_MspInit+0xe0>
    return;
  }
  FMC_Initialized = 1;
 8002a8c:	4b32      	ldr	r3, [pc, #200]	; (8002b58 <HAL_FMC_MspInit+0xe8>)
 8002a8e:	2201      	movs	r2, #1
 8002a90:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002a92:	4b32      	ldr	r3, [pc, #200]	; (8002b5c <HAL_FMC_MspInit+0xec>)
 8002a94:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8002a98:	4a30      	ldr	r2, [pc, #192]	; (8002b5c <HAL_FMC_MspInit+0xec>)
 8002a9a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a9e:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
 8002aa2:	4b2e      	ldr	r3, [pc, #184]	; (8002b5c <HAL_FMC_MspInit+0xec>)
 8002aa4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8002aa8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aac:	603b      	str	r3, [r7, #0]
 8002aae:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FMC_D3
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002ab0:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002ab4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ac2:	230c      	movs	r3, #12
 8002ac4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ac6:	1d3b      	adds	r3, r7, #4
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4825      	ldr	r0, [pc, #148]	; (8002b60 <HAL_FMC_MspInit+0xf0>)
 8002acc:	f003 fade 	bl	800608c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8002ad0:	230d      	movs	r3, #13
 8002ad2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002adc:	2303      	movs	r3, #3
 8002ade:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ae0:	230c      	movs	r3, #12
 8002ae2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ae4:	1d3b      	adds	r3, r7, #4
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	481e      	ldr	r0, [pc, #120]	; (8002b64 <HAL_FMC_MspInit+0xf4>)
 8002aea:	f003 facf 	bl	800608c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8002aee:	f248 1337 	movw	r3, #33079	; 0x8137
 8002af2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af4:	2302      	movs	r3, #2
 8002af6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002afc:	2303      	movs	r3, #3
 8002afe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b00:	230c      	movs	r3, #12
 8002b02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b04:	1d3b      	adds	r3, r7, #4
 8002b06:	4619      	mov	r1, r3
 8002b08:	4817      	ldr	r0, [pc, #92]	; (8002b68 <HAL_FMC_MspInit+0xf8>)
 8002b0a:	f003 fabf 	bl	800608c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002b0e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002b12:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b14:	2302      	movs	r3, #2
 8002b16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b20:	230c      	movs	r3, #12
 8002b22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b24:	1d3b      	adds	r3, r7, #4
 8002b26:	4619      	mov	r1, r3
 8002b28:	4810      	ldr	r0, [pc, #64]	; (8002b6c <HAL_FMC_MspInit+0xfc>)
 8002b2a:	f003 faaf 	bl	800608c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8002b2e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002b32:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b34:	2302      	movs	r3, #2
 8002b36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b40:	230c      	movs	r3, #12
 8002b42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b44:	1d3b      	adds	r3, r7, #4
 8002b46:	4619      	mov	r1, r3
 8002b48:	4809      	ldr	r0, [pc, #36]	; (8002b70 <HAL_FMC_MspInit+0x100>)
 8002b4a:	f003 fa9f 	bl	800608c <HAL_GPIO_Init>
 8002b4e:	e000      	b.n	8002b52 <HAL_FMC_MspInit+0xe2>
    return;
 8002b50:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002b52:	3718      	adds	r7, #24
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	240087dc 	.word	0x240087dc
 8002b5c:	58024400 	.word	0x58024400
 8002b60:	58021400 	.word	0x58021400
 8002b64:	58020800 	.word	0x58020800
 8002b68:	58021800 	.word	0x58021800
 8002b6c:	58021000 	.word	0x58021000
 8002b70:	58020c00 	.word	0x58020c00

08002b74 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002b7c:	f7ff ff78 	bl	8002a70 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002b80:	bf00      	nop
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b8c:	e7fe      	b.n	8002b8c <NMI_Handler+0x4>

08002b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b92:	e7fe      	b.n	8002b92 <HardFault_Handler+0x4>

08002b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b98:	e7fe      	b.n	8002b98 <MemManage_Handler+0x4>

08002b9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b9e:	e7fe      	b.n	8002b9e <BusFault_Handler+0x4>

08002ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ba4:	e7fe      	b.n	8002ba4 <UsageFault_Handler+0x4>

08002ba6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002baa:	bf00      	nop
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bb8:	bf00      	nop
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bd4:	f000 f9e8 	bl	8002fa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bd8:	bf00      	nop
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002be0:	4802      	ldr	r0, [pc, #8]	; (8002bec <DMA1_Stream0_IRQHandler+0x10>)
 8002be2:	f001 fec5 	bl	8004970 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	240082b4 	.word	0x240082b4

08002bf0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002bf4:	4802      	ldr	r0, [pc, #8]	; (8002c00 <DMA1_Stream1_IRQHandler+0x10>)
 8002bf6:	f001 febb 	bl	8004970 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002bfa:	bf00      	nop
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	2400832c 	.word	0x2400832c

08002c04 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8002c08:	4802      	ldr	r0, [pc, #8]	; (8002c14 <DMA1_Stream2_IRQHandler+0x10>)
 8002c0a:	f001 feb1 	bl	8004970 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	24008494 	.word	0x24008494

08002c18 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8002c1c:	4802      	ldr	r0, [pc, #8]	; (8002c28 <DMA1_Stream3_IRQHandler+0x10>)
 8002c1e:	f001 fea7 	bl	8004970 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	2400850c 	.word	0x2400850c

08002c2c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002c30:	4802      	ldr	r0, [pc, #8]	; (8002c3c <DMA1_Stream4_IRQHandler+0x10>)
 8002c32:	f001 fe9d 	bl	8004970 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	240086f8 	.word	0x240086f8

08002c40 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002c44:	4802      	ldr	r0, [pc, #8]	; (8002c50 <SPI1_IRQHandler+0x10>)
 8002c46:	f008 fe5f 	bl	800b908 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	2400811c 	.word	0x2400811c

08002c54 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002c58:	4802      	ldr	r0, [pc, #8]	; (8002c64 <SPI2_IRQHandler+0x10>)
 8002c5a:	f008 fe55 	bl	800b908 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	240081a4 	.word	0x240081a4

08002c68 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002c6c:	4802      	ldr	r0, [pc, #8]	; (8002c78 <DMA1_Stream7_IRQHandler+0x10>)
 8002c6e:	f001 fe7f 	bl	8004970 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	240083a4 	.word	0x240083a4

08002c7c <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002c80:	4802      	ldr	r0, [pc, #8]	; (8002c8c <SDMMC1_IRQHandler+0x10>)
 8002c82:	f006 fee5 	bl	8009a50 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8002c86:	bf00      	nop
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	240080a0 	.word	0x240080a0

08002c90 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002c94:	4802      	ldr	r0, [pc, #8]	; (8002ca0 <UART4_IRQHandler+0x10>)
 8002c96:	f00b f82b 	bl	800dcf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	24008668 	.word	0x24008668

08002ca4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002ca8:	4802      	ldr	r0, [pc, #8]	; (8002cb4 <DMA2_Stream0_IRQHandler+0x10>)
 8002caa:	f001 fe61 	bl	8004970 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002cae:	bf00      	nop
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	2400841c 	.word	0x2400841c

08002cb8 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8002cbc:	4802      	ldr	r0, [pc, #8]	; (8002cc8 <SPI4_IRQHandler+0x10>)
 8002cbe:	f008 fe23 	bl	800b908 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8002cc2:	bf00      	nop
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	2400822c 	.word	0x2400822c

08002ccc <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002cd0:	4802      	ldr	r0, [pc, #8]	; (8002cdc <TIM16_IRQHandler+0x10>)
 8002cd2:	f009 fb31 	bl	800c338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	2400861c 	.word	0x2400861c

08002ce0 <EXTI9_5_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI9_5_IRQHandler(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002ce4:	2020      	movs	r0, #32
 8002ce6:	f003 fbb4 	bl	8006452 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002cea:	2040      	movs	r0, #64	; 0x40
 8002cec:	f003 fbb1 	bl	8006452 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002cf0:	2080      	movs	r0, #128	; 0x80
 8002cf2:	f003 fbae 	bl	8006452 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002cf6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002cfa:	f003 fbaa 	bl	8006452 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002cfe:	bf00      	nop
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002d06:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002d0a:	f003 fba2 	bl	8006452 <HAL_GPIO_EXTI_IRQHandler>

}
 8002d0e:	bf00      	nop
 8002d10:	bd80      	pop	{r7, pc}
	...

08002d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d1c:	4a14      	ldr	r2, [pc, #80]	; (8002d70 <_sbrk+0x5c>)
 8002d1e:	4b15      	ldr	r3, [pc, #84]	; (8002d74 <_sbrk+0x60>)
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d28:	4b13      	ldr	r3, [pc, #76]	; (8002d78 <_sbrk+0x64>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d102      	bne.n	8002d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d30:	4b11      	ldr	r3, [pc, #68]	; (8002d78 <_sbrk+0x64>)
 8002d32:	4a12      	ldr	r2, [pc, #72]	; (8002d7c <_sbrk+0x68>)
 8002d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d36:	4b10      	ldr	r3, [pc, #64]	; (8002d78 <_sbrk+0x64>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d207      	bcs.n	8002d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d44:	f00f f8d6 	bl	8011ef4 <__errno>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	220c      	movs	r2, #12
 8002d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d52:	e009      	b.n	8002d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d54:	4b08      	ldr	r3, [pc, #32]	; (8002d78 <_sbrk+0x64>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d5a:	4b07      	ldr	r3, [pc, #28]	; (8002d78 <_sbrk+0x64>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4413      	add	r3, r2
 8002d62:	4a05      	ldr	r2, [pc, #20]	; (8002d78 <_sbrk+0x64>)
 8002d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d66:	68fb      	ldr	r3, [r7, #12]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	24100000 	.word	0x24100000
 8002d74:	00000800 	.word	0x00000800
 8002d78:	240087e0 	.word	0x240087e0
 8002d7c:	24008a70 	.word	0x24008a70

08002d80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d84:	4b32      	ldr	r3, [pc, #200]	; (8002e50 <SystemInit+0xd0>)
 8002d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8a:	4a31      	ldr	r2, [pc, #196]	; (8002e50 <SystemInit+0xd0>)
 8002d8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002d94:	4b2f      	ldr	r3, [pc, #188]	; (8002e54 <SystemInit+0xd4>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 030f 	and.w	r3, r3, #15
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d807      	bhi.n	8002db0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002da0:	4b2c      	ldr	r3, [pc, #176]	; (8002e54 <SystemInit+0xd4>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f023 030f 	bic.w	r3, r3, #15
 8002da8:	4a2a      	ldr	r2, [pc, #168]	; (8002e54 <SystemInit+0xd4>)
 8002daa:	f043 0303 	orr.w	r3, r3, #3
 8002dae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002db0:	4b29      	ldr	r3, [pc, #164]	; (8002e58 <SystemInit+0xd8>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a28      	ldr	r2, [pc, #160]	; (8002e58 <SystemInit+0xd8>)
 8002db6:	f043 0301 	orr.w	r3, r3, #1
 8002dba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002dbc:	4b26      	ldr	r3, [pc, #152]	; (8002e58 <SystemInit+0xd8>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002dc2:	4b25      	ldr	r3, [pc, #148]	; (8002e58 <SystemInit+0xd8>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	4924      	ldr	r1, [pc, #144]	; (8002e58 <SystemInit+0xd8>)
 8002dc8:	4b24      	ldr	r3, [pc, #144]	; (8002e5c <SystemInit+0xdc>)
 8002dca:	4013      	ands	r3, r2
 8002dcc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002dce:	4b21      	ldr	r3, [pc, #132]	; (8002e54 <SystemInit+0xd4>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 030c 	and.w	r3, r3, #12
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d007      	beq.n	8002dea <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002dda:	4b1e      	ldr	r3, [pc, #120]	; (8002e54 <SystemInit+0xd4>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f023 030f 	bic.w	r3, r3, #15
 8002de2:	4a1c      	ldr	r2, [pc, #112]	; (8002e54 <SystemInit+0xd4>)
 8002de4:	f043 0303 	orr.w	r3, r3, #3
 8002de8:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8002dea:	4b1b      	ldr	r3, [pc, #108]	; (8002e58 <SystemInit+0xd8>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8002df0:	4b19      	ldr	r3, [pc, #100]	; (8002e58 <SystemInit+0xd8>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8002df6:	4b18      	ldr	r3, [pc, #96]	; (8002e58 <SystemInit+0xd8>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002dfc:	4b16      	ldr	r3, [pc, #88]	; (8002e58 <SystemInit+0xd8>)
 8002dfe:	4a18      	ldr	r2, [pc, #96]	; (8002e60 <SystemInit+0xe0>)
 8002e00:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002e02:	4b15      	ldr	r3, [pc, #84]	; (8002e58 <SystemInit+0xd8>)
 8002e04:	4a17      	ldr	r2, [pc, #92]	; (8002e64 <SystemInit+0xe4>)
 8002e06:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002e08:	4b13      	ldr	r3, [pc, #76]	; (8002e58 <SystemInit+0xd8>)
 8002e0a:	4a17      	ldr	r2, [pc, #92]	; (8002e68 <SystemInit+0xe8>)
 8002e0c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002e0e:	4b12      	ldr	r3, [pc, #72]	; (8002e58 <SystemInit+0xd8>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002e14:	4b10      	ldr	r3, [pc, #64]	; (8002e58 <SystemInit+0xd8>)
 8002e16:	4a14      	ldr	r2, [pc, #80]	; (8002e68 <SystemInit+0xe8>)
 8002e18:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002e1a:	4b0f      	ldr	r3, [pc, #60]	; (8002e58 <SystemInit+0xd8>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002e20:	4b0d      	ldr	r3, [pc, #52]	; (8002e58 <SystemInit+0xd8>)
 8002e22:	4a11      	ldr	r2, [pc, #68]	; (8002e68 <SystemInit+0xe8>)
 8002e24:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002e26:	4b0c      	ldr	r3, [pc, #48]	; (8002e58 <SystemInit+0xd8>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002e2c:	4b0a      	ldr	r3, [pc, #40]	; (8002e58 <SystemInit+0xd8>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a09      	ldr	r2, [pc, #36]	; (8002e58 <SystemInit+0xd8>)
 8002e32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e36:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002e38:	4b07      	ldr	r3, [pc, #28]	; (8002e58 <SystemInit+0xd8>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002e3e:	4b0b      	ldr	r3, [pc, #44]	; (8002e6c <SystemInit+0xec>)
 8002e40:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8002e44:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002e46:	bf00      	nop
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	e000ed00 	.word	0xe000ed00
 8002e54:	52002000 	.word	0x52002000
 8002e58:	58024400 	.word	0x58024400
 8002e5c:	eaf6ed7f 	.word	0xeaf6ed7f
 8002e60:	02020200 	.word	0x02020200
 8002e64:	01ff0000 	.word	0x01ff0000
 8002e68:	01010280 	.word	0x01010280
 8002e6c:	52004000 	.word	0x52004000

08002e70 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:   ldr   sp, =_estack      /* set stack pointer */
 8002e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ea8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e74:	f7ff ff84 	bl	8002d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e78:	480c      	ldr	r0, [pc, #48]	; (8002eac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e7a:	490d      	ldr	r1, [pc, #52]	; (8002eb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e7c:	4a0d      	ldr	r2, [pc, #52]	; (8002eb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e80:	e002      	b.n	8002e88 <LoopCopyDataInit>

08002e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e86:	3304      	adds	r3, #4

08002e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e8c:	d3f9      	bcc.n	8002e82 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e8e:	4a0a      	ldr	r2, [pc, #40]	; (8002eb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e90:	4c0a      	ldr	r4, [pc, #40]	; (8002ebc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e94:	e001      	b.n	8002e9a <LoopFillZerobss>

08002e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e98:	3204      	adds	r2, #4

08002e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e9c:	d3fb      	bcc.n	8002e96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e9e:	f00f f82f 	bl	8011f00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ea2:	f7fd fcf3 	bl	800088c <main>
  bx  lr
 8002ea6:	4770      	bx	lr
Reset_Handler:   ldr   sp, =_estack      /* set stack pointer */
 8002ea8:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8002eac:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002eb0:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8002eb4:	08012934 	.word	0x08012934
  ldr r2, =_sbss
 8002eb8:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 8002ebc:	24008a6c 	.word	0x24008a6c

08002ec0 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ec0:	e7fe      	b.n	8002ec0 <ADC_IRQHandler>
	...

08002ec4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002eca:	2003      	movs	r0, #3
 8002ecc:	f000 f9a4 	bl	8003218 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8002ed0:	f004 f8d0 	bl	8007074 <HAL_RCC_GetSysClockFreq>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	4b15      	ldr	r3, [pc, #84]	; (8002f2c <HAL_Init+0x68>)
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	0a1b      	lsrs	r3, r3, #8
 8002edc:	f003 030f 	and.w	r3, r3, #15
 8002ee0:	4913      	ldr	r1, [pc, #76]	; (8002f30 <HAL_Init+0x6c>)
 8002ee2:	5ccb      	ldrb	r3, [r1, r3]
 8002ee4:	f003 031f 	and.w	r3, r3, #31
 8002ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8002eec:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8002eee:	4b0f      	ldr	r3, [pc, #60]	; (8002f2c <HAL_Init+0x68>)
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	4a0e      	ldr	r2, [pc, #56]	; (8002f30 <HAL_Init+0x6c>)
 8002ef8:	5cd3      	ldrb	r3, [r2, r3]
 8002efa:	f003 031f 	and.w	r3, r3, #31
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	fa22 f303 	lsr.w	r3, r2, r3
 8002f04:	4a0b      	ldr	r2, [pc, #44]	; (8002f34 <HAL_Init+0x70>)
 8002f06:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f08:	4a0b      	ldr	r2, [pc, #44]	; (8002f38 <HAL_Init+0x74>)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f0e:	200e      	movs	r0, #14
 8002f10:	f000 f814 	bl	8002f3c <HAL_InitTick>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e002      	b.n	8002f24 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002f1e:	f7ff f8c5 	bl	80020ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	58024400 	.word	0x58024400
 8002f30:	0801289c 	.word	0x0801289c
 8002f34:	2400000c 	.word	0x2400000c
 8002f38:	24000008 	.word	0x24000008

08002f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002f44:	4b15      	ldr	r3, [pc, #84]	; (8002f9c <HAL_InitTick+0x60>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e021      	b.n	8002f94 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002f50:	4b13      	ldr	r3, [pc, #76]	; (8002fa0 <HAL_InitTick+0x64>)
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <HAL_InitTick+0x60>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	4619      	mov	r1, r3
 8002f5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f66:	4618      	mov	r0, r3
 8002f68:	f000 f997 	bl	800329a <HAL_SYSTICK_Config>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e00e      	b.n	8002f94 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2b0f      	cmp	r3, #15
 8002f7a:	d80a      	bhi.n	8002f92 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	6879      	ldr	r1, [r7, #4]
 8002f80:	f04f 30ff 	mov.w	r0, #4294967295
 8002f84:	f000 f953 	bl	800322e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f88:	4a06      	ldr	r2, [pc, #24]	; (8002fa4 <HAL_InitTick+0x68>)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	e000      	b.n	8002f94 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3708      	adds	r7, #8
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	24000014 	.word	0x24000014
 8002fa0:	24000008 	.word	0x24000008
 8002fa4:	24000010 	.word	0x24000010

08002fa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002fac:	4b06      	ldr	r3, [pc, #24]	; (8002fc8 <HAL_IncTick+0x20>)
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <HAL_IncTick+0x24>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	4a04      	ldr	r2, [pc, #16]	; (8002fcc <HAL_IncTick+0x24>)
 8002fba:	6013      	str	r3, [r2, #0]
}
 8002fbc:	bf00      	nop
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	24000014 	.word	0x24000014
 8002fcc:	240087e4 	.word	0x240087e4

08002fd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  return uwTick;
 8002fd4:	4b03      	ldr	r3, [pc, #12]	; (8002fe4 <HAL_GetTick+0x14>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	240087e4 	.word	0x240087e4

08002fe8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ff0:	f7ff ffee 	bl	8002fd0 <HAL_GetTick>
 8002ff4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003000:	d005      	beq.n	800300e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003002:	4b0a      	ldr	r3, [pc, #40]	; (800302c <HAL_Delay+0x44>)
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	461a      	mov	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4413      	add	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800300e:	bf00      	nop
 8003010:	f7ff ffde 	bl	8002fd0 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	429a      	cmp	r2, r3
 800301e:	d8f7      	bhi.n	8003010 <HAL_Delay+0x28>
  {
  }
}
 8003020:	bf00      	nop
 8003022:	bf00      	nop
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	24000014 	.word	0x24000014

08003030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003040:	4b0b      	ldr	r3, [pc, #44]	; (8003070 <__NVIC_SetPriorityGrouping+0x40>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003046:	68ba      	ldr	r2, [r7, #8]
 8003048:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800304c:	4013      	ands	r3, r2
 800304e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003058:	4b06      	ldr	r3, [pc, #24]	; (8003074 <__NVIC_SetPriorityGrouping+0x44>)
 800305a:	4313      	orrs	r3, r2
 800305c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800305e:	4a04      	ldr	r2, [pc, #16]	; (8003070 <__NVIC_SetPriorityGrouping+0x40>)
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	60d3      	str	r3, [r2, #12]
}
 8003064:	bf00      	nop
 8003066:	3714      	adds	r7, #20
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr
 8003070:	e000ed00 	.word	0xe000ed00
 8003074:	05fa0000 	.word	0x05fa0000

08003078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800307c:	4b04      	ldr	r3, [pc, #16]	; (8003090 <__NVIC_GetPriorityGrouping+0x18>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	0a1b      	lsrs	r3, r3, #8
 8003082:	f003 0307 	and.w	r3, r3, #7
}
 8003086:	4618      	mov	r0, r3
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	e000ed00 	.word	0xe000ed00

08003094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	4603      	mov	r3, r0
 800309c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800309e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	db0b      	blt.n	80030be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030a6:	88fb      	ldrh	r3, [r7, #6]
 80030a8:	f003 021f 	and.w	r2, r3, #31
 80030ac:	4907      	ldr	r1, [pc, #28]	; (80030cc <__NVIC_EnableIRQ+0x38>)
 80030ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	2001      	movs	r0, #1
 80030b6:	fa00 f202 	lsl.w	r2, r0, r2
 80030ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	e000e100 	.word	0xe000e100

080030d0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80030da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	db12      	blt.n	8003108 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030e2:	88fb      	ldrh	r3, [r7, #6]
 80030e4:	f003 021f 	and.w	r2, r3, #31
 80030e8:	490a      	ldr	r1, [pc, #40]	; (8003114 <__NVIC_DisableIRQ+0x44>)
 80030ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030ee:	095b      	lsrs	r3, r3, #5
 80030f0:	2001      	movs	r0, #1
 80030f2:	fa00 f202 	lsl.w	r2, r0, r2
 80030f6:	3320      	adds	r3, #32
 80030f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80030fc:	f3bf 8f4f 	dsb	sy
}
 8003100:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003102:	f3bf 8f6f 	isb	sy
}
 8003106:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr
 8003114:	e000e100 	.word	0xe000e100

08003118 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	4603      	mov	r3, r0
 8003120:	6039      	str	r1, [r7, #0]
 8003122:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003124:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003128:	2b00      	cmp	r3, #0
 800312a:	db0a      	blt.n	8003142 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	b2da      	uxtb	r2, r3
 8003130:	490c      	ldr	r1, [pc, #48]	; (8003164 <__NVIC_SetPriority+0x4c>)
 8003132:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003136:	0112      	lsls	r2, r2, #4
 8003138:	b2d2      	uxtb	r2, r2
 800313a:	440b      	add	r3, r1
 800313c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003140:	e00a      	b.n	8003158 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	b2da      	uxtb	r2, r3
 8003146:	4908      	ldr	r1, [pc, #32]	; (8003168 <__NVIC_SetPriority+0x50>)
 8003148:	88fb      	ldrh	r3, [r7, #6]
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	3b04      	subs	r3, #4
 8003150:	0112      	lsls	r2, r2, #4
 8003152:	b2d2      	uxtb	r2, r2
 8003154:	440b      	add	r3, r1
 8003156:	761a      	strb	r2, [r3, #24]
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr
 8003164:	e000e100 	.word	0xe000e100
 8003168:	e000ed00 	.word	0xe000ed00

0800316c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800316c:	b480      	push	{r7}
 800316e:	b089      	sub	sp, #36	; 0x24
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	f1c3 0307 	rsb	r3, r3, #7
 8003186:	2b04      	cmp	r3, #4
 8003188:	bf28      	it	cs
 800318a:	2304      	movcs	r3, #4
 800318c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	3304      	adds	r3, #4
 8003192:	2b06      	cmp	r3, #6
 8003194:	d902      	bls.n	800319c <NVIC_EncodePriority+0x30>
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	3b03      	subs	r3, #3
 800319a:	e000      	b.n	800319e <NVIC_EncodePriority+0x32>
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031a0:	f04f 32ff 	mov.w	r2, #4294967295
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43da      	mvns	r2, r3
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	401a      	ands	r2, r3
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031b4:	f04f 31ff 	mov.w	r1, #4294967295
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	fa01 f303 	lsl.w	r3, r1, r3
 80031be:	43d9      	mvns	r1, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c4:	4313      	orrs	r3, r2
         );
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3724      	adds	r7, #36	; 0x24
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
	...

080031d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3b01      	subs	r3, #1
 80031e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031e4:	d301      	bcc.n	80031ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031e6:	2301      	movs	r3, #1
 80031e8:	e00f      	b.n	800320a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031ea:	4a0a      	ldr	r2, [pc, #40]	; (8003214 <SysTick_Config+0x40>)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	3b01      	subs	r3, #1
 80031f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031f2:	210f      	movs	r1, #15
 80031f4:	f04f 30ff 	mov.w	r0, #4294967295
 80031f8:	f7ff ff8e 	bl	8003118 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031fc:	4b05      	ldr	r3, [pc, #20]	; (8003214 <SysTick_Config+0x40>)
 80031fe:	2200      	movs	r2, #0
 8003200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003202:	4b04      	ldr	r3, [pc, #16]	; (8003214 <SysTick_Config+0x40>)
 8003204:	2207      	movs	r2, #7
 8003206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	e000e010 	.word	0xe000e010

08003218 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f7ff ff05 	bl	8003030 <__NVIC_SetPriorityGrouping>
}
 8003226:	bf00      	nop
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b086      	sub	sp, #24
 8003232:	af00      	add	r7, sp, #0
 8003234:	4603      	mov	r3, r0
 8003236:	60b9      	str	r1, [r7, #8]
 8003238:	607a      	str	r2, [r7, #4]
 800323a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800323c:	f7ff ff1c 	bl	8003078 <__NVIC_GetPriorityGrouping>
 8003240:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	68b9      	ldr	r1, [r7, #8]
 8003246:	6978      	ldr	r0, [r7, #20]
 8003248:	f7ff ff90 	bl	800316c <NVIC_EncodePriority>
 800324c:	4602      	mov	r2, r0
 800324e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003252:	4611      	mov	r1, r2
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff ff5f 	bl	8003118 <__NVIC_SetPriority>
}
 800325a:	bf00      	nop
 800325c:	3718      	adds	r7, #24
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b082      	sub	sp, #8
 8003266:	af00      	add	r7, sp, #0
 8003268:	4603      	mov	r3, r0
 800326a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800326c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff ff0f 	bl	8003094 <__NVIC_EnableIRQ>
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	4603      	mov	r3, r0
 8003286:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003288:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800328c:	4618      	mov	r0, r3
 800328e:	f7ff ff1f 	bl	80030d0 <__NVIC_DisableIRQ>
}
 8003292:	bf00      	nop
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b082      	sub	sp, #8
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f7ff ff96 	bl	80031d4 <SysTick_Config>
 80032a8:	4603      	mov	r3, r0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3708      	adds	r7, #8
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
	...

080032b4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80032bc:	f7ff fe88 	bl	8002fd0 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e37f      	b.n	80039cc <HAL_DMA_Init+0x718>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a66      	ldr	r2, [pc, #408]	; (800346c <HAL_DMA_Init+0x1b8>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d04a      	beq.n	800336c <HAL_DMA_Init+0xb8>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a65      	ldr	r2, [pc, #404]	; (8003470 <HAL_DMA_Init+0x1bc>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d045      	beq.n	800336c <HAL_DMA_Init+0xb8>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a63      	ldr	r2, [pc, #396]	; (8003474 <HAL_DMA_Init+0x1c0>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d040      	beq.n	800336c <HAL_DMA_Init+0xb8>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a62      	ldr	r2, [pc, #392]	; (8003478 <HAL_DMA_Init+0x1c4>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d03b      	beq.n	800336c <HAL_DMA_Init+0xb8>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a60      	ldr	r2, [pc, #384]	; (800347c <HAL_DMA_Init+0x1c8>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d036      	beq.n	800336c <HAL_DMA_Init+0xb8>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a5f      	ldr	r2, [pc, #380]	; (8003480 <HAL_DMA_Init+0x1cc>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d031      	beq.n	800336c <HAL_DMA_Init+0xb8>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a5d      	ldr	r2, [pc, #372]	; (8003484 <HAL_DMA_Init+0x1d0>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d02c      	beq.n	800336c <HAL_DMA_Init+0xb8>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a5c      	ldr	r2, [pc, #368]	; (8003488 <HAL_DMA_Init+0x1d4>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d027      	beq.n	800336c <HAL_DMA_Init+0xb8>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a5a      	ldr	r2, [pc, #360]	; (800348c <HAL_DMA_Init+0x1d8>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d022      	beq.n	800336c <HAL_DMA_Init+0xb8>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a59      	ldr	r2, [pc, #356]	; (8003490 <HAL_DMA_Init+0x1dc>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d01d      	beq.n	800336c <HAL_DMA_Init+0xb8>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a57      	ldr	r2, [pc, #348]	; (8003494 <HAL_DMA_Init+0x1e0>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d018      	beq.n	800336c <HAL_DMA_Init+0xb8>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a56      	ldr	r2, [pc, #344]	; (8003498 <HAL_DMA_Init+0x1e4>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d013      	beq.n	800336c <HAL_DMA_Init+0xb8>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a54      	ldr	r2, [pc, #336]	; (800349c <HAL_DMA_Init+0x1e8>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d00e      	beq.n	800336c <HAL_DMA_Init+0xb8>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a53      	ldr	r2, [pc, #332]	; (80034a0 <HAL_DMA_Init+0x1ec>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d009      	beq.n	800336c <HAL_DMA_Init+0xb8>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a51      	ldr	r2, [pc, #324]	; (80034a4 <HAL_DMA_Init+0x1f0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d004      	beq.n	800336c <HAL_DMA_Init+0xb8>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a50      	ldr	r2, [pc, #320]	; (80034a8 <HAL_DMA_Init+0x1f4>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d101      	bne.n	8003370 <HAL_DMA_Init+0xbc>
 800336c:	2301      	movs	r3, #1
 800336e:	e000      	b.n	8003372 <HAL_DMA_Init+0xbe>
 8003370:	2300      	movs	r3, #0
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 813c 	beq.w	80035f0 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2202      	movs	r2, #2
 800337c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a37      	ldr	r2, [pc, #220]	; (800346c <HAL_DMA_Init+0x1b8>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d04a      	beq.n	8003428 <HAL_DMA_Init+0x174>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a36      	ldr	r2, [pc, #216]	; (8003470 <HAL_DMA_Init+0x1bc>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d045      	beq.n	8003428 <HAL_DMA_Init+0x174>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a34      	ldr	r2, [pc, #208]	; (8003474 <HAL_DMA_Init+0x1c0>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d040      	beq.n	8003428 <HAL_DMA_Init+0x174>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a33      	ldr	r2, [pc, #204]	; (8003478 <HAL_DMA_Init+0x1c4>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d03b      	beq.n	8003428 <HAL_DMA_Init+0x174>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a31      	ldr	r2, [pc, #196]	; (800347c <HAL_DMA_Init+0x1c8>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d036      	beq.n	8003428 <HAL_DMA_Init+0x174>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a30      	ldr	r2, [pc, #192]	; (8003480 <HAL_DMA_Init+0x1cc>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d031      	beq.n	8003428 <HAL_DMA_Init+0x174>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a2e      	ldr	r2, [pc, #184]	; (8003484 <HAL_DMA_Init+0x1d0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d02c      	beq.n	8003428 <HAL_DMA_Init+0x174>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a2d      	ldr	r2, [pc, #180]	; (8003488 <HAL_DMA_Init+0x1d4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d027      	beq.n	8003428 <HAL_DMA_Init+0x174>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a2b      	ldr	r2, [pc, #172]	; (800348c <HAL_DMA_Init+0x1d8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d022      	beq.n	8003428 <HAL_DMA_Init+0x174>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a2a      	ldr	r2, [pc, #168]	; (8003490 <HAL_DMA_Init+0x1dc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d01d      	beq.n	8003428 <HAL_DMA_Init+0x174>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a28      	ldr	r2, [pc, #160]	; (8003494 <HAL_DMA_Init+0x1e0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d018      	beq.n	8003428 <HAL_DMA_Init+0x174>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a27      	ldr	r2, [pc, #156]	; (8003498 <HAL_DMA_Init+0x1e4>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d013      	beq.n	8003428 <HAL_DMA_Init+0x174>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a25      	ldr	r2, [pc, #148]	; (800349c <HAL_DMA_Init+0x1e8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d00e      	beq.n	8003428 <HAL_DMA_Init+0x174>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a24      	ldr	r2, [pc, #144]	; (80034a0 <HAL_DMA_Init+0x1ec>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d009      	beq.n	8003428 <HAL_DMA_Init+0x174>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a22      	ldr	r2, [pc, #136]	; (80034a4 <HAL_DMA_Init+0x1f0>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d004      	beq.n	8003428 <HAL_DMA_Init+0x174>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a21      	ldr	r2, [pc, #132]	; (80034a8 <HAL_DMA_Init+0x1f4>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d108      	bne.n	800343a <HAL_DMA_Init+0x186>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	e007      	b.n	800344a <HAL_DMA_Init+0x196>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f022 0201 	bic.w	r2, r2, #1
 8003448:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800344a:	e02f      	b.n	80034ac <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800344c:	f7ff fdc0 	bl	8002fd0 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b05      	cmp	r3, #5
 8003458:	d928      	bls.n	80034ac <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2220      	movs	r2, #32
 800345e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2203      	movs	r2, #3
 8003464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e2af      	b.n	80039cc <HAL_DMA_Init+0x718>
 800346c:	40020010 	.word	0x40020010
 8003470:	40020028 	.word	0x40020028
 8003474:	40020040 	.word	0x40020040
 8003478:	40020058 	.word	0x40020058
 800347c:	40020070 	.word	0x40020070
 8003480:	40020088 	.word	0x40020088
 8003484:	400200a0 	.word	0x400200a0
 8003488:	400200b8 	.word	0x400200b8
 800348c:	40020410 	.word	0x40020410
 8003490:	40020428 	.word	0x40020428
 8003494:	40020440 	.word	0x40020440
 8003498:	40020458 	.word	0x40020458
 800349c:	40020470 	.word	0x40020470
 80034a0:	40020488 	.word	0x40020488
 80034a4:	400204a0 	.word	0x400204a0
 80034a8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1c8      	bne.n	800344c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4b73      	ldr	r3, [pc, #460]	; (8003694 <HAL_DMA_Init+0x3e0>)
 80034c6:	4013      	ands	r3, r2
 80034c8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80034d2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	691b      	ldr	r3, [r3, #16]
 80034d8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034de:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ea:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a1b      	ldr	r3, [r3, #32]
 80034f0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d107      	bne.n	8003510 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003508:	4313      	orrs	r3, r2
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	4313      	orrs	r3, r2
 800350e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	2b28      	cmp	r3, #40	; 0x28
 8003516:	d903      	bls.n	8003520 <HAL_DMA_Init+0x26c>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	2b2e      	cmp	r3, #46	; 0x2e
 800351e:	d91f      	bls.n	8003560 <HAL_DMA_Init+0x2ac>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b3e      	cmp	r3, #62	; 0x3e
 8003526:	d903      	bls.n	8003530 <HAL_DMA_Init+0x27c>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	2b42      	cmp	r3, #66	; 0x42
 800352e:	d917      	bls.n	8003560 <HAL_DMA_Init+0x2ac>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	2b46      	cmp	r3, #70	; 0x46
 8003536:	d903      	bls.n	8003540 <HAL_DMA_Init+0x28c>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b48      	cmp	r3, #72	; 0x48
 800353e:	d90f      	bls.n	8003560 <HAL_DMA_Init+0x2ac>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b4e      	cmp	r3, #78	; 0x4e
 8003546:	d903      	bls.n	8003550 <HAL_DMA_Init+0x29c>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	2b52      	cmp	r3, #82	; 0x52
 800354e:	d907      	bls.n	8003560 <HAL_DMA_Init+0x2ac>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	2b73      	cmp	r3, #115	; 0x73
 8003556:	d905      	bls.n	8003564 <HAL_DMA_Init+0x2b0>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	2b77      	cmp	r3, #119	; 0x77
 800355e:	d801      	bhi.n	8003564 <HAL_DMA_Init+0x2b0>
 8003560:	2301      	movs	r3, #1
 8003562:	e000      	b.n	8003566 <HAL_DMA_Init+0x2b2>
 8003564:	2300      	movs	r3, #0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003570:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f023 0307 	bic.w	r3, r3, #7
 8003588:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	2b04      	cmp	r3, #4
 800359a:	d117      	bne.n	80035cc <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00e      	beq.n	80035cc <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f002 fbe2 	bl	8005d78 <DMA_CheckFifoParam>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d008      	beq.n	80035cc <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2240      	movs	r2, #64	; 0x40
 80035be:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e1ff      	b.n	80039cc <HAL_DMA_Init+0x718>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f002 fb1d 	bl	8005c14 <DMA_CalcBaseAndBitshift>
 80035da:	4603      	mov	r3, r0
 80035dc:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e2:	f003 031f 	and.w	r3, r3, #31
 80035e6:	223f      	movs	r2, #63	; 0x3f
 80035e8:	409a      	lsls	r2, r3
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	609a      	str	r2, [r3, #8]
 80035ee:	e0fe      	b.n	80037ee <HAL_DMA_Init+0x53a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a28      	ldr	r2, [pc, #160]	; (8003698 <HAL_DMA_Init+0x3e4>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d04a      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a27      	ldr	r2, [pc, #156]	; (800369c <HAL_DMA_Init+0x3e8>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d045      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a25      	ldr	r2, [pc, #148]	; (80036a0 <HAL_DMA_Init+0x3ec>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d040      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a24      	ldr	r2, [pc, #144]	; (80036a4 <HAL_DMA_Init+0x3f0>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d03b      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a22      	ldr	r2, [pc, #136]	; (80036a8 <HAL_DMA_Init+0x3f4>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d036      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a21      	ldr	r2, [pc, #132]	; (80036ac <HAL_DMA_Init+0x3f8>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d031      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1f      	ldr	r2, [pc, #124]	; (80036b0 <HAL_DMA_Init+0x3fc>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d02c      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a1e      	ldr	r2, [pc, #120]	; (80036b4 <HAL_DMA_Init+0x400>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d027      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a1c      	ldr	r2, [pc, #112]	; (80036b8 <HAL_DMA_Init+0x404>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d022      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a1b      	ldr	r2, [pc, #108]	; (80036bc <HAL_DMA_Init+0x408>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d01d      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a19      	ldr	r2, [pc, #100]	; (80036c0 <HAL_DMA_Init+0x40c>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d018      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a18      	ldr	r2, [pc, #96]	; (80036c4 <HAL_DMA_Init+0x410>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d013      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a16      	ldr	r2, [pc, #88]	; (80036c8 <HAL_DMA_Init+0x414>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d00e      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a15      	ldr	r2, [pc, #84]	; (80036cc <HAL_DMA_Init+0x418>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d009      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a13      	ldr	r2, [pc, #76]	; (80036d0 <HAL_DMA_Init+0x41c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d004      	beq.n	8003690 <HAL_DMA_Init+0x3dc>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a12      	ldr	r2, [pc, #72]	; (80036d4 <HAL_DMA_Init+0x420>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d123      	bne.n	80036d8 <HAL_DMA_Init+0x424>
 8003690:	2301      	movs	r3, #1
 8003692:	e022      	b.n	80036da <HAL_DMA_Init+0x426>
 8003694:	fe10803f 	.word	0xfe10803f
 8003698:	48022c08 	.word	0x48022c08
 800369c:	48022c1c 	.word	0x48022c1c
 80036a0:	48022c30 	.word	0x48022c30
 80036a4:	48022c44 	.word	0x48022c44
 80036a8:	48022c58 	.word	0x48022c58
 80036ac:	48022c6c 	.word	0x48022c6c
 80036b0:	48022c80 	.word	0x48022c80
 80036b4:	48022c94 	.word	0x48022c94
 80036b8:	58025408 	.word	0x58025408
 80036bc:	5802541c 	.word	0x5802541c
 80036c0:	58025430 	.word	0x58025430
 80036c4:	58025444 	.word	0x58025444
 80036c8:	58025458 	.word	0x58025458
 80036cc:	5802546c 	.word	0x5802546c
 80036d0:	58025480 	.word	0x58025480
 80036d4:	58025494 	.word	0x58025494
 80036d8:	2300      	movs	r3, #0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d07e      	beq.n	80037dc <HAL_DMA_Init+0x528>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a80      	ldr	r2, [pc, #512]	; (80038e4 <HAL_DMA_Init+0x630>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d021      	beq.n	800372c <HAL_DMA_Init+0x478>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a7e      	ldr	r2, [pc, #504]	; (80038e8 <HAL_DMA_Init+0x634>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d01c      	beq.n	800372c <HAL_DMA_Init+0x478>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a7d      	ldr	r2, [pc, #500]	; (80038ec <HAL_DMA_Init+0x638>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d017      	beq.n	800372c <HAL_DMA_Init+0x478>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a7b      	ldr	r2, [pc, #492]	; (80038f0 <HAL_DMA_Init+0x63c>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d012      	beq.n	800372c <HAL_DMA_Init+0x478>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a7a      	ldr	r2, [pc, #488]	; (80038f4 <HAL_DMA_Init+0x640>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d00d      	beq.n	800372c <HAL_DMA_Init+0x478>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a78      	ldr	r2, [pc, #480]	; (80038f8 <HAL_DMA_Init+0x644>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d008      	beq.n	800372c <HAL_DMA_Init+0x478>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a77      	ldr	r2, [pc, #476]	; (80038fc <HAL_DMA_Init+0x648>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d003      	beq.n	800372c <HAL_DMA_Init+0x478>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a75      	ldr	r2, [pc, #468]	; (8003900 <HAL_DMA_Init+0x64c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2202      	movs	r2, #2
 8003732:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	4b6e      	ldr	r3, [pc, #440]	; (8003904 <HAL_DMA_Init+0x650>)
 800374a:	4013      	ands	r3, r2
 800374c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b40      	cmp	r3, #64	; 0x40
 8003754:	d008      	beq.n	8003768 <HAL_DMA_Init+0x4b4>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	2b80      	cmp	r3, #128	; 0x80
 800375c:	d102      	bne.n	8003764 <HAL_DMA_Init+0x4b0>
 800375e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003762:	e002      	b.n	800376a <HAL_DMA_Init+0x4b6>
 8003764:	2300      	movs	r3, #0
 8003766:	e000      	b.n	800376a <HAL_DMA_Init+0x4b6>
 8003768:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	68d2      	ldr	r2, [r2, #12]
 800376e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003770:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003778:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003780:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003788:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	69db      	ldr	r3, [r3, #28]
 800378e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003790:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003798:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	4313      	orrs	r3, r2
 800379e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	697a      	ldr	r2, [r7, #20]
 80037a6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	461a      	mov	r2, r3
 80037ae:	4b56      	ldr	r3, [pc, #344]	; (8003908 <HAL_DMA_Init+0x654>)
 80037b0:	4413      	add	r3, r2
 80037b2:	4a56      	ldr	r2, [pc, #344]	; (800390c <HAL_DMA_Init+0x658>)
 80037b4:	fba2 2303 	umull	r2, r3, r2, r3
 80037b8:	091b      	lsrs	r3, r3, #4
 80037ba:	009a      	lsls	r2, r3, #2
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f002 fa27 	bl	8005c14 <DMA_CalcBaseAndBitshift>
 80037c6:	4603      	mov	r3, r0
 80037c8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ce:	f003 031f 	and.w	r3, r3, #31
 80037d2:	2201      	movs	r2, #1
 80037d4:	409a      	lsls	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	605a      	str	r2, [r3, #4]
 80037da:	e008      	b.n	80037ee <HAL_DMA_Init+0x53a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2240      	movs	r2, #64	; 0x40
 80037e0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2203      	movs	r2, #3
 80037e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e0ee      	b.n	80039cc <HAL_DMA_Init+0x718>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a47      	ldr	r2, [pc, #284]	; (8003910 <HAL_DMA_Init+0x65c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d072      	beq.n	80038de <HAL_DMA_Init+0x62a>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a45      	ldr	r2, [pc, #276]	; (8003914 <HAL_DMA_Init+0x660>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d06d      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a44      	ldr	r2, [pc, #272]	; (8003918 <HAL_DMA_Init+0x664>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d068      	beq.n	80038de <HAL_DMA_Init+0x62a>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a42      	ldr	r2, [pc, #264]	; (800391c <HAL_DMA_Init+0x668>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d063      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a41      	ldr	r2, [pc, #260]	; (8003920 <HAL_DMA_Init+0x66c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d05e      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a3f      	ldr	r2, [pc, #252]	; (8003924 <HAL_DMA_Init+0x670>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d059      	beq.n	80038de <HAL_DMA_Init+0x62a>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a3e      	ldr	r2, [pc, #248]	; (8003928 <HAL_DMA_Init+0x674>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d054      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a3c      	ldr	r2, [pc, #240]	; (800392c <HAL_DMA_Init+0x678>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d04f      	beq.n	80038de <HAL_DMA_Init+0x62a>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a3b      	ldr	r2, [pc, #236]	; (8003930 <HAL_DMA_Init+0x67c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d04a      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a39      	ldr	r2, [pc, #228]	; (8003934 <HAL_DMA_Init+0x680>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d045      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a38      	ldr	r2, [pc, #224]	; (8003938 <HAL_DMA_Init+0x684>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d040      	beq.n	80038de <HAL_DMA_Init+0x62a>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a36      	ldr	r2, [pc, #216]	; (800393c <HAL_DMA_Init+0x688>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d03b      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a35      	ldr	r2, [pc, #212]	; (8003940 <HAL_DMA_Init+0x68c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d036      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a33      	ldr	r2, [pc, #204]	; (8003944 <HAL_DMA_Init+0x690>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d031      	beq.n	80038de <HAL_DMA_Init+0x62a>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a32      	ldr	r2, [pc, #200]	; (8003948 <HAL_DMA_Init+0x694>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d02c      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a30      	ldr	r2, [pc, #192]	; (800394c <HAL_DMA_Init+0x698>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d027      	beq.n	80038de <HAL_DMA_Init+0x62a>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a14      	ldr	r2, [pc, #80]	; (80038e4 <HAL_DMA_Init+0x630>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d022      	beq.n	80038de <HAL_DMA_Init+0x62a>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a12      	ldr	r2, [pc, #72]	; (80038e8 <HAL_DMA_Init+0x634>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d01d      	beq.n	80038de <HAL_DMA_Init+0x62a>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a11      	ldr	r2, [pc, #68]	; (80038ec <HAL_DMA_Init+0x638>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d018      	beq.n	80038de <HAL_DMA_Init+0x62a>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a0f      	ldr	r2, [pc, #60]	; (80038f0 <HAL_DMA_Init+0x63c>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d013      	beq.n	80038de <HAL_DMA_Init+0x62a>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a0e      	ldr	r2, [pc, #56]	; (80038f4 <HAL_DMA_Init+0x640>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d00e      	beq.n	80038de <HAL_DMA_Init+0x62a>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a0c      	ldr	r2, [pc, #48]	; (80038f8 <HAL_DMA_Init+0x644>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d009      	beq.n	80038de <HAL_DMA_Init+0x62a>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a0b      	ldr	r2, [pc, #44]	; (80038fc <HAL_DMA_Init+0x648>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d004      	beq.n	80038de <HAL_DMA_Init+0x62a>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a09      	ldr	r2, [pc, #36]	; (8003900 <HAL_DMA_Init+0x64c>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d138      	bne.n	8003950 <HAL_DMA_Init+0x69c>
 80038de:	2301      	movs	r3, #1
 80038e0:	e037      	b.n	8003952 <HAL_DMA_Init+0x69e>
 80038e2:	bf00      	nop
 80038e4:	58025408 	.word	0x58025408
 80038e8:	5802541c 	.word	0x5802541c
 80038ec:	58025430 	.word	0x58025430
 80038f0:	58025444 	.word	0x58025444
 80038f4:	58025458 	.word	0x58025458
 80038f8:	5802546c 	.word	0x5802546c
 80038fc:	58025480 	.word	0x58025480
 8003900:	58025494 	.word	0x58025494
 8003904:	fffe000f 	.word	0xfffe000f
 8003908:	a7fdabf8 	.word	0xa7fdabf8
 800390c:	cccccccd 	.word	0xcccccccd
 8003910:	40020010 	.word	0x40020010
 8003914:	40020028 	.word	0x40020028
 8003918:	40020040 	.word	0x40020040
 800391c:	40020058 	.word	0x40020058
 8003920:	40020070 	.word	0x40020070
 8003924:	40020088 	.word	0x40020088
 8003928:	400200a0 	.word	0x400200a0
 800392c:	400200b8 	.word	0x400200b8
 8003930:	40020410 	.word	0x40020410
 8003934:	40020428 	.word	0x40020428
 8003938:	40020440 	.word	0x40020440
 800393c:	40020458 	.word	0x40020458
 8003940:	40020470 	.word	0x40020470
 8003944:	40020488 	.word	0x40020488
 8003948:	400204a0 	.word	0x400204a0
 800394c:	400204b8 	.word	0x400204b8
 8003950:	2300      	movs	r3, #0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d032      	beq.n	80039bc <HAL_DMA_Init+0x708>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f002 fa8a 	bl	8005e70 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	2b80      	cmp	r3, #128	; 0x80
 8003962:	d102      	bne.n	800396a <HAL_DMA_Init+0x6b6>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800397e:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d010      	beq.n	80039aa <HAL_DMA_Init+0x6f6>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	2b08      	cmp	r3, #8
 800398e:	d80c      	bhi.n	80039aa <HAL_DMA_Init+0x6f6>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f002 fb07 	bl	8005fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800399a:	2200      	movs	r2, #0
 800399c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80039a6:	605a      	str	r2, [r3, #4]
 80039a8:	e008      	b.n	80039bc <HAL_DMA_Init+0x708>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2201      	movs	r2, #1
 80039c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3718      	adds	r7, #24
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
 80039e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039e2:	2300      	movs	r3, #0
 80039e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e226      	b.n	8003e3e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d101      	bne.n	80039fe <HAL_DMA_Start_IT+0x2a>
 80039fa:	2302      	movs	r3, #2
 80039fc:	e21f      	b.n	8003e3e <HAL_DMA_Start_IT+0x46a>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	f040 820a 	bne.w	8003e28 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a68      	ldr	r2, [pc, #416]	; (8003bc8 <HAL_DMA_Start_IT+0x1f4>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d04a      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a66      	ldr	r2, [pc, #408]	; (8003bcc <HAL_DMA_Start_IT+0x1f8>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d045      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a65      	ldr	r2, [pc, #404]	; (8003bd0 <HAL_DMA_Start_IT+0x1fc>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d040      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a63      	ldr	r2, [pc, #396]	; (8003bd4 <HAL_DMA_Start_IT+0x200>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d03b      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a62      	ldr	r2, [pc, #392]	; (8003bd8 <HAL_DMA_Start_IT+0x204>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d036      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a60      	ldr	r2, [pc, #384]	; (8003bdc <HAL_DMA_Start_IT+0x208>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d031      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a5f      	ldr	r2, [pc, #380]	; (8003be0 <HAL_DMA_Start_IT+0x20c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d02c      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a5d      	ldr	r2, [pc, #372]	; (8003be4 <HAL_DMA_Start_IT+0x210>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d027      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a5c      	ldr	r2, [pc, #368]	; (8003be8 <HAL_DMA_Start_IT+0x214>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d022      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a5a      	ldr	r2, [pc, #360]	; (8003bec <HAL_DMA_Start_IT+0x218>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d01d      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a59      	ldr	r2, [pc, #356]	; (8003bf0 <HAL_DMA_Start_IT+0x21c>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d018      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a57      	ldr	r2, [pc, #348]	; (8003bf4 <HAL_DMA_Start_IT+0x220>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d013      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a56      	ldr	r2, [pc, #344]	; (8003bf8 <HAL_DMA_Start_IT+0x224>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d00e      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a54      	ldr	r2, [pc, #336]	; (8003bfc <HAL_DMA_Start_IT+0x228>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d009      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a53      	ldr	r2, [pc, #332]	; (8003c00 <HAL_DMA_Start_IT+0x22c>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d004      	beq.n	8003ac2 <HAL_DMA_Start_IT+0xee>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a51      	ldr	r2, [pc, #324]	; (8003c04 <HAL_DMA_Start_IT+0x230>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d108      	bne.n	8003ad4 <HAL_DMA_Start_IT+0x100>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0201 	bic.w	r2, r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	e007      	b.n	8003ae4 <HAL_DMA_Start_IT+0x110>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0201 	bic.w	r2, r2, #1
 8003ae2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	68b9      	ldr	r1, [r7, #8]
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f001 feae 	bl	800584c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a34      	ldr	r2, [pc, #208]	; (8003bc8 <HAL_DMA_Start_IT+0x1f4>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d04a      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a33      	ldr	r2, [pc, #204]	; (8003bcc <HAL_DMA_Start_IT+0x1f8>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d045      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a31      	ldr	r2, [pc, #196]	; (8003bd0 <HAL_DMA_Start_IT+0x1fc>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d040      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a30      	ldr	r2, [pc, #192]	; (8003bd4 <HAL_DMA_Start_IT+0x200>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d03b      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a2e      	ldr	r2, [pc, #184]	; (8003bd8 <HAL_DMA_Start_IT+0x204>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d036      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a2d      	ldr	r2, [pc, #180]	; (8003bdc <HAL_DMA_Start_IT+0x208>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d031      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a2b      	ldr	r2, [pc, #172]	; (8003be0 <HAL_DMA_Start_IT+0x20c>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d02c      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a2a      	ldr	r2, [pc, #168]	; (8003be4 <HAL_DMA_Start_IT+0x210>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d027      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a28      	ldr	r2, [pc, #160]	; (8003be8 <HAL_DMA_Start_IT+0x214>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d022      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a27      	ldr	r2, [pc, #156]	; (8003bec <HAL_DMA_Start_IT+0x218>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d01d      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a25      	ldr	r2, [pc, #148]	; (8003bf0 <HAL_DMA_Start_IT+0x21c>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d018      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a24      	ldr	r2, [pc, #144]	; (8003bf4 <HAL_DMA_Start_IT+0x220>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d013      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a22      	ldr	r2, [pc, #136]	; (8003bf8 <HAL_DMA_Start_IT+0x224>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d00e      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a21      	ldr	r2, [pc, #132]	; (8003bfc <HAL_DMA_Start_IT+0x228>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d009      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a1f      	ldr	r2, [pc, #124]	; (8003c00 <HAL_DMA_Start_IT+0x22c>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d004      	beq.n	8003b90 <HAL_DMA_Start_IT+0x1bc>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a1e      	ldr	r2, [pc, #120]	; (8003c04 <HAL_DMA_Start_IT+0x230>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d101      	bne.n	8003b94 <HAL_DMA_Start_IT+0x1c0>
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <HAL_DMA_Start_IT+0x1c2>
 8003b94:	2300      	movs	r3, #0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d036      	beq.n	8003c08 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f023 021e 	bic.w	r2, r3, #30
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f042 0216 	orr.w	r2, r2, #22
 8003bac:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d03e      	beq.n	8003c34 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f042 0208 	orr.w	r2, r2, #8
 8003bc4:	601a      	str	r2, [r3, #0]
 8003bc6:	e035      	b.n	8003c34 <HAL_DMA_Start_IT+0x260>
 8003bc8:	40020010 	.word	0x40020010
 8003bcc:	40020028 	.word	0x40020028
 8003bd0:	40020040 	.word	0x40020040
 8003bd4:	40020058 	.word	0x40020058
 8003bd8:	40020070 	.word	0x40020070
 8003bdc:	40020088 	.word	0x40020088
 8003be0:	400200a0 	.word	0x400200a0
 8003be4:	400200b8 	.word	0x400200b8
 8003be8:	40020410 	.word	0x40020410
 8003bec:	40020428 	.word	0x40020428
 8003bf0:	40020440 	.word	0x40020440
 8003bf4:	40020458 	.word	0x40020458
 8003bf8:	40020470 	.word	0x40020470
 8003bfc:	40020488 	.word	0x40020488
 8003c00:	400204a0 	.word	0x400204a0
 8003c04:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f023 020e 	bic.w	r2, r3, #14
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f042 020a 	orr.w	r2, r2, #10
 8003c1a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d007      	beq.n	8003c34 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f042 0204 	orr.w	r2, r2, #4
 8003c32:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a83      	ldr	r2, [pc, #524]	; (8003e48 <HAL_DMA_Start_IT+0x474>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d072      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a82      	ldr	r2, [pc, #520]	; (8003e4c <HAL_DMA_Start_IT+0x478>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d06d      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a80      	ldr	r2, [pc, #512]	; (8003e50 <HAL_DMA_Start_IT+0x47c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d068      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a7f      	ldr	r2, [pc, #508]	; (8003e54 <HAL_DMA_Start_IT+0x480>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d063      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a7d      	ldr	r2, [pc, #500]	; (8003e58 <HAL_DMA_Start_IT+0x484>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d05e      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a7c      	ldr	r2, [pc, #496]	; (8003e5c <HAL_DMA_Start_IT+0x488>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d059      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a7a      	ldr	r2, [pc, #488]	; (8003e60 <HAL_DMA_Start_IT+0x48c>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d054      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a79      	ldr	r2, [pc, #484]	; (8003e64 <HAL_DMA_Start_IT+0x490>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d04f      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a77      	ldr	r2, [pc, #476]	; (8003e68 <HAL_DMA_Start_IT+0x494>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d04a      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a76      	ldr	r2, [pc, #472]	; (8003e6c <HAL_DMA_Start_IT+0x498>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d045      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a74      	ldr	r2, [pc, #464]	; (8003e70 <HAL_DMA_Start_IT+0x49c>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d040      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a73      	ldr	r2, [pc, #460]	; (8003e74 <HAL_DMA_Start_IT+0x4a0>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d03b      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a71      	ldr	r2, [pc, #452]	; (8003e78 <HAL_DMA_Start_IT+0x4a4>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d036      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a70      	ldr	r2, [pc, #448]	; (8003e7c <HAL_DMA_Start_IT+0x4a8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d031      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a6e      	ldr	r2, [pc, #440]	; (8003e80 <HAL_DMA_Start_IT+0x4ac>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d02c      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a6d      	ldr	r2, [pc, #436]	; (8003e84 <HAL_DMA_Start_IT+0x4b0>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d027      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a6b      	ldr	r2, [pc, #428]	; (8003e88 <HAL_DMA_Start_IT+0x4b4>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d022      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a6a      	ldr	r2, [pc, #424]	; (8003e8c <HAL_DMA_Start_IT+0x4b8>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d01d      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a68      	ldr	r2, [pc, #416]	; (8003e90 <HAL_DMA_Start_IT+0x4bc>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d018      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a67      	ldr	r2, [pc, #412]	; (8003e94 <HAL_DMA_Start_IT+0x4c0>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d013      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a65      	ldr	r2, [pc, #404]	; (8003e98 <HAL_DMA_Start_IT+0x4c4>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d00e      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a64      	ldr	r2, [pc, #400]	; (8003e9c <HAL_DMA_Start_IT+0x4c8>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d009      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a62      	ldr	r2, [pc, #392]	; (8003ea0 <HAL_DMA_Start_IT+0x4cc>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d004      	beq.n	8003d24 <HAL_DMA_Start_IT+0x350>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a61      	ldr	r2, [pc, #388]	; (8003ea4 <HAL_DMA_Start_IT+0x4d0>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d101      	bne.n	8003d28 <HAL_DMA_Start_IT+0x354>
 8003d24:	2301      	movs	r3, #1
 8003d26:	e000      	b.n	8003d2a <HAL_DMA_Start_IT+0x356>
 8003d28:	2300      	movs	r3, #0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d01a      	beq.n	8003d64 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d007      	beq.n	8003d4c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d4a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d007      	beq.n	8003d64 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d62:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a37      	ldr	r2, [pc, #220]	; (8003e48 <HAL_DMA_Start_IT+0x474>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d04a      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a36      	ldr	r2, [pc, #216]	; (8003e4c <HAL_DMA_Start_IT+0x478>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d045      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a34      	ldr	r2, [pc, #208]	; (8003e50 <HAL_DMA_Start_IT+0x47c>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d040      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a33      	ldr	r2, [pc, #204]	; (8003e54 <HAL_DMA_Start_IT+0x480>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d03b      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a31      	ldr	r2, [pc, #196]	; (8003e58 <HAL_DMA_Start_IT+0x484>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d036      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a30      	ldr	r2, [pc, #192]	; (8003e5c <HAL_DMA_Start_IT+0x488>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d031      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a2e      	ldr	r2, [pc, #184]	; (8003e60 <HAL_DMA_Start_IT+0x48c>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d02c      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a2d      	ldr	r2, [pc, #180]	; (8003e64 <HAL_DMA_Start_IT+0x490>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d027      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a2b      	ldr	r2, [pc, #172]	; (8003e68 <HAL_DMA_Start_IT+0x494>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d022      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a2a      	ldr	r2, [pc, #168]	; (8003e6c <HAL_DMA_Start_IT+0x498>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d01d      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a28      	ldr	r2, [pc, #160]	; (8003e70 <HAL_DMA_Start_IT+0x49c>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d018      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a27      	ldr	r2, [pc, #156]	; (8003e74 <HAL_DMA_Start_IT+0x4a0>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d013      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a25      	ldr	r2, [pc, #148]	; (8003e78 <HAL_DMA_Start_IT+0x4a4>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d00e      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a24      	ldr	r2, [pc, #144]	; (8003e7c <HAL_DMA_Start_IT+0x4a8>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d009      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a22      	ldr	r2, [pc, #136]	; (8003e80 <HAL_DMA_Start_IT+0x4ac>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d004      	beq.n	8003e04 <HAL_DMA_Start_IT+0x430>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a21      	ldr	r2, [pc, #132]	; (8003e84 <HAL_DMA_Start_IT+0x4b0>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d108      	bne.n	8003e16 <HAL_DMA_Start_IT+0x442>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f042 0201 	orr.w	r2, r2, #1
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	e012      	b.n	8003e3c <HAL_DMA_Start_IT+0x468>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f042 0201 	orr.w	r2, r2, #1
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	e009      	b.n	8003e3c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e2e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	40020010 	.word	0x40020010
 8003e4c:	40020028 	.word	0x40020028
 8003e50:	40020040 	.word	0x40020040
 8003e54:	40020058 	.word	0x40020058
 8003e58:	40020070 	.word	0x40020070
 8003e5c:	40020088 	.word	0x40020088
 8003e60:	400200a0 	.word	0x400200a0
 8003e64:	400200b8 	.word	0x400200b8
 8003e68:	40020410 	.word	0x40020410
 8003e6c:	40020428 	.word	0x40020428
 8003e70:	40020440 	.word	0x40020440
 8003e74:	40020458 	.word	0x40020458
 8003e78:	40020470 	.word	0x40020470
 8003e7c:	40020488 	.word	0x40020488
 8003e80:	400204a0 	.word	0x400204a0
 8003e84:	400204b8 	.word	0x400204b8
 8003e88:	58025408 	.word	0x58025408
 8003e8c:	5802541c 	.word	0x5802541c
 8003e90:	58025430 	.word	0x58025430
 8003e94:	58025444 	.word	0x58025444
 8003e98:	58025458 	.word	0x58025458
 8003e9c:	5802546c 	.word	0x5802546c
 8003ea0:	58025480 	.word	0x58025480
 8003ea4:	58025494 	.word	0x58025494

08003ea8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003eb0:	f7ff f88e 	bl	8002fd0 <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d101      	bne.n	8003ec0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e2dc      	b.n	800447a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d008      	beq.n	8003ede <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2280      	movs	r2, #128	; 0x80
 8003ed0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e2cd      	b.n	800447a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a76      	ldr	r2, [pc, #472]	; (80040bc <HAL_DMA_Abort+0x214>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d04a      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a74      	ldr	r2, [pc, #464]	; (80040c0 <HAL_DMA_Abort+0x218>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d045      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a73      	ldr	r2, [pc, #460]	; (80040c4 <HAL_DMA_Abort+0x21c>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d040      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a71      	ldr	r2, [pc, #452]	; (80040c8 <HAL_DMA_Abort+0x220>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d03b      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a70      	ldr	r2, [pc, #448]	; (80040cc <HAL_DMA_Abort+0x224>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d036      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a6e      	ldr	r2, [pc, #440]	; (80040d0 <HAL_DMA_Abort+0x228>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d031      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a6d      	ldr	r2, [pc, #436]	; (80040d4 <HAL_DMA_Abort+0x22c>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d02c      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a6b      	ldr	r2, [pc, #428]	; (80040d8 <HAL_DMA_Abort+0x230>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d027      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a6a      	ldr	r2, [pc, #424]	; (80040dc <HAL_DMA_Abort+0x234>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d022      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a68      	ldr	r2, [pc, #416]	; (80040e0 <HAL_DMA_Abort+0x238>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d01d      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a67      	ldr	r2, [pc, #412]	; (80040e4 <HAL_DMA_Abort+0x23c>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d018      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a65      	ldr	r2, [pc, #404]	; (80040e8 <HAL_DMA_Abort+0x240>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d013      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a64      	ldr	r2, [pc, #400]	; (80040ec <HAL_DMA_Abort+0x244>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d00e      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a62      	ldr	r2, [pc, #392]	; (80040f0 <HAL_DMA_Abort+0x248>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d009      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a61      	ldr	r2, [pc, #388]	; (80040f4 <HAL_DMA_Abort+0x24c>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d004      	beq.n	8003f7e <HAL_DMA_Abort+0xd6>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a5f      	ldr	r2, [pc, #380]	; (80040f8 <HAL_DMA_Abort+0x250>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d101      	bne.n	8003f82 <HAL_DMA_Abort+0xda>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e000      	b.n	8003f84 <HAL_DMA_Abort+0xdc>
 8003f82:	2300      	movs	r3, #0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d013      	beq.n	8003fb0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 021e 	bic.w	r2, r2, #30
 8003f96:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	695a      	ldr	r2, [r3, #20]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fa6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	617b      	str	r3, [r7, #20]
 8003fae:	e00a      	b.n	8003fc6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f022 020e 	bic.w	r2, r2, #14
 8003fbe:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a3c      	ldr	r2, [pc, #240]	; (80040bc <HAL_DMA_Abort+0x214>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d072      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a3a      	ldr	r2, [pc, #232]	; (80040c0 <HAL_DMA_Abort+0x218>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d06d      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a39      	ldr	r2, [pc, #228]	; (80040c4 <HAL_DMA_Abort+0x21c>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d068      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a37      	ldr	r2, [pc, #220]	; (80040c8 <HAL_DMA_Abort+0x220>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d063      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a36      	ldr	r2, [pc, #216]	; (80040cc <HAL_DMA_Abort+0x224>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d05e      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a34      	ldr	r2, [pc, #208]	; (80040d0 <HAL_DMA_Abort+0x228>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d059      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a33      	ldr	r2, [pc, #204]	; (80040d4 <HAL_DMA_Abort+0x22c>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d054      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a31      	ldr	r2, [pc, #196]	; (80040d8 <HAL_DMA_Abort+0x230>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d04f      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a30      	ldr	r2, [pc, #192]	; (80040dc <HAL_DMA_Abort+0x234>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d04a      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a2e      	ldr	r2, [pc, #184]	; (80040e0 <HAL_DMA_Abort+0x238>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d045      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a2d      	ldr	r2, [pc, #180]	; (80040e4 <HAL_DMA_Abort+0x23c>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d040      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a2b      	ldr	r2, [pc, #172]	; (80040e8 <HAL_DMA_Abort+0x240>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d03b      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a2a      	ldr	r2, [pc, #168]	; (80040ec <HAL_DMA_Abort+0x244>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d036      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a28      	ldr	r2, [pc, #160]	; (80040f0 <HAL_DMA_Abort+0x248>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d031      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a27      	ldr	r2, [pc, #156]	; (80040f4 <HAL_DMA_Abort+0x24c>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d02c      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a25      	ldr	r2, [pc, #148]	; (80040f8 <HAL_DMA_Abort+0x250>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d027      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a24      	ldr	r2, [pc, #144]	; (80040fc <HAL_DMA_Abort+0x254>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d022      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a22      	ldr	r2, [pc, #136]	; (8004100 <HAL_DMA_Abort+0x258>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d01d      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a21      	ldr	r2, [pc, #132]	; (8004104 <HAL_DMA_Abort+0x25c>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d018      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a1f      	ldr	r2, [pc, #124]	; (8004108 <HAL_DMA_Abort+0x260>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d013      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a1e      	ldr	r2, [pc, #120]	; (800410c <HAL_DMA_Abort+0x264>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d00e      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a1c      	ldr	r2, [pc, #112]	; (8004110 <HAL_DMA_Abort+0x268>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d009      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a1b      	ldr	r2, [pc, #108]	; (8004114 <HAL_DMA_Abort+0x26c>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d004      	beq.n	80040b6 <HAL_DMA_Abort+0x20e>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a19      	ldr	r2, [pc, #100]	; (8004118 <HAL_DMA_Abort+0x270>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d132      	bne.n	800411c <HAL_DMA_Abort+0x274>
 80040b6:	2301      	movs	r3, #1
 80040b8:	e031      	b.n	800411e <HAL_DMA_Abort+0x276>
 80040ba:	bf00      	nop
 80040bc:	40020010 	.word	0x40020010
 80040c0:	40020028 	.word	0x40020028
 80040c4:	40020040 	.word	0x40020040
 80040c8:	40020058 	.word	0x40020058
 80040cc:	40020070 	.word	0x40020070
 80040d0:	40020088 	.word	0x40020088
 80040d4:	400200a0 	.word	0x400200a0
 80040d8:	400200b8 	.word	0x400200b8
 80040dc:	40020410 	.word	0x40020410
 80040e0:	40020428 	.word	0x40020428
 80040e4:	40020440 	.word	0x40020440
 80040e8:	40020458 	.word	0x40020458
 80040ec:	40020470 	.word	0x40020470
 80040f0:	40020488 	.word	0x40020488
 80040f4:	400204a0 	.word	0x400204a0
 80040f8:	400204b8 	.word	0x400204b8
 80040fc:	58025408 	.word	0x58025408
 8004100:	5802541c 	.word	0x5802541c
 8004104:	58025430 	.word	0x58025430
 8004108:	58025444 	.word	0x58025444
 800410c:	58025458 	.word	0x58025458
 8004110:	5802546c 	.word	0x5802546c
 8004114:	58025480 	.word	0x58025480
 8004118:	58025494 	.word	0x58025494
 800411c:	2300      	movs	r3, #0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d007      	beq.n	8004132 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800412c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004130:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a6d      	ldr	r2, [pc, #436]	; (80042ec <HAL_DMA_Abort+0x444>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d04a      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a6b      	ldr	r2, [pc, #428]	; (80042f0 <HAL_DMA_Abort+0x448>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d045      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a6a      	ldr	r2, [pc, #424]	; (80042f4 <HAL_DMA_Abort+0x44c>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d040      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a68      	ldr	r2, [pc, #416]	; (80042f8 <HAL_DMA_Abort+0x450>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d03b      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a67      	ldr	r2, [pc, #412]	; (80042fc <HAL_DMA_Abort+0x454>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d036      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a65      	ldr	r2, [pc, #404]	; (8004300 <HAL_DMA_Abort+0x458>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d031      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a64      	ldr	r2, [pc, #400]	; (8004304 <HAL_DMA_Abort+0x45c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d02c      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a62      	ldr	r2, [pc, #392]	; (8004308 <HAL_DMA_Abort+0x460>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d027      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a61      	ldr	r2, [pc, #388]	; (800430c <HAL_DMA_Abort+0x464>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d022      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a5f      	ldr	r2, [pc, #380]	; (8004310 <HAL_DMA_Abort+0x468>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d01d      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a5e      	ldr	r2, [pc, #376]	; (8004314 <HAL_DMA_Abort+0x46c>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d018      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a5c      	ldr	r2, [pc, #368]	; (8004318 <HAL_DMA_Abort+0x470>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d013      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a5b      	ldr	r2, [pc, #364]	; (800431c <HAL_DMA_Abort+0x474>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d00e      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a59      	ldr	r2, [pc, #356]	; (8004320 <HAL_DMA_Abort+0x478>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d009      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a58      	ldr	r2, [pc, #352]	; (8004324 <HAL_DMA_Abort+0x47c>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d004      	beq.n	80041d2 <HAL_DMA_Abort+0x32a>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a56      	ldr	r2, [pc, #344]	; (8004328 <HAL_DMA_Abort+0x480>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d108      	bne.n	80041e4 <HAL_DMA_Abort+0x33c>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 0201 	bic.w	r2, r2, #1
 80041e0:	601a      	str	r2, [r3, #0]
 80041e2:	e007      	b.n	80041f4 <HAL_DMA_Abort+0x34c>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0201 	bic.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80041f4:	e013      	b.n	800421e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041f6:	f7fe feeb 	bl	8002fd0 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	2b05      	cmp	r3, #5
 8004202:	d90c      	bls.n	800421e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2220      	movs	r2, #32
 8004208:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2203      	movs	r2, #3
 800420e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e12d      	b.n	800447a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1e5      	bne.n	80041f6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a2f      	ldr	r2, [pc, #188]	; (80042ec <HAL_DMA_Abort+0x444>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d04a      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a2d      	ldr	r2, [pc, #180]	; (80042f0 <HAL_DMA_Abort+0x448>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d045      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a2c      	ldr	r2, [pc, #176]	; (80042f4 <HAL_DMA_Abort+0x44c>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d040      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a2a      	ldr	r2, [pc, #168]	; (80042f8 <HAL_DMA_Abort+0x450>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d03b      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a29      	ldr	r2, [pc, #164]	; (80042fc <HAL_DMA_Abort+0x454>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d036      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a27      	ldr	r2, [pc, #156]	; (8004300 <HAL_DMA_Abort+0x458>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d031      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a26      	ldr	r2, [pc, #152]	; (8004304 <HAL_DMA_Abort+0x45c>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d02c      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a24      	ldr	r2, [pc, #144]	; (8004308 <HAL_DMA_Abort+0x460>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d027      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a23      	ldr	r2, [pc, #140]	; (800430c <HAL_DMA_Abort+0x464>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d022      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a21      	ldr	r2, [pc, #132]	; (8004310 <HAL_DMA_Abort+0x468>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d01d      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a20      	ldr	r2, [pc, #128]	; (8004314 <HAL_DMA_Abort+0x46c>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d018      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a1e      	ldr	r2, [pc, #120]	; (8004318 <HAL_DMA_Abort+0x470>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d013      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a1d      	ldr	r2, [pc, #116]	; (800431c <HAL_DMA_Abort+0x474>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d00e      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a1b      	ldr	r2, [pc, #108]	; (8004320 <HAL_DMA_Abort+0x478>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d009      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a1a      	ldr	r2, [pc, #104]	; (8004324 <HAL_DMA_Abort+0x47c>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d004      	beq.n	80042ca <HAL_DMA_Abort+0x422>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a18      	ldr	r2, [pc, #96]	; (8004328 <HAL_DMA_Abort+0x480>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d101      	bne.n	80042ce <HAL_DMA_Abort+0x426>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e000      	b.n	80042d0 <HAL_DMA_Abort+0x428>
 80042ce:	2300      	movs	r3, #0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d02b      	beq.n	800432c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042de:	f003 031f 	and.w	r3, r3, #31
 80042e2:	223f      	movs	r2, #63	; 0x3f
 80042e4:	409a      	lsls	r2, r3
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	609a      	str	r2, [r3, #8]
 80042ea:	e02a      	b.n	8004342 <HAL_DMA_Abort+0x49a>
 80042ec:	40020010 	.word	0x40020010
 80042f0:	40020028 	.word	0x40020028
 80042f4:	40020040 	.word	0x40020040
 80042f8:	40020058 	.word	0x40020058
 80042fc:	40020070 	.word	0x40020070
 8004300:	40020088 	.word	0x40020088
 8004304:	400200a0 	.word	0x400200a0
 8004308:	400200b8 	.word	0x400200b8
 800430c:	40020410 	.word	0x40020410
 8004310:	40020428 	.word	0x40020428
 8004314:	40020440 	.word	0x40020440
 8004318:	40020458 	.word	0x40020458
 800431c:	40020470 	.word	0x40020470
 8004320:	40020488 	.word	0x40020488
 8004324:	400204a0 	.word	0x400204a0
 8004328:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004330:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004336:	f003 031f 	and.w	r3, r3, #31
 800433a:	2201      	movs	r2, #1
 800433c:	409a      	lsls	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a4f      	ldr	r2, [pc, #316]	; (8004484 <HAL_DMA_Abort+0x5dc>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d072      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a4d      	ldr	r2, [pc, #308]	; (8004488 <HAL_DMA_Abort+0x5e0>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d06d      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a4c      	ldr	r2, [pc, #304]	; (800448c <HAL_DMA_Abort+0x5e4>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d068      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a4a      	ldr	r2, [pc, #296]	; (8004490 <HAL_DMA_Abort+0x5e8>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d063      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a49      	ldr	r2, [pc, #292]	; (8004494 <HAL_DMA_Abort+0x5ec>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d05e      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a47      	ldr	r2, [pc, #284]	; (8004498 <HAL_DMA_Abort+0x5f0>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d059      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a46      	ldr	r2, [pc, #280]	; (800449c <HAL_DMA_Abort+0x5f4>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d054      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a44      	ldr	r2, [pc, #272]	; (80044a0 <HAL_DMA_Abort+0x5f8>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d04f      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a43      	ldr	r2, [pc, #268]	; (80044a4 <HAL_DMA_Abort+0x5fc>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d04a      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a41      	ldr	r2, [pc, #260]	; (80044a8 <HAL_DMA_Abort+0x600>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d045      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a40      	ldr	r2, [pc, #256]	; (80044ac <HAL_DMA_Abort+0x604>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d040      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a3e      	ldr	r2, [pc, #248]	; (80044b0 <HAL_DMA_Abort+0x608>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d03b      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a3d      	ldr	r2, [pc, #244]	; (80044b4 <HAL_DMA_Abort+0x60c>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d036      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a3b      	ldr	r2, [pc, #236]	; (80044b8 <HAL_DMA_Abort+0x610>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d031      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a3a      	ldr	r2, [pc, #232]	; (80044bc <HAL_DMA_Abort+0x614>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d02c      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a38      	ldr	r2, [pc, #224]	; (80044c0 <HAL_DMA_Abort+0x618>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d027      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a37      	ldr	r2, [pc, #220]	; (80044c4 <HAL_DMA_Abort+0x61c>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d022      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a35      	ldr	r2, [pc, #212]	; (80044c8 <HAL_DMA_Abort+0x620>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d01d      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a34      	ldr	r2, [pc, #208]	; (80044cc <HAL_DMA_Abort+0x624>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d018      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a32      	ldr	r2, [pc, #200]	; (80044d0 <HAL_DMA_Abort+0x628>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d013      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a31      	ldr	r2, [pc, #196]	; (80044d4 <HAL_DMA_Abort+0x62c>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d00e      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a2f      	ldr	r2, [pc, #188]	; (80044d8 <HAL_DMA_Abort+0x630>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d009      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a2e      	ldr	r2, [pc, #184]	; (80044dc <HAL_DMA_Abort+0x634>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d004      	beq.n	8004432 <HAL_DMA_Abort+0x58a>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a2c      	ldr	r2, [pc, #176]	; (80044e0 <HAL_DMA_Abort+0x638>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d101      	bne.n	8004436 <HAL_DMA_Abort+0x58e>
 8004432:	2301      	movs	r3, #1
 8004434:	e000      	b.n	8004438 <HAL_DMA_Abort+0x590>
 8004436:	2300      	movs	r3, #0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d015      	beq.n	8004468 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004444:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00c      	beq.n	8004468 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004458:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800445c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004466:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3718      	adds	r7, #24
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	40020010 	.word	0x40020010
 8004488:	40020028 	.word	0x40020028
 800448c:	40020040 	.word	0x40020040
 8004490:	40020058 	.word	0x40020058
 8004494:	40020070 	.word	0x40020070
 8004498:	40020088 	.word	0x40020088
 800449c:	400200a0 	.word	0x400200a0
 80044a0:	400200b8 	.word	0x400200b8
 80044a4:	40020410 	.word	0x40020410
 80044a8:	40020428 	.word	0x40020428
 80044ac:	40020440 	.word	0x40020440
 80044b0:	40020458 	.word	0x40020458
 80044b4:	40020470 	.word	0x40020470
 80044b8:	40020488 	.word	0x40020488
 80044bc:	400204a0 	.word	0x400204a0
 80044c0:	400204b8 	.word	0x400204b8
 80044c4:	58025408 	.word	0x58025408
 80044c8:	5802541c 	.word	0x5802541c
 80044cc:	58025430 	.word	0x58025430
 80044d0:	58025444 	.word	0x58025444
 80044d4:	58025458 	.word	0x58025458
 80044d8:	5802546c 	.word	0x5802546c
 80044dc:	58025480 	.word	0x58025480
 80044e0:	58025494 	.word	0x58025494

080044e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e237      	b.n	8004966 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d004      	beq.n	800450c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2280      	movs	r2, #128	; 0x80
 8004506:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e22c      	b.n	8004966 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a5c      	ldr	r2, [pc, #368]	; (8004684 <HAL_DMA_Abort_IT+0x1a0>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d04a      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a5b      	ldr	r2, [pc, #364]	; (8004688 <HAL_DMA_Abort_IT+0x1a4>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d045      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a59      	ldr	r2, [pc, #356]	; (800468c <HAL_DMA_Abort_IT+0x1a8>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d040      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a58      	ldr	r2, [pc, #352]	; (8004690 <HAL_DMA_Abort_IT+0x1ac>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d03b      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a56      	ldr	r2, [pc, #344]	; (8004694 <HAL_DMA_Abort_IT+0x1b0>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d036      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a55      	ldr	r2, [pc, #340]	; (8004698 <HAL_DMA_Abort_IT+0x1b4>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d031      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a53      	ldr	r2, [pc, #332]	; (800469c <HAL_DMA_Abort_IT+0x1b8>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d02c      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a52      	ldr	r2, [pc, #328]	; (80046a0 <HAL_DMA_Abort_IT+0x1bc>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d027      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a50      	ldr	r2, [pc, #320]	; (80046a4 <HAL_DMA_Abort_IT+0x1c0>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d022      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a4f      	ldr	r2, [pc, #316]	; (80046a8 <HAL_DMA_Abort_IT+0x1c4>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d01d      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a4d      	ldr	r2, [pc, #308]	; (80046ac <HAL_DMA_Abort_IT+0x1c8>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d018      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a4c      	ldr	r2, [pc, #304]	; (80046b0 <HAL_DMA_Abort_IT+0x1cc>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d013      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a4a      	ldr	r2, [pc, #296]	; (80046b4 <HAL_DMA_Abort_IT+0x1d0>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d00e      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a49      	ldr	r2, [pc, #292]	; (80046b8 <HAL_DMA_Abort_IT+0x1d4>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d009      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a47      	ldr	r2, [pc, #284]	; (80046bc <HAL_DMA_Abort_IT+0x1d8>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d004      	beq.n	80045ac <HAL_DMA_Abort_IT+0xc8>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a46      	ldr	r2, [pc, #280]	; (80046c0 <HAL_DMA_Abort_IT+0x1dc>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d101      	bne.n	80045b0 <HAL_DMA_Abort_IT+0xcc>
 80045ac:	2301      	movs	r3, #1
 80045ae:	e000      	b.n	80045b2 <HAL_DMA_Abort_IT+0xce>
 80045b0:	2300      	movs	r3, #0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	f000 8086 	beq.w	80046c4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2204      	movs	r2, #4
 80045bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a2f      	ldr	r2, [pc, #188]	; (8004684 <HAL_DMA_Abort_IT+0x1a0>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d04a      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a2e      	ldr	r2, [pc, #184]	; (8004688 <HAL_DMA_Abort_IT+0x1a4>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d045      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a2c      	ldr	r2, [pc, #176]	; (800468c <HAL_DMA_Abort_IT+0x1a8>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d040      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a2b      	ldr	r2, [pc, #172]	; (8004690 <HAL_DMA_Abort_IT+0x1ac>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d03b      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a29      	ldr	r2, [pc, #164]	; (8004694 <HAL_DMA_Abort_IT+0x1b0>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d036      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a28      	ldr	r2, [pc, #160]	; (8004698 <HAL_DMA_Abort_IT+0x1b4>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d031      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a26      	ldr	r2, [pc, #152]	; (800469c <HAL_DMA_Abort_IT+0x1b8>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d02c      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a25      	ldr	r2, [pc, #148]	; (80046a0 <HAL_DMA_Abort_IT+0x1bc>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d027      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a23      	ldr	r2, [pc, #140]	; (80046a4 <HAL_DMA_Abort_IT+0x1c0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d022      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a22      	ldr	r2, [pc, #136]	; (80046a8 <HAL_DMA_Abort_IT+0x1c4>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d01d      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a20      	ldr	r2, [pc, #128]	; (80046ac <HAL_DMA_Abort_IT+0x1c8>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d018      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a1f      	ldr	r2, [pc, #124]	; (80046b0 <HAL_DMA_Abort_IT+0x1cc>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d013      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a1d      	ldr	r2, [pc, #116]	; (80046b4 <HAL_DMA_Abort_IT+0x1d0>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d00e      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a1c      	ldr	r2, [pc, #112]	; (80046b8 <HAL_DMA_Abort_IT+0x1d4>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d009      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a1a      	ldr	r2, [pc, #104]	; (80046bc <HAL_DMA_Abort_IT+0x1d8>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d004      	beq.n	8004660 <HAL_DMA_Abort_IT+0x17c>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a19      	ldr	r2, [pc, #100]	; (80046c0 <HAL_DMA_Abort_IT+0x1dc>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d108      	bne.n	8004672 <HAL_DMA_Abort_IT+0x18e>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f022 0201 	bic.w	r2, r2, #1
 800466e:	601a      	str	r2, [r3, #0]
 8004670:	e178      	b.n	8004964 <HAL_DMA_Abort_IT+0x480>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f022 0201 	bic.w	r2, r2, #1
 8004680:	601a      	str	r2, [r3, #0]
 8004682:	e16f      	b.n	8004964 <HAL_DMA_Abort_IT+0x480>
 8004684:	40020010 	.word	0x40020010
 8004688:	40020028 	.word	0x40020028
 800468c:	40020040 	.word	0x40020040
 8004690:	40020058 	.word	0x40020058
 8004694:	40020070 	.word	0x40020070
 8004698:	40020088 	.word	0x40020088
 800469c:	400200a0 	.word	0x400200a0
 80046a0:	400200b8 	.word	0x400200b8
 80046a4:	40020410 	.word	0x40020410
 80046a8:	40020428 	.word	0x40020428
 80046ac:	40020440 	.word	0x40020440
 80046b0:	40020458 	.word	0x40020458
 80046b4:	40020470 	.word	0x40020470
 80046b8:	40020488 	.word	0x40020488
 80046bc:	400204a0 	.word	0x400204a0
 80046c0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f022 020e 	bic.w	r2, r2, #14
 80046d2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a6c      	ldr	r2, [pc, #432]	; (800488c <HAL_DMA_Abort_IT+0x3a8>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d04a      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a6b      	ldr	r2, [pc, #428]	; (8004890 <HAL_DMA_Abort_IT+0x3ac>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d045      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a69      	ldr	r2, [pc, #420]	; (8004894 <HAL_DMA_Abort_IT+0x3b0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d040      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a68      	ldr	r2, [pc, #416]	; (8004898 <HAL_DMA_Abort_IT+0x3b4>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d03b      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a66      	ldr	r2, [pc, #408]	; (800489c <HAL_DMA_Abort_IT+0x3b8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d036      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a65      	ldr	r2, [pc, #404]	; (80048a0 <HAL_DMA_Abort_IT+0x3bc>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d031      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a63      	ldr	r2, [pc, #396]	; (80048a4 <HAL_DMA_Abort_IT+0x3c0>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d02c      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a62      	ldr	r2, [pc, #392]	; (80048a8 <HAL_DMA_Abort_IT+0x3c4>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d027      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a60      	ldr	r2, [pc, #384]	; (80048ac <HAL_DMA_Abort_IT+0x3c8>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d022      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a5f      	ldr	r2, [pc, #380]	; (80048b0 <HAL_DMA_Abort_IT+0x3cc>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d01d      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a5d      	ldr	r2, [pc, #372]	; (80048b4 <HAL_DMA_Abort_IT+0x3d0>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d018      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a5c      	ldr	r2, [pc, #368]	; (80048b8 <HAL_DMA_Abort_IT+0x3d4>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d013      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a5a      	ldr	r2, [pc, #360]	; (80048bc <HAL_DMA_Abort_IT+0x3d8>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00e      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a59      	ldr	r2, [pc, #356]	; (80048c0 <HAL_DMA_Abort_IT+0x3dc>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d009      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a57      	ldr	r2, [pc, #348]	; (80048c4 <HAL_DMA_Abort_IT+0x3e0>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d004      	beq.n	8004774 <HAL_DMA_Abort_IT+0x290>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a56      	ldr	r2, [pc, #344]	; (80048c8 <HAL_DMA_Abort_IT+0x3e4>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d108      	bne.n	8004786 <HAL_DMA_Abort_IT+0x2a2>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f022 0201 	bic.w	r2, r2, #1
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	e007      	b.n	8004796 <HAL_DMA_Abort_IT+0x2b2>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0201 	bic.w	r2, r2, #1
 8004794:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a3c      	ldr	r2, [pc, #240]	; (800488c <HAL_DMA_Abort_IT+0x3a8>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d072      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a3a      	ldr	r2, [pc, #232]	; (8004890 <HAL_DMA_Abort_IT+0x3ac>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d06d      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a39      	ldr	r2, [pc, #228]	; (8004894 <HAL_DMA_Abort_IT+0x3b0>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d068      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a37      	ldr	r2, [pc, #220]	; (8004898 <HAL_DMA_Abort_IT+0x3b4>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d063      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a36      	ldr	r2, [pc, #216]	; (800489c <HAL_DMA_Abort_IT+0x3b8>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d05e      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a34      	ldr	r2, [pc, #208]	; (80048a0 <HAL_DMA_Abort_IT+0x3bc>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d059      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a33      	ldr	r2, [pc, #204]	; (80048a4 <HAL_DMA_Abort_IT+0x3c0>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d054      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a31      	ldr	r2, [pc, #196]	; (80048a8 <HAL_DMA_Abort_IT+0x3c4>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d04f      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a30      	ldr	r2, [pc, #192]	; (80048ac <HAL_DMA_Abort_IT+0x3c8>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d04a      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a2e      	ldr	r2, [pc, #184]	; (80048b0 <HAL_DMA_Abort_IT+0x3cc>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d045      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a2d      	ldr	r2, [pc, #180]	; (80048b4 <HAL_DMA_Abort_IT+0x3d0>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d040      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a2b      	ldr	r2, [pc, #172]	; (80048b8 <HAL_DMA_Abort_IT+0x3d4>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d03b      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a2a      	ldr	r2, [pc, #168]	; (80048bc <HAL_DMA_Abort_IT+0x3d8>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d036      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a28      	ldr	r2, [pc, #160]	; (80048c0 <HAL_DMA_Abort_IT+0x3dc>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d031      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a27      	ldr	r2, [pc, #156]	; (80048c4 <HAL_DMA_Abort_IT+0x3e0>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d02c      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a25      	ldr	r2, [pc, #148]	; (80048c8 <HAL_DMA_Abort_IT+0x3e4>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d027      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a24      	ldr	r2, [pc, #144]	; (80048cc <HAL_DMA_Abort_IT+0x3e8>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d022      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a22      	ldr	r2, [pc, #136]	; (80048d0 <HAL_DMA_Abort_IT+0x3ec>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d01d      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a21      	ldr	r2, [pc, #132]	; (80048d4 <HAL_DMA_Abort_IT+0x3f0>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d018      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a1f      	ldr	r2, [pc, #124]	; (80048d8 <HAL_DMA_Abort_IT+0x3f4>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d013      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a1e      	ldr	r2, [pc, #120]	; (80048dc <HAL_DMA_Abort_IT+0x3f8>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d00e      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a1c      	ldr	r2, [pc, #112]	; (80048e0 <HAL_DMA_Abort_IT+0x3fc>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d009      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a1b      	ldr	r2, [pc, #108]	; (80048e4 <HAL_DMA_Abort_IT+0x400>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d004      	beq.n	8004886 <HAL_DMA_Abort_IT+0x3a2>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a19      	ldr	r2, [pc, #100]	; (80048e8 <HAL_DMA_Abort_IT+0x404>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d132      	bne.n	80048ec <HAL_DMA_Abort_IT+0x408>
 8004886:	2301      	movs	r3, #1
 8004888:	e031      	b.n	80048ee <HAL_DMA_Abort_IT+0x40a>
 800488a:	bf00      	nop
 800488c:	40020010 	.word	0x40020010
 8004890:	40020028 	.word	0x40020028
 8004894:	40020040 	.word	0x40020040
 8004898:	40020058 	.word	0x40020058
 800489c:	40020070 	.word	0x40020070
 80048a0:	40020088 	.word	0x40020088
 80048a4:	400200a0 	.word	0x400200a0
 80048a8:	400200b8 	.word	0x400200b8
 80048ac:	40020410 	.word	0x40020410
 80048b0:	40020428 	.word	0x40020428
 80048b4:	40020440 	.word	0x40020440
 80048b8:	40020458 	.word	0x40020458
 80048bc:	40020470 	.word	0x40020470
 80048c0:	40020488 	.word	0x40020488
 80048c4:	400204a0 	.word	0x400204a0
 80048c8:	400204b8 	.word	0x400204b8
 80048cc:	58025408 	.word	0x58025408
 80048d0:	5802541c 	.word	0x5802541c
 80048d4:	58025430 	.word	0x58025430
 80048d8:	58025444 	.word	0x58025444
 80048dc:	58025458 	.word	0x58025458
 80048e0:	5802546c 	.word	0x5802546c
 80048e4:	58025480 	.word	0x58025480
 80048e8:	58025494 	.word	0x58025494
 80048ec:	2300      	movs	r3, #0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d028      	beq.n	8004944 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004900:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004906:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800490c:	f003 031f 	and.w	r3, r3, #31
 8004910:	2201      	movs	r2, #1
 8004912:	409a      	lsls	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004920:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00c      	beq.n	8004944 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004934:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004938:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004942:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop

08004970 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b08a      	sub	sp, #40	; 0x28
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800497c:	4b67      	ldr	r3, [pc, #412]	; (8004b1c <HAL_DMA_IRQHandler+0x1ac>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a67      	ldr	r2, [pc, #412]	; (8004b20 <HAL_DMA_IRQHandler+0x1b0>)
 8004982:	fba2 2303 	umull	r2, r3, r2, r3
 8004986:	0a9b      	lsrs	r3, r3, #10
 8004988:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800498e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004994:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004996:	6a3b      	ldr	r3, [r7, #32]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a5f      	ldr	r2, [pc, #380]	; (8004b24 <HAL_DMA_IRQHandler+0x1b4>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d04a      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a5d      	ldr	r2, [pc, #372]	; (8004b28 <HAL_DMA_IRQHandler+0x1b8>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d045      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a5c      	ldr	r2, [pc, #368]	; (8004b2c <HAL_DMA_IRQHandler+0x1bc>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d040      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a5a      	ldr	r2, [pc, #360]	; (8004b30 <HAL_DMA_IRQHandler+0x1c0>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d03b      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a59      	ldr	r2, [pc, #356]	; (8004b34 <HAL_DMA_IRQHandler+0x1c4>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d036      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a57      	ldr	r2, [pc, #348]	; (8004b38 <HAL_DMA_IRQHandler+0x1c8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d031      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a56      	ldr	r2, [pc, #344]	; (8004b3c <HAL_DMA_IRQHandler+0x1cc>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d02c      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a54      	ldr	r2, [pc, #336]	; (8004b40 <HAL_DMA_IRQHandler+0x1d0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d027      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a53      	ldr	r2, [pc, #332]	; (8004b44 <HAL_DMA_IRQHandler+0x1d4>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d022      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a51      	ldr	r2, [pc, #324]	; (8004b48 <HAL_DMA_IRQHandler+0x1d8>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d01d      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a50      	ldr	r2, [pc, #320]	; (8004b4c <HAL_DMA_IRQHandler+0x1dc>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d018      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a4e      	ldr	r2, [pc, #312]	; (8004b50 <HAL_DMA_IRQHandler+0x1e0>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d013      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a4d      	ldr	r2, [pc, #308]	; (8004b54 <HAL_DMA_IRQHandler+0x1e4>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d00e      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a4b      	ldr	r2, [pc, #300]	; (8004b58 <HAL_DMA_IRQHandler+0x1e8>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d009      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a4a      	ldr	r2, [pc, #296]	; (8004b5c <HAL_DMA_IRQHandler+0x1ec>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d004      	beq.n	8004a42 <HAL_DMA_IRQHandler+0xd2>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a48      	ldr	r2, [pc, #288]	; (8004b60 <HAL_DMA_IRQHandler+0x1f0>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d101      	bne.n	8004a46 <HAL_DMA_IRQHandler+0xd6>
 8004a42:	2301      	movs	r3, #1
 8004a44:	e000      	b.n	8004a48 <HAL_DMA_IRQHandler+0xd8>
 8004a46:	2300      	movs	r3, #0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 842b 	beq.w	80052a4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a52:	f003 031f 	and.w	r3, r3, #31
 8004a56:	2208      	movs	r2, #8
 8004a58:	409a      	lsls	r2, r3
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f000 80a2 	beq.w	8004ba8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a2e      	ldr	r2, [pc, #184]	; (8004b24 <HAL_DMA_IRQHandler+0x1b4>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d04a      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a2d      	ldr	r2, [pc, #180]	; (8004b28 <HAL_DMA_IRQHandler+0x1b8>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d045      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a2b      	ldr	r2, [pc, #172]	; (8004b2c <HAL_DMA_IRQHandler+0x1bc>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d040      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a2a      	ldr	r2, [pc, #168]	; (8004b30 <HAL_DMA_IRQHandler+0x1c0>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d03b      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a28      	ldr	r2, [pc, #160]	; (8004b34 <HAL_DMA_IRQHandler+0x1c4>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d036      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a27      	ldr	r2, [pc, #156]	; (8004b38 <HAL_DMA_IRQHandler+0x1c8>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d031      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a25      	ldr	r2, [pc, #148]	; (8004b3c <HAL_DMA_IRQHandler+0x1cc>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d02c      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a24      	ldr	r2, [pc, #144]	; (8004b40 <HAL_DMA_IRQHandler+0x1d0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d027      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a22      	ldr	r2, [pc, #136]	; (8004b44 <HAL_DMA_IRQHandler+0x1d4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d022      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a21      	ldr	r2, [pc, #132]	; (8004b48 <HAL_DMA_IRQHandler+0x1d8>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d01d      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a1f      	ldr	r2, [pc, #124]	; (8004b4c <HAL_DMA_IRQHandler+0x1dc>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d018      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a1e      	ldr	r2, [pc, #120]	; (8004b50 <HAL_DMA_IRQHandler+0x1e0>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d013      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a1c      	ldr	r2, [pc, #112]	; (8004b54 <HAL_DMA_IRQHandler+0x1e4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d00e      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a1b      	ldr	r2, [pc, #108]	; (8004b58 <HAL_DMA_IRQHandler+0x1e8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d009      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a19      	ldr	r2, [pc, #100]	; (8004b5c <HAL_DMA_IRQHandler+0x1ec>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d004      	beq.n	8004b04 <HAL_DMA_IRQHandler+0x194>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a18      	ldr	r2, [pc, #96]	; (8004b60 <HAL_DMA_IRQHandler+0x1f0>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d12f      	bne.n	8004b64 <HAL_DMA_IRQHandler+0x1f4>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0304 	and.w	r3, r3, #4
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	bf14      	ite	ne
 8004b12:	2301      	movne	r3, #1
 8004b14:	2300      	moveq	r3, #0
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	e02e      	b.n	8004b78 <HAL_DMA_IRQHandler+0x208>
 8004b1a:	bf00      	nop
 8004b1c:	24000008 	.word	0x24000008
 8004b20:	1b4e81b5 	.word	0x1b4e81b5
 8004b24:	40020010 	.word	0x40020010
 8004b28:	40020028 	.word	0x40020028
 8004b2c:	40020040 	.word	0x40020040
 8004b30:	40020058 	.word	0x40020058
 8004b34:	40020070 	.word	0x40020070
 8004b38:	40020088 	.word	0x40020088
 8004b3c:	400200a0 	.word	0x400200a0
 8004b40:	400200b8 	.word	0x400200b8
 8004b44:	40020410 	.word	0x40020410
 8004b48:	40020428 	.word	0x40020428
 8004b4c:	40020440 	.word	0x40020440
 8004b50:	40020458 	.word	0x40020458
 8004b54:	40020470 	.word	0x40020470
 8004b58:	40020488 	.word	0x40020488
 8004b5c:	400204a0 	.word	0x400204a0
 8004b60:	400204b8 	.word	0x400204b8
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	bf14      	ite	ne
 8004b72:	2301      	movne	r3, #1
 8004b74:	2300      	moveq	r3, #0
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d015      	beq.n	8004ba8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0204 	bic.w	r2, r2, #4
 8004b8a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b90:	f003 031f 	and.w	r3, r3, #31
 8004b94:	2208      	movs	r2, #8
 8004b96:	409a      	lsls	r2, r3
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba0:	f043 0201 	orr.w	r2, r3, #1
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bac:	f003 031f 	and.w	r3, r3, #31
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004bb6:	f003 0301 	and.w	r3, r3, #1
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d06e      	beq.n	8004c9c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a69      	ldr	r2, [pc, #420]	; (8004d68 <HAL_DMA_IRQHandler+0x3f8>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d04a      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a67      	ldr	r2, [pc, #412]	; (8004d6c <HAL_DMA_IRQHandler+0x3fc>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d045      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a66      	ldr	r2, [pc, #408]	; (8004d70 <HAL_DMA_IRQHandler+0x400>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d040      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a64      	ldr	r2, [pc, #400]	; (8004d74 <HAL_DMA_IRQHandler+0x404>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d03b      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a63      	ldr	r2, [pc, #396]	; (8004d78 <HAL_DMA_IRQHandler+0x408>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d036      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a61      	ldr	r2, [pc, #388]	; (8004d7c <HAL_DMA_IRQHandler+0x40c>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d031      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a60      	ldr	r2, [pc, #384]	; (8004d80 <HAL_DMA_IRQHandler+0x410>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d02c      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a5e      	ldr	r2, [pc, #376]	; (8004d84 <HAL_DMA_IRQHandler+0x414>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d027      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a5d      	ldr	r2, [pc, #372]	; (8004d88 <HAL_DMA_IRQHandler+0x418>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d022      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a5b      	ldr	r2, [pc, #364]	; (8004d8c <HAL_DMA_IRQHandler+0x41c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d01d      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a5a      	ldr	r2, [pc, #360]	; (8004d90 <HAL_DMA_IRQHandler+0x420>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d018      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a58      	ldr	r2, [pc, #352]	; (8004d94 <HAL_DMA_IRQHandler+0x424>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d013      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a57      	ldr	r2, [pc, #348]	; (8004d98 <HAL_DMA_IRQHandler+0x428>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d00e      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a55      	ldr	r2, [pc, #340]	; (8004d9c <HAL_DMA_IRQHandler+0x42c>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d009      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a54      	ldr	r2, [pc, #336]	; (8004da0 <HAL_DMA_IRQHandler+0x430>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d004      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x2ee>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a52      	ldr	r2, [pc, #328]	; (8004da4 <HAL_DMA_IRQHandler+0x434>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d10a      	bne.n	8004c74 <HAL_DMA_IRQHandler+0x304>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	bf14      	ite	ne
 8004c6c:	2301      	movne	r3, #1
 8004c6e:	2300      	moveq	r3, #0
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	e003      	b.n	8004c7c <HAL_DMA_IRQHandler+0x30c>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00d      	beq.n	8004c9c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c84:	f003 031f 	and.w	r3, r3, #31
 8004c88:	2201      	movs	r2, #1
 8004c8a:	409a      	lsls	r2, r3
 8004c8c:	6a3b      	ldr	r3, [r7, #32]
 8004c8e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c94:	f043 0202 	orr.w	r2, r3, #2
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ca0:	f003 031f 	and.w	r3, r3, #31
 8004ca4:	2204      	movs	r2, #4
 8004ca6:	409a      	lsls	r2, r3
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	4013      	ands	r3, r2
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f000 808f 	beq.w	8004dd0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a2c      	ldr	r2, [pc, #176]	; (8004d68 <HAL_DMA_IRQHandler+0x3f8>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d04a      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a2a      	ldr	r2, [pc, #168]	; (8004d6c <HAL_DMA_IRQHandler+0x3fc>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d045      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a29      	ldr	r2, [pc, #164]	; (8004d70 <HAL_DMA_IRQHandler+0x400>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d040      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a27      	ldr	r2, [pc, #156]	; (8004d74 <HAL_DMA_IRQHandler+0x404>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d03b      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a26      	ldr	r2, [pc, #152]	; (8004d78 <HAL_DMA_IRQHandler+0x408>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d036      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a24      	ldr	r2, [pc, #144]	; (8004d7c <HAL_DMA_IRQHandler+0x40c>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d031      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a23      	ldr	r2, [pc, #140]	; (8004d80 <HAL_DMA_IRQHandler+0x410>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d02c      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a21      	ldr	r2, [pc, #132]	; (8004d84 <HAL_DMA_IRQHandler+0x414>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d027      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a20      	ldr	r2, [pc, #128]	; (8004d88 <HAL_DMA_IRQHandler+0x418>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d022      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a1e      	ldr	r2, [pc, #120]	; (8004d8c <HAL_DMA_IRQHandler+0x41c>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d01d      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a1d      	ldr	r2, [pc, #116]	; (8004d90 <HAL_DMA_IRQHandler+0x420>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d018      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a1b      	ldr	r2, [pc, #108]	; (8004d94 <HAL_DMA_IRQHandler+0x424>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d013      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a1a      	ldr	r2, [pc, #104]	; (8004d98 <HAL_DMA_IRQHandler+0x428>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d00e      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a18      	ldr	r2, [pc, #96]	; (8004d9c <HAL_DMA_IRQHandler+0x42c>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d009      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a17      	ldr	r2, [pc, #92]	; (8004da0 <HAL_DMA_IRQHandler+0x430>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d004      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x3e2>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a15      	ldr	r2, [pc, #84]	; (8004da4 <HAL_DMA_IRQHandler+0x434>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d12a      	bne.n	8004da8 <HAL_DMA_IRQHandler+0x438>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	bf14      	ite	ne
 8004d60:	2301      	movne	r3, #1
 8004d62:	2300      	moveq	r3, #0
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	e023      	b.n	8004db0 <HAL_DMA_IRQHandler+0x440>
 8004d68:	40020010 	.word	0x40020010
 8004d6c:	40020028 	.word	0x40020028
 8004d70:	40020040 	.word	0x40020040
 8004d74:	40020058 	.word	0x40020058
 8004d78:	40020070 	.word	0x40020070
 8004d7c:	40020088 	.word	0x40020088
 8004d80:	400200a0 	.word	0x400200a0
 8004d84:	400200b8 	.word	0x400200b8
 8004d88:	40020410 	.word	0x40020410
 8004d8c:	40020428 	.word	0x40020428
 8004d90:	40020440 	.word	0x40020440
 8004d94:	40020458 	.word	0x40020458
 8004d98:	40020470 	.word	0x40020470
 8004d9c:	40020488 	.word	0x40020488
 8004da0:	400204a0 	.word	0x400204a0
 8004da4:	400204b8 	.word	0x400204b8
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2300      	movs	r3, #0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00d      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004db8:	f003 031f 	and.w	r3, r3, #31
 8004dbc:	2204      	movs	r2, #4
 8004dbe:	409a      	lsls	r2, r3
 8004dc0:	6a3b      	ldr	r3, [r7, #32]
 8004dc2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc8:	f043 0204 	orr.w	r2, r3, #4
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd4:	f003 031f 	and.w	r3, r3, #31
 8004dd8:	2210      	movs	r2, #16
 8004dda:	409a      	lsls	r2, r3
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	4013      	ands	r3, r2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f000 80a6 	beq.w	8004f32 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a85      	ldr	r2, [pc, #532]	; (8005000 <HAL_DMA_IRQHandler+0x690>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d04a      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a83      	ldr	r2, [pc, #524]	; (8005004 <HAL_DMA_IRQHandler+0x694>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d045      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a82      	ldr	r2, [pc, #520]	; (8005008 <HAL_DMA_IRQHandler+0x698>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d040      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a80      	ldr	r2, [pc, #512]	; (800500c <HAL_DMA_IRQHandler+0x69c>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d03b      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a7f      	ldr	r2, [pc, #508]	; (8005010 <HAL_DMA_IRQHandler+0x6a0>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d036      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a7d      	ldr	r2, [pc, #500]	; (8005014 <HAL_DMA_IRQHandler+0x6a4>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d031      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a7c      	ldr	r2, [pc, #496]	; (8005018 <HAL_DMA_IRQHandler+0x6a8>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d02c      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a7a      	ldr	r2, [pc, #488]	; (800501c <HAL_DMA_IRQHandler+0x6ac>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d027      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a79      	ldr	r2, [pc, #484]	; (8005020 <HAL_DMA_IRQHandler+0x6b0>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d022      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a77      	ldr	r2, [pc, #476]	; (8005024 <HAL_DMA_IRQHandler+0x6b4>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d01d      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a76      	ldr	r2, [pc, #472]	; (8005028 <HAL_DMA_IRQHandler+0x6b8>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d018      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a74      	ldr	r2, [pc, #464]	; (800502c <HAL_DMA_IRQHandler+0x6bc>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d013      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a73      	ldr	r2, [pc, #460]	; (8005030 <HAL_DMA_IRQHandler+0x6c0>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d00e      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a71      	ldr	r2, [pc, #452]	; (8005034 <HAL_DMA_IRQHandler+0x6c4>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d009      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a70      	ldr	r2, [pc, #448]	; (8005038 <HAL_DMA_IRQHandler+0x6c8>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d004      	beq.n	8004e86 <HAL_DMA_IRQHandler+0x516>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a6e      	ldr	r2, [pc, #440]	; (800503c <HAL_DMA_IRQHandler+0x6cc>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d10a      	bne.n	8004e9c <HAL_DMA_IRQHandler+0x52c>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0308 	and.w	r3, r3, #8
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	bf14      	ite	ne
 8004e94:	2301      	movne	r3, #1
 8004e96:	2300      	moveq	r3, #0
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	e009      	b.n	8004eb0 <HAL_DMA_IRQHandler+0x540>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 0304 	and.w	r3, r3, #4
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	bf14      	ite	ne
 8004eaa:	2301      	movne	r3, #1
 8004eac:	2300      	moveq	r3, #0
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d03e      	beq.n	8004f32 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eb8:	f003 031f 	and.w	r3, r3, #31
 8004ebc:	2210      	movs	r2, #16
 8004ebe:	409a      	lsls	r2, r3
 8004ec0:	6a3b      	ldr	r3, [r7, #32]
 8004ec2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d018      	beq.n	8004f04 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d108      	bne.n	8004ef2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d024      	beq.n	8004f32 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	4798      	blx	r3
 8004ef0:	e01f      	b.n	8004f32 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d01b      	beq.n	8004f32 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	4798      	blx	r3
 8004f02:	e016      	b.n	8004f32 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d107      	bne.n	8004f22 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0208 	bic.w	r2, r2, #8
 8004f20:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f36:	f003 031f 	and.w	r3, r3, #31
 8004f3a:	2220      	movs	r2, #32
 8004f3c:	409a      	lsls	r2, r3
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	4013      	ands	r3, r2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f000 8110 	beq.w	8005168 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a2c      	ldr	r2, [pc, #176]	; (8005000 <HAL_DMA_IRQHandler+0x690>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d04a      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a2b      	ldr	r2, [pc, #172]	; (8005004 <HAL_DMA_IRQHandler+0x694>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d045      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a29      	ldr	r2, [pc, #164]	; (8005008 <HAL_DMA_IRQHandler+0x698>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d040      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a28      	ldr	r2, [pc, #160]	; (800500c <HAL_DMA_IRQHandler+0x69c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d03b      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a26      	ldr	r2, [pc, #152]	; (8005010 <HAL_DMA_IRQHandler+0x6a0>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d036      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a25      	ldr	r2, [pc, #148]	; (8005014 <HAL_DMA_IRQHandler+0x6a4>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d031      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a23      	ldr	r2, [pc, #140]	; (8005018 <HAL_DMA_IRQHandler+0x6a8>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d02c      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a22      	ldr	r2, [pc, #136]	; (800501c <HAL_DMA_IRQHandler+0x6ac>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d027      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a20      	ldr	r2, [pc, #128]	; (8005020 <HAL_DMA_IRQHandler+0x6b0>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d022      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a1f      	ldr	r2, [pc, #124]	; (8005024 <HAL_DMA_IRQHandler+0x6b4>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d01d      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a1d      	ldr	r2, [pc, #116]	; (8005028 <HAL_DMA_IRQHandler+0x6b8>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d018      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a1c      	ldr	r2, [pc, #112]	; (800502c <HAL_DMA_IRQHandler+0x6bc>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d013      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a1a      	ldr	r2, [pc, #104]	; (8005030 <HAL_DMA_IRQHandler+0x6c0>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d00e      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a19      	ldr	r2, [pc, #100]	; (8005034 <HAL_DMA_IRQHandler+0x6c4>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d009      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a17      	ldr	r2, [pc, #92]	; (8005038 <HAL_DMA_IRQHandler+0x6c8>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d004      	beq.n	8004fe8 <HAL_DMA_IRQHandler+0x678>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a16      	ldr	r2, [pc, #88]	; (800503c <HAL_DMA_IRQHandler+0x6cc>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d12b      	bne.n	8005040 <HAL_DMA_IRQHandler+0x6d0>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0310 	and.w	r3, r3, #16
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	bf14      	ite	ne
 8004ff6:	2301      	movne	r3, #1
 8004ff8:	2300      	moveq	r3, #0
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	e02a      	b.n	8005054 <HAL_DMA_IRQHandler+0x6e4>
 8004ffe:	bf00      	nop
 8005000:	40020010 	.word	0x40020010
 8005004:	40020028 	.word	0x40020028
 8005008:	40020040 	.word	0x40020040
 800500c:	40020058 	.word	0x40020058
 8005010:	40020070 	.word	0x40020070
 8005014:	40020088 	.word	0x40020088
 8005018:	400200a0 	.word	0x400200a0
 800501c:	400200b8 	.word	0x400200b8
 8005020:	40020410 	.word	0x40020410
 8005024:	40020428 	.word	0x40020428
 8005028:	40020440 	.word	0x40020440
 800502c:	40020458 	.word	0x40020458
 8005030:	40020470 	.word	0x40020470
 8005034:	40020488 	.word	0x40020488
 8005038:	400204a0 	.word	0x400204a0
 800503c:	400204b8 	.word	0x400204b8
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b00      	cmp	r3, #0
 800504c:	bf14      	ite	ne
 800504e:	2301      	movne	r3, #1
 8005050:	2300      	moveq	r3, #0
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 8087 	beq.w	8005168 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800505e:	f003 031f 	and.w	r3, r3, #31
 8005062:	2220      	movs	r2, #32
 8005064:	409a      	lsls	r2, r3
 8005066:	6a3b      	ldr	r3, [r7, #32]
 8005068:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b04      	cmp	r3, #4
 8005074:	d139      	bne.n	80050ea <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f022 0216 	bic.w	r2, r2, #22
 8005084:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	695a      	ldr	r2, [r3, #20]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005094:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509a:	2b00      	cmp	r3, #0
 800509c:	d103      	bne.n	80050a6 <HAL_DMA_IRQHandler+0x736>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d007      	beq.n	80050b6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f022 0208 	bic.w	r2, r2, #8
 80050b4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ba:	f003 031f 	and.w	r3, r3, #31
 80050be:	223f      	movs	r2, #63	; 0x3f
 80050c0:	409a      	lsls	r2, r3
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 8382 	beq.w	80057e4 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	4798      	blx	r3
          }
          return;
 80050e8:	e37c      	b.n	80057e4 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d018      	beq.n	800512a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d108      	bne.n	8005118 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800510a:	2b00      	cmp	r3, #0
 800510c:	d02c      	beq.n	8005168 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	4798      	blx	r3
 8005116:	e027      	b.n	8005168 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800511c:	2b00      	cmp	r3, #0
 800511e:	d023      	beq.n	8005168 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	4798      	blx	r3
 8005128:	e01e      	b.n	8005168 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10f      	bne.n	8005158 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f022 0210 	bic.w	r2, r2, #16
 8005146:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800515c:	2b00      	cmp	r3, #0
 800515e:	d003      	beq.n	8005168 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800516c:	2b00      	cmp	r3, #0
 800516e:	f000 833e 	beq.w	80057ee <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 8088 	beq.w	8005290 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2204      	movs	r2, #4
 8005184:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a89      	ldr	r2, [pc, #548]	; (80053b4 <HAL_DMA_IRQHandler+0xa44>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d04a      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a88      	ldr	r2, [pc, #544]	; (80053b8 <HAL_DMA_IRQHandler+0xa48>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d045      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a86      	ldr	r2, [pc, #536]	; (80053bc <HAL_DMA_IRQHandler+0xa4c>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d040      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a85      	ldr	r2, [pc, #532]	; (80053c0 <HAL_DMA_IRQHandler+0xa50>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d03b      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a83      	ldr	r2, [pc, #524]	; (80053c4 <HAL_DMA_IRQHandler+0xa54>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d036      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a82      	ldr	r2, [pc, #520]	; (80053c8 <HAL_DMA_IRQHandler+0xa58>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d031      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a80      	ldr	r2, [pc, #512]	; (80053cc <HAL_DMA_IRQHandler+0xa5c>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d02c      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a7f      	ldr	r2, [pc, #508]	; (80053d0 <HAL_DMA_IRQHandler+0xa60>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d027      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a7d      	ldr	r2, [pc, #500]	; (80053d4 <HAL_DMA_IRQHandler+0xa64>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d022      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a7c      	ldr	r2, [pc, #496]	; (80053d8 <HAL_DMA_IRQHandler+0xa68>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d01d      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a7a      	ldr	r2, [pc, #488]	; (80053dc <HAL_DMA_IRQHandler+0xa6c>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d018      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a79      	ldr	r2, [pc, #484]	; (80053e0 <HAL_DMA_IRQHandler+0xa70>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d013      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a77      	ldr	r2, [pc, #476]	; (80053e4 <HAL_DMA_IRQHandler+0xa74>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d00e      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a76      	ldr	r2, [pc, #472]	; (80053e8 <HAL_DMA_IRQHandler+0xa78>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d009      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a74      	ldr	r2, [pc, #464]	; (80053ec <HAL_DMA_IRQHandler+0xa7c>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d004      	beq.n	8005228 <HAL_DMA_IRQHandler+0x8b8>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a73      	ldr	r2, [pc, #460]	; (80053f0 <HAL_DMA_IRQHandler+0xa80>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d108      	bne.n	800523a <HAL_DMA_IRQHandler+0x8ca>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0201 	bic.w	r2, r2, #1
 8005236:	601a      	str	r2, [r3, #0]
 8005238:	e007      	b.n	800524a <HAL_DMA_IRQHandler+0x8da>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0201 	bic.w	r2, r2, #1
 8005248:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	3301      	adds	r3, #1
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005252:	429a      	cmp	r2, r3
 8005254:	d307      	bcc.n	8005266 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1f2      	bne.n	800524a <HAL_DMA_IRQHandler+0x8da>
 8005264:	e000      	b.n	8005268 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005266:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b00      	cmp	r3, #0
 8005274:	d004      	beq.n	8005280 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2203      	movs	r2, #3
 800527a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800527e:	e003      	b.n	8005288 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 82aa 	beq.w	80057ee <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	4798      	blx	r3
 80052a2:	e2a4      	b.n	80057ee <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a52      	ldr	r2, [pc, #328]	; (80053f4 <HAL_DMA_IRQHandler+0xa84>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d04a      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a51      	ldr	r2, [pc, #324]	; (80053f8 <HAL_DMA_IRQHandler+0xa88>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d045      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a4f      	ldr	r2, [pc, #316]	; (80053fc <HAL_DMA_IRQHandler+0xa8c>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d040      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a4e      	ldr	r2, [pc, #312]	; (8005400 <HAL_DMA_IRQHandler+0xa90>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d03b      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a4c      	ldr	r2, [pc, #304]	; (8005404 <HAL_DMA_IRQHandler+0xa94>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d036      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a4b      	ldr	r2, [pc, #300]	; (8005408 <HAL_DMA_IRQHandler+0xa98>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d031      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a49      	ldr	r2, [pc, #292]	; (800540c <HAL_DMA_IRQHandler+0xa9c>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d02c      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a48      	ldr	r2, [pc, #288]	; (8005410 <HAL_DMA_IRQHandler+0xaa0>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d027      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a46      	ldr	r2, [pc, #280]	; (8005414 <HAL_DMA_IRQHandler+0xaa4>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d022      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a45      	ldr	r2, [pc, #276]	; (8005418 <HAL_DMA_IRQHandler+0xaa8>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d01d      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a43      	ldr	r2, [pc, #268]	; (800541c <HAL_DMA_IRQHandler+0xaac>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d018      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a42      	ldr	r2, [pc, #264]	; (8005420 <HAL_DMA_IRQHandler+0xab0>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d013      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a40      	ldr	r2, [pc, #256]	; (8005424 <HAL_DMA_IRQHandler+0xab4>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d00e      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a3f      	ldr	r2, [pc, #252]	; (8005428 <HAL_DMA_IRQHandler+0xab8>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d009      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a3d      	ldr	r2, [pc, #244]	; (800542c <HAL_DMA_IRQHandler+0xabc>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d004      	beq.n	8005344 <HAL_DMA_IRQHandler+0x9d4>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a3c      	ldr	r2, [pc, #240]	; (8005430 <HAL_DMA_IRQHandler+0xac0>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d101      	bne.n	8005348 <HAL_DMA_IRQHandler+0x9d8>
 8005344:	2301      	movs	r3, #1
 8005346:	e000      	b.n	800534a <HAL_DMA_IRQHandler+0x9da>
 8005348:	2300      	movs	r3, #0
 800534a:	2b00      	cmp	r3, #0
 800534c:	f000 824f 	beq.w	80057ee <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800535c:	f003 031f 	and.w	r3, r3, #31
 8005360:	2204      	movs	r2, #4
 8005362:	409a      	lsls	r2, r3
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	4013      	ands	r3, r2
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 80dd 	beq.w	8005528 <HAL_DMA_IRQHandler+0xbb8>
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f003 0304 	and.w	r3, r3, #4
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 80d7 	beq.w	8005528 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800537e:	f003 031f 	and.w	r3, r3, #31
 8005382:	2204      	movs	r2, #4
 8005384:	409a      	lsls	r2, r3
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005390:	2b00      	cmp	r3, #0
 8005392:	d059      	beq.n	8005448 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d14a      	bne.n	8005434 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	f000 8220 	beq.w	80057e8 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053b0:	e21a      	b.n	80057e8 <HAL_DMA_IRQHandler+0xe78>
 80053b2:	bf00      	nop
 80053b4:	40020010 	.word	0x40020010
 80053b8:	40020028 	.word	0x40020028
 80053bc:	40020040 	.word	0x40020040
 80053c0:	40020058 	.word	0x40020058
 80053c4:	40020070 	.word	0x40020070
 80053c8:	40020088 	.word	0x40020088
 80053cc:	400200a0 	.word	0x400200a0
 80053d0:	400200b8 	.word	0x400200b8
 80053d4:	40020410 	.word	0x40020410
 80053d8:	40020428 	.word	0x40020428
 80053dc:	40020440 	.word	0x40020440
 80053e0:	40020458 	.word	0x40020458
 80053e4:	40020470 	.word	0x40020470
 80053e8:	40020488 	.word	0x40020488
 80053ec:	400204a0 	.word	0x400204a0
 80053f0:	400204b8 	.word	0x400204b8
 80053f4:	48022c08 	.word	0x48022c08
 80053f8:	48022c1c 	.word	0x48022c1c
 80053fc:	48022c30 	.word	0x48022c30
 8005400:	48022c44 	.word	0x48022c44
 8005404:	48022c58 	.word	0x48022c58
 8005408:	48022c6c 	.word	0x48022c6c
 800540c:	48022c80 	.word	0x48022c80
 8005410:	48022c94 	.word	0x48022c94
 8005414:	58025408 	.word	0x58025408
 8005418:	5802541c 	.word	0x5802541c
 800541c:	58025430 	.word	0x58025430
 8005420:	58025444 	.word	0x58025444
 8005424:	58025458 	.word	0x58025458
 8005428:	5802546c 	.word	0x5802546c
 800542c:	58025480 	.word	0x58025480
 8005430:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005438:	2b00      	cmp	r3, #0
 800543a:	f000 81d5 	beq.w	80057e8 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005446:	e1cf      	b.n	80057e8 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	f003 0320 	and.w	r3, r3, #32
 800544e:	2b00      	cmp	r3, #0
 8005450:	d160      	bne.n	8005514 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a7f      	ldr	r2, [pc, #508]	; (8005654 <HAL_DMA_IRQHandler+0xce4>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d04a      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a7d      	ldr	r2, [pc, #500]	; (8005658 <HAL_DMA_IRQHandler+0xce8>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d045      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a7c      	ldr	r2, [pc, #496]	; (800565c <HAL_DMA_IRQHandler+0xcec>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d040      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a7a      	ldr	r2, [pc, #488]	; (8005660 <HAL_DMA_IRQHandler+0xcf0>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d03b      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a79      	ldr	r2, [pc, #484]	; (8005664 <HAL_DMA_IRQHandler+0xcf4>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d036      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a77      	ldr	r2, [pc, #476]	; (8005668 <HAL_DMA_IRQHandler+0xcf8>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d031      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a76      	ldr	r2, [pc, #472]	; (800566c <HAL_DMA_IRQHandler+0xcfc>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d02c      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a74      	ldr	r2, [pc, #464]	; (8005670 <HAL_DMA_IRQHandler+0xd00>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d027      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a73      	ldr	r2, [pc, #460]	; (8005674 <HAL_DMA_IRQHandler+0xd04>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d022      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a71      	ldr	r2, [pc, #452]	; (8005678 <HAL_DMA_IRQHandler+0xd08>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d01d      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a70      	ldr	r2, [pc, #448]	; (800567c <HAL_DMA_IRQHandler+0xd0c>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d018      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a6e      	ldr	r2, [pc, #440]	; (8005680 <HAL_DMA_IRQHandler+0xd10>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d013      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a6d      	ldr	r2, [pc, #436]	; (8005684 <HAL_DMA_IRQHandler+0xd14>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d00e      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a6b      	ldr	r2, [pc, #428]	; (8005688 <HAL_DMA_IRQHandler+0xd18>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d009      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a6a      	ldr	r2, [pc, #424]	; (800568c <HAL_DMA_IRQHandler+0xd1c>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d004      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xb82>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a68      	ldr	r2, [pc, #416]	; (8005690 <HAL_DMA_IRQHandler+0xd20>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d108      	bne.n	8005504 <HAL_DMA_IRQHandler+0xb94>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f022 0208 	bic.w	r2, r2, #8
 8005500:	601a      	str	r2, [r3, #0]
 8005502:	e007      	b.n	8005514 <HAL_DMA_IRQHandler+0xba4>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f022 0204 	bic.w	r2, r2, #4
 8005512:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 8165 	beq.w	80057e8 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005526:	e15f      	b.n	80057e8 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800552c:	f003 031f 	and.w	r3, r3, #31
 8005530:	2202      	movs	r2, #2
 8005532:	409a      	lsls	r2, r3
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	4013      	ands	r3, r2
 8005538:	2b00      	cmp	r3, #0
 800553a:	f000 80c5 	beq.w	80056c8 <HAL_DMA_IRQHandler+0xd58>
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	f003 0302 	and.w	r3, r3, #2
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 80bf 	beq.w	80056c8 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800554e:	f003 031f 	and.w	r3, r3, #31
 8005552:	2202      	movs	r2, #2
 8005554:	409a      	lsls	r2, r3
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d018      	beq.n	8005596 <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d109      	bne.n	8005582 <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005572:	2b00      	cmp	r3, #0
 8005574:	f000 813a 	beq.w	80057ec <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005580:	e134      	b.n	80057ec <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005586:	2b00      	cmp	r3, #0
 8005588:	f000 8130 	beq.w	80057ec <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005594:	e12a      	b.n	80057ec <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f003 0320 	and.w	r3, r3, #32
 800559c:	2b00      	cmp	r3, #0
 800559e:	f040 8089 	bne.w	80056b4 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a2b      	ldr	r2, [pc, #172]	; (8005654 <HAL_DMA_IRQHandler+0xce4>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d04a      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a29      	ldr	r2, [pc, #164]	; (8005658 <HAL_DMA_IRQHandler+0xce8>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d045      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a28      	ldr	r2, [pc, #160]	; (800565c <HAL_DMA_IRQHandler+0xcec>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d040      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a26      	ldr	r2, [pc, #152]	; (8005660 <HAL_DMA_IRQHandler+0xcf0>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d03b      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a25      	ldr	r2, [pc, #148]	; (8005664 <HAL_DMA_IRQHandler+0xcf4>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d036      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a23      	ldr	r2, [pc, #140]	; (8005668 <HAL_DMA_IRQHandler+0xcf8>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d031      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a22      	ldr	r2, [pc, #136]	; (800566c <HAL_DMA_IRQHandler+0xcfc>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d02c      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a20      	ldr	r2, [pc, #128]	; (8005670 <HAL_DMA_IRQHandler+0xd00>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d027      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a1f      	ldr	r2, [pc, #124]	; (8005674 <HAL_DMA_IRQHandler+0xd04>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d022      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a1d      	ldr	r2, [pc, #116]	; (8005678 <HAL_DMA_IRQHandler+0xd08>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d01d      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a1c      	ldr	r2, [pc, #112]	; (800567c <HAL_DMA_IRQHandler+0xd0c>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d018      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a1a      	ldr	r2, [pc, #104]	; (8005680 <HAL_DMA_IRQHandler+0xd10>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d013      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a19      	ldr	r2, [pc, #100]	; (8005684 <HAL_DMA_IRQHandler+0xd14>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d00e      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a17      	ldr	r2, [pc, #92]	; (8005688 <HAL_DMA_IRQHandler+0xd18>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d009      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a16      	ldr	r2, [pc, #88]	; (800568c <HAL_DMA_IRQHandler+0xd1c>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d004      	beq.n	8005642 <HAL_DMA_IRQHandler+0xcd2>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a14      	ldr	r2, [pc, #80]	; (8005690 <HAL_DMA_IRQHandler+0xd20>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d128      	bne.n	8005694 <HAL_DMA_IRQHandler+0xd24>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f022 0214 	bic.w	r2, r2, #20
 8005650:	601a      	str	r2, [r3, #0]
 8005652:	e027      	b.n	80056a4 <HAL_DMA_IRQHandler+0xd34>
 8005654:	40020010 	.word	0x40020010
 8005658:	40020028 	.word	0x40020028
 800565c:	40020040 	.word	0x40020040
 8005660:	40020058 	.word	0x40020058
 8005664:	40020070 	.word	0x40020070
 8005668:	40020088 	.word	0x40020088
 800566c:	400200a0 	.word	0x400200a0
 8005670:	400200b8 	.word	0x400200b8
 8005674:	40020410 	.word	0x40020410
 8005678:	40020428 	.word	0x40020428
 800567c:	40020440 	.word	0x40020440
 8005680:	40020458 	.word	0x40020458
 8005684:	40020470 	.word	0x40020470
 8005688:	40020488 	.word	0x40020488
 800568c:	400204a0 	.word	0x400204a0
 8005690:	400204b8 	.word	0x400204b8
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 020a 	bic.w	r2, r2, #10
 80056a2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	f000 8097 	beq.w	80057ec <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056c6:	e091      	b.n	80057ec <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056cc:	f003 031f 	and.w	r3, r3, #31
 80056d0:	2208      	movs	r2, #8
 80056d2:	409a      	lsls	r2, r3
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	4013      	ands	r3, r2
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f000 8088 	beq.w	80057ee <HAL_DMA_IRQHandler+0xe7e>
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	f003 0308 	and.w	r3, r3, #8
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f000 8082 	beq.w	80057ee <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a41      	ldr	r2, [pc, #260]	; (80057f4 <HAL_DMA_IRQHandler+0xe84>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d04a      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a3f      	ldr	r2, [pc, #252]	; (80057f8 <HAL_DMA_IRQHandler+0xe88>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d045      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a3e      	ldr	r2, [pc, #248]	; (80057fc <HAL_DMA_IRQHandler+0xe8c>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d040      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a3c      	ldr	r2, [pc, #240]	; (8005800 <HAL_DMA_IRQHandler+0xe90>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d03b      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a3b      	ldr	r2, [pc, #236]	; (8005804 <HAL_DMA_IRQHandler+0xe94>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d036      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a39      	ldr	r2, [pc, #228]	; (8005808 <HAL_DMA_IRQHandler+0xe98>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d031      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a38      	ldr	r2, [pc, #224]	; (800580c <HAL_DMA_IRQHandler+0xe9c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d02c      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a36      	ldr	r2, [pc, #216]	; (8005810 <HAL_DMA_IRQHandler+0xea0>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d027      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a35      	ldr	r2, [pc, #212]	; (8005814 <HAL_DMA_IRQHandler+0xea4>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d022      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a33      	ldr	r2, [pc, #204]	; (8005818 <HAL_DMA_IRQHandler+0xea8>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d01d      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a32      	ldr	r2, [pc, #200]	; (800581c <HAL_DMA_IRQHandler+0xeac>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d018      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a30      	ldr	r2, [pc, #192]	; (8005820 <HAL_DMA_IRQHandler+0xeb0>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d013      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a2f      	ldr	r2, [pc, #188]	; (8005824 <HAL_DMA_IRQHandler+0xeb4>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d00e      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a2d      	ldr	r2, [pc, #180]	; (8005828 <HAL_DMA_IRQHandler+0xeb8>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d009      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a2c      	ldr	r2, [pc, #176]	; (800582c <HAL_DMA_IRQHandler+0xebc>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d004      	beq.n	800578a <HAL_DMA_IRQHandler+0xe1a>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a2a      	ldr	r2, [pc, #168]	; (8005830 <HAL_DMA_IRQHandler+0xec0>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d108      	bne.n	800579c <HAL_DMA_IRQHandler+0xe2c>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f022 021c 	bic.w	r2, r2, #28
 8005798:	601a      	str	r2, [r3, #0]
 800579a:	e007      	b.n	80057ac <HAL_DMA_IRQHandler+0xe3c>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f022 020e 	bic.w	r2, r2, #14
 80057aa:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057b0:	f003 031f 	and.w	r3, r3, #31
 80057b4:	2201      	movs	r2, #1
 80057b6:	409a      	lsls	r2, r3
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d009      	beq.n	80057ee <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	4798      	blx	r3
 80057e2:	e004      	b.n	80057ee <HAL_DMA_IRQHandler+0xe7e>
          return;
 80057e4:	bf00      	nop
 80057e6:	e002      	b.n	80057ee <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057e8:	bf00      	nop
 80057ea:	e000      	b.n	80057ee <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057ec:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80057ee:	3728      	adds	r7, #40	; 0x28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	40020010 	.word	0x40020010
 80057f8:	40020028 	.word	0x40020028
 80057fc:	40020040 	.word	0x40020040
 8005800:	40020058 	.word	0x40020058
 8005804:	40020070 	.word	0x40020070
 8005808:	40020088 	.word	0x40020088
 800580c:	400200a0 	.word	0x400200a0
 8005810:	400200b8 	.word	0x400200b8
 8005814:	40020410 	.word	0x40020410
 8005818:	40020428 	.word	0x40020428
 800581c:	40020440 	.word	0x40020440
 8005820:	40020458 	.word	0x40020458
 8005824:	40020470 	.word	0x40020470
 8005828:	40020488 	.word	0x40020488
 800582c:	400204a0 	.word	0x400204a0
 8005830:	400204b8 	.word	0x400204b8

08005834 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005840:	4618      	mov	r0, r3
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800584c:	b480      	push	{r7}
 800584e:	b087      	sub	sp, #28
 8005850:	af00      	add	r7, sp, #0
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	607a      	str	r2, [r7, #4]
 8005858:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800585e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005864:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a7f      	ldr	r2, [pc, #508]	; (8005a68 <DMA_SetConfig+0x21c>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d072      	beq.n	8005956 <DMA_SetConfig+0x10a>
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a7d      	ldr	r2, [pc, #500]	; (8005a6c <DMA_SetConfig+0x220>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d06d      	beq.n	8005956 <DMA_SetConfig+0x10a>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a7c      	ldr	r2, [pc, #496]	; (8005a70 <DMA_SetConfig+0x224>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d068      	beq.n	8005956 <DMA_SetConfig+0x10a>
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a7a      	ldr	r2, [pc, #488]	; (8005a74 <DMA_SetConfig+0x228>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d063      	beq.n	8005956 <DMA_SetConfig+0x10a>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a79      	ldr	r2, [pc, #484]	; (8005a78 <DMA_SetConfig+0x22c>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d05e      	beq.n	8005956 <DMA_SetConfig+0x10a>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a77      	ldr	r2, [pc, #476]	; (8005a7c <DMA_SetConfig+0x230>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d059      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a76      	ldr	r2, [pc, #472]	; (8005a80 <DMA_SetConfig+0x234>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d054      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a74      	ldr	r2, [pc, #464]	; (8005a84 <DMA_SetConfig+0x238>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d04f      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a73      	ldr	r2, [pc, #460]	; (8005a88 <DMA_SetConfig+0x23c>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d04a      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a71      	ldr	r2, [pc, #452]	; (8005a8c <DMA_SetConfig+0x240>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d045      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a70      	ldr	r2, [pc, #448]	; (8005a90 <DMA_SetConfig+0x244>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d040      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a6e      	ldr	r2, [pc, #440]	; (8005a94 <DMA_SetConfig+0x248>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d03b      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a6d      	ldr	r2, [pc, #436]	; (8005a98 <DMA_SetConfig+0x24c>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d036      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a6b      	ldr	r2, [pc, #428]	; (8005a9c <DMA_SetConfig+0x250>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d031      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a6a      	ldr	r2, [pc, #424]	; (8005aa0 <DMA_SetConfig+0x254>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d02c      	beq.n	8005956 <DMA_SetConfig+0x10a>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a68      	ldr	r2, [pc, #416]	; (8005aa4 <DMA_SetConfig+0x258>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d027      	beq.n	8005956 <DMA_SetConfig+0x10a>
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a67      	ldr	r2, [pc, #412]	; (8005aa8 <DMA_SetConfig+0x25c>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d022      	beq.n	8005956 <DMA_SetConfig+0x10a>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a65      	ldr	r2, [pc, #404]	; (8005aac <DMA_SetConfig+0x260>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d01d      	beq.n	8005956 <DMA_SetConfig+0x10a>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a64      	ldr	r2, [pc, #400]	; (8005ab0 <DMA_SetConfig+0x264>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d018      	beq.n	8005956 <DMA_SetConfig+0x10a>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a62      	ldr	r2, [pc, #392]	; (8005ab4 <DMA_SetConfig+0x268>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d013      	beq.n	8005956 <DMA_SetConfig+0x10a>
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a61      	ldr	r2, [pc, #388]	; (8005ab8 <DMA_SetConfig+0x26c>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d00e      	beq.n	8005956 <DMA_SetConfig+0x10a>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a5f      	ldr	r2, [pc, #380]	; (8005abc <DMA_SetConfig+0x270>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d009      	beq.n	8005956 <DMA_SetConfig+0x10a>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a5e      	ldr	r2, [pc, #376]	; (8005ac0 <DMA_SetConfig+0x274>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d004      	beq.n	8005956 <DMA_SetConfig+0x10a>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a5c      	ldr	r2, [pc, #368]	; (8005ac4 <DMA_SetConfig+0x278>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d101      	bne.n	800595a <DMA_SetConfig+0x10e>
 8005956:	2301      	movs	r3, #1
 8005958:	e000      	b.n	800595c <DMA_SetConfig+0x110>
 800595a:	2300      	movs	r3, #0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00d      	beq.n	800597c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005964:	68fa      	ldr	r2, [r7, #12]
 8005966:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005968:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800596e:	2b00      	cmp	r3, #0
 8005970:	d004      	beq.n	800597c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800597a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a39      	ldr	r2, [pc, #228]	; (8005a68 <DMA_SetConfig+0x21c>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d04a      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a38      	ldr	r2, [pc, #224]	; (8005a6c <DMA_SetConfig+0x220>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d045      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a36      	ldr	r2, [pc, #216]	; (8005a70 <DMA_SetConfig+0x224>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d040      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a35      	ldr	r2, [pc, #212]	; (8005a74 <DMA_SetConfig+0x228>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d03b      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a33      	ldr	r2, [pc, #204]	; (8005a78 <DMA_SetConfig+0x22c>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d036      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a32      	ldr	r2, [pc, #200]	; (8005a7c <DMA_SetConfig+0x230>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d031      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a30      	ldr	r2, [pc, #192]	; (8005a80 <DMA_SetConfig+0x234>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d02c      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a2f      	ldr	r2, [pc, #188]	; (8005a84 <DMA_SetConfig+0x238>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d027      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a2d      	ldr	r2, [pc, #180]	; (8005a88 <DMA_SetConfig+0x23c>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d022      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a2c      	ldr	r2, [pc, #176]	; (8005a8c <DMA_SetConfig+0x240>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d01d      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a2a      	ldr	r2, [pc, #168]	; (8005a90 <DMA_SetConfig+0x244>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d018      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a29      	ldr	r2, [pc, #164]	; (8005a94 <DMA_SetConfig+0x248>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d013      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a27      	ldr	r2, [pc, #156]	; (8005a98 <DMA_SetConfig+0x24c>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d00e      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a26      	ldr	r2, [pc, #152]	; (8005a9c <DMA_SetConfig+0x250>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d009      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a24      	ldr	r2, [pc, #144]	; (8005aa0 <DMA_SetConfig+0x254>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d004      	beq.n	8005a1c <DMA_SetConfig+0x1d0>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a23      	ldr	r2, [pc, #140]	; (8005aa4 <DMA_SetConfig+0x258>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d101      	bne.n	8005a20 <DMA_SetConfig+0x1d4>
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e000      	b.n	8005a22 <DMA_SetConfig+0x1d6>
 8005a20:	2300      	movs	r3, #0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d059      	beq.n	8005ada <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a2a:	f003 031f 	and.w	r3, r3, #31
 8005a2e:	223f      	movs	r2, #63	; 0x3f
 8005a30:	409a      	lsls	r2, r3
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005a44:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	683a      	ldr	r2, [r7, #0]
 8005a4c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	2b40      	cmp	r3, #64	; 0x40
 8005a54:	d138      	bne.n	8005ac8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005a66:	e0ae      	b.n	8005bc6 <DMA_SetConfig+0x37a>
 8005a68:	40020010 	.word	0x40020010
 8005a6c:	40020028 	.word	0x40020028
 8005a70:	40020040 	.word	0x40020040
 8005a74:	40020058 	.word	0x40020058
 8005a78:	40020070 	.word	0x40020070
 8005a7c:	40020088 	.word	0x40020088
 8005a80:	400200a0 	.word	0x400200a0
 8005a84:	400200b8 	.word	0x400200b8
 8005a88:	40020410 	.word	0x40020410
 8005a8c:	40020428 	.word	0x40020428
 8005a90:	40020440 	.word	0x40020440
 8005a94:	40020458 	.word	0x40020458
 8005a98:	40020470 	.word	0x40020470
 8005a9c:	40020488 	.word	0x40020488
 8005aa0:	400204a0 	.word	0x400204a0
 8005aa4:	400204b8 	.word	0x400204b8
 8005aa8:	58025408 	.word	0x58025408
 8005aac:	5802541c 	.word	0x5802541c
 8005ab0:	58025430 	.word	0x58025430
 8005ab4:	58025444 	.word	0x58025444
 8005ab8:	58025458 	.word	0x58025458
 8005abc:	5802546c 	.word	0x5802546c
 8005ac0:	58025480 	.word	0x58025480
 8005ac4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	60da      	str	r2, [r3, #12]
}
 8005ad8:	e075      	b.n	8005bc6 <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a3d      	ldr	r2, [pc, #244]	; (8005bd4 <DMA_SetConfig+0x388>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d04a      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a3b      	ldr	r2, [pc, #236]	; (8005bd8 <DMA_SetConfig+0x38c>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d045      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a3a      	ldr	r2, [pc, #232]	; (8005bdc <DMA_SetConfig+0x390>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d040      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a38      	ldr	r2, [pc, #224]	; (8005be0 <DMA_SetConfig+0x394>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d03b      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a37      	ldr	r2, [pc, #220]	; (8005be4 <DMA_SetConfig+0x398>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d036      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a35      	ldr	r2, [pc, #212]	; (8005be8 <DMA_SetConfig+0x39c>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d031      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a34      	ldr	r2, [pc, #208]	; (8005bec <DMA_SetConfig+0x3a0>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d02c      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a32      	ldr	r2, [pc, #200]	; (8005bf0 <DMA_SetConfig+0x3a4>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d027      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a31      	ldr	r2, [pc, #196]	; (8005bf4 <DMA_SetConfig+0x3a8>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d022      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a2f      	ldr	r2, [pc, #188]	; (8005bf8 <DMA_SetConfig+0x3ac>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d01d      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a2e      	ldr	r2, [pc, #184]	; (8005bfc <DMA_SetConfig+0x3b0>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d018      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a2c      	ldr	r2, [pc, #176]	; (8005c00 <DMA_SetConfig+0x3b4>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d013      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a2b      	ldr	r2, [pc, #172]	; (8005c04 <DMA_SetConfig+0x3b8>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00e      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a29      	ldr	r2, [pc, #164]	; (8005c08 <DMA_SetConfig+0x3bc>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d009      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a28      	ldr	r2, [pc, #160]	; (8005c0c <DMA_SetConfig+0x3c0>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d004      	beq.n	8005b7a <DMA_SetConfig+0x32e>
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a26      	ldr	r2, [pc, #152]	; (8005c10 <DMA_SetConfig+0x3c4>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d101      	bne.n	8005b7e <DMA_SetConfig+0x332>
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e000      	b.n	8005b80 <DMA_SetConfig+0x334>
 8005b7e:	2300      	movs	r3, #0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d020      	beq.n	8005bc6 <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b88:	f003 031f 	and.w	r3, r3, #31
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	409a      	lsls	r2, r3
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	683a      	ldr	r2, [r7, #0]
 8005b9a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	2b40      	cmp	r3, #64	; 0x40
 8005ba2:	d108      	bne.n	8005bb6 <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	60da      	str	r2, [r3, #12]
}
 8005bb4:	e007      	b.n	8005bc6 <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	60da      	str	r2, [r3, #12]
}
 8005bc6:	bf00      	nop
 8005bc8:	371c      	adds	r7, #28
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	48022c08 	.word	0x48022c08
 8005bd8:	48022c1c 	.word	0x48022c1c
 8005bdc:	48022c30 	.word	0x48022c30
 8005be0:	48022c44 	.word	0x48022c44
 8005be4:	48022c58 	.word	0x48022c58
 8005be8:	48022c6c 	.word	0x48022c6c
 8005bec:	48022c80 	.word	0x48022c80
 8005bf0:	48022c94 	.word	0x48022c94
 8005bf4:	58025408 	.word	0x58025408
 8005bf8:	5802541c 	.word	0x5802541c
 8005bfc:	58025430 	.word	0x58025430
 8005c00:	58025444 	.word	0x58025444
 8005c04:	58025458 	.word	0x58025458
 8005c08:	5802546c 	.word	0x5802546c
 8005c0c:	58025480 	.word	0x58025480
 8005c10:	58025494 	.word	0x58025494

08005c14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a42      	ldr	r2, [pc, #264]	; (8005d2c <DMA_CalcBaseAndBitshift+0x118>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d04a      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a41      	ldr	r2, [pc, #260]	; (8005d30 <DMA_CalcBaseAndBitshift+0x11c>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d045      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a3f      	ldr	r2, [pc, #252]	; (8005d34 <DMA_CalcBaseAndBitshift+0x120>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d040      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a3e      	ldr	r2, [pc, #248]	; (8005d38 <DMA_CalcBaseAndBitshift+0x124>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d03b      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a3c      	ldr	r2, [pc, #240]	; (8005d3c <DMA_CalcBaseAndBitshift+0x128>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d036      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a3b      	ldr	r2, [pc, #236]	; (8005d40 <DMA_CalcBaseAndBitshift+0x12c>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d031      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a39      	ldr	r2, [pc, #228]	; (8005d44 <DMA_CalcBaseAndBitshift+0x130>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d02c      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a38      	ldr	r2, [pc, #224]	; (8005d48 <DMA_CalcBaseAndBitshift+0x134>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d027      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a36      	ldr	r2, [pc, #216]	; (8005d4c <DMA_CalcBaseAndBitshift+0x138>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d022      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a35      	ldr	r2, [pc, #212]	; (8005d50 <DMA_CalcBaseAndBitshift+0x13c>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d01d      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a33      	ldr	r2, [pc, #204]	; (8005d54 <DMA_CalcBaseAndBitshift+0x140>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d018      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a32      	ldr	r2, [pc, #200]	; (8005d58 <DMA_CalcBaseAndBitshift+0x144>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d013      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a30      	ldr	r2, [pc, #192]	; (8005d5c <DMA_CalcBaseAndBitshift+0x148>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d00e      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a2f      	ldr	r2, [pc, #188]	; (8005d60 <DMA_CalcBaseAndBitshift+0x14c>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d009      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a2d      	ldr	r2, [pc, #180]	; (8005d64 <DMA_CalcBaseAndBitshift+0x150>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d004      	beq.n	8005cbc <DMA_CalcBaseAndBitshift+0xa8>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a2c      	ldr	r2, [pc, #176]	; (8005d68 <DMA_CalcBaseAndBitshift+0x154>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d101      	bne.n	8005cc0 <DMA_CalcBaseAndBitshift+0xac>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e000      	b.n	8005cc2 <DMA_CalcBaseAndBitshift+0xae>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d024      	beq.n	8005d10 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	3b10      	subs	r3, #16
 8005cce:	4a27      	ldr	r2, [pc, #156]	; (8005d6c <DMA_CalcBaseAndBitshift+0x158>)
 8005cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cd4:	091b      	lsrs	r3, r3, #4
 8005cd6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f003 0307 	and.w	r3, r3, #7
 8005cde:	4a24      	ldr	r2, [pc, #144]	; (8005d70 <DMA_CalcBaseAndBitshift+0x15c>)
 8005ce0:	5cd3      	ldrb	r3, [r2, r3]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2b03      	cmp	r3, #3
 8005cec:	d908      	bls.n	8005d00 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	4b1f      	ldr	r3, [pc, #124]	; (8005d74 <DMA_CalcBaseAndBitshift+0x160>)
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	1d1a      	adds	r2, r3, #4
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	659a      	str	r2, [r3, #88]	; 0x58
 8005cfe:	e00d      	b.n	8005d1c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	461a      	mov	r2, r3
 8005d06:	4b1b      	ldr	r3, [pc, #108]	; (8005d74 <DMA_CalcBaseAndBitshift+0x160>)
 8005d08:	4013      	ands	r3, r2
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	6593      	str	r3, [r2, #88]	; 0x58
 8005d0e:	e005      	b.n	8005d1c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr
 8005d2c:	40020010 	.word	0x40020010
 8005d30:	40020028 	.word	0x40020028
 8005d34:	40020040 	.word	0x40020040
 8005d38:	40020058 	.word	0x40020058
 8005d3c:	40020070 	.word	0x40020070
 8005d40:	40020088 	.word	0x40020088
 8005d44:	400200a0 	.word	0x400200a0
 8005d48:	400200b8 	.word	0x400200b8
 8005d4c:	40020410 	.word	0x40020410
 8005d50:	40020428 	.word	0x40020428
 8005d54:	40020440 	.word	0x40020440
 8005d58:	40020458 	.word	0x40020458
 8005d5c:	40020470 	.word	0x40020470
 8005d60:	40020488 	.word	0x40020488
 8005d64:	400204a0 	.word	0x400204a0
 8005d68:	400204b8 	.word	0x400204b8
 8005d6c:	aaaaaaab 	.word	0xaaaaaaab
 8005d70:	080128ac 	.word	0x080128ac
 8005d74:	fffffc00 	.word	0xfffffc00

08005d78 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d80:	2300      	movs	r3, #0
 8005d82:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	699b      	ldr	r3, [r3, #24]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d120      	bne.n	8005dce <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d90:	2b03      	cmp	r3, #3
 8005d92:	d858      	bhi.n	8005e46 <DMA_CheckFifoParam+0xce>
 8005d94:	a201      	add	r2, pc, #4	; (adr r2, 8005d9c <DMA_CheckFifoParam+0x24>)
 8005d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d9a:	bf00      	nop
 8005d9c:	08005dad 	.word	0x08005dad
 8005da0:	08005dbf 	.word	0x08005dbf
 8005da4:	08005dad 	.word	0x08005dad
 8005da8:	08005e47 	.word	0x08005e47
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d048      	beq.n	8005e4a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005dbc:	e045      	b.n	8005e4a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005dc6:	d142      	bne.n	8005e4e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005dcc:	e03f      	b.n	8005e4e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dd6:	d123      	bne.n	8005e20 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ddc:	2b03      	cmp	r3, #3
 8005dde:	d838      	bhi.n	8005e52 <DMA_CheckFifoParam+0xda>
 8005de0:	a201      	add	r2, pc, #4	; (adr r2, 8005de8 <DMA_CheckFifoParam+0x70>)
 8005de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de6:	bf00      	nop
 8005de8:	08005df9 	.word	0x08005df9
 8005dec:	08005dff 	.word	0x08005dff
 8005df0:	08005df9 	.word	0x08005df9
 8005df4:	08005e11 	.word	0x08005e11
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	73fb      	strb	r3, [r7, #15]
        break;
 8005dfc:	e030      	b.n	8005e60 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d025      	beq.n	8005e56 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005e0e:	e022      	b.n	8005e56 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e14:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005e18:	d11f      	bne.n	8005e5a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005e1e:	e01c      	b.n	8005e5a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	d902      	bls.n	8005e2e <DMA_CheckFifoParam+0xb6>
 8005e28:	2b03      	cmp	r3, #3
 8005e2a:	d003      	beq.n	8005e34 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005e2c:	e018      	b.n	8005e60 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	73fb      	strb	r3, [r7, #15]
        break;
 8005e32:	e015      	b.n	8005e60 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d00e      	beq.n	8005e5e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	73fb      	strb	r3, [r7, #15]
    break;
 8005e44:	e00b      	b.n	8005e5e <DMA_CheckFifoParam+0xe6>
        break;
 8005e46:	bf00      	nop
 8005e48:	e00a      	b.n	8005e60 <DMA_CheckFifoParam+0xe8>
        break;
 8005e4a:	bf00      	nop
 8005e4c:	e008      	b.n	8005e60 <DMA_CheckFifoParam+0xe8>
        break;
 8005e4e:	bf00      	nop
 8005e50:	e006      	b.n	8005e60 <DMA_CheckFifoParam+0xe8>
        break;
 8005e52:	bf00      	nop
 8005e54:	e004      	b.n	8005e60 <DMA_CheckFifoParam+0xe8>
        break;
 8005e56:	bf00      	nop
 8005e58:	e002      	b.n	8005e60 <DMA_CheckFifoParam+0xe8>
        break;
 8005e5a:	bf00      	nop
 8005e5c:	e000      	b.n	8005e60 <DMA_CheckFifoParam+0xe8>
    break;
 8005e5e:	bf00      	nop
    }
  }

  return status;
 8005e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop

08005e70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b085      	sub	sp, #20
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a38      	ldr	r2, [pc, #224]	; (8005f64 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d022      	beq.n	8005ece <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a36      	ldr	r2, [pc, #216]	; (8005f68 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d01d      	beq.n	8005ece <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a35      	ldr	r2, [pc, #212]	; (8005f6c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d018      	beq.n	8005ece <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a33      	ldr	r2, [pc, #204]	; (8005f70 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d013      	beq.n	8005ece <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a32      	ldr	r2, [pc, #200]	; (8005f74 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d00e      	beq.n	8005ece <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a30      	ldr	r2, [pc, #192]	; (8005f78 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d009      	beq.n	8005ece <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a2f      	ldr	r2, [pc, #188]	; (8005f7c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d004      	beq.n	8005ece <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a2d      	ldr	r2, [pc, #180]	; (8005f80 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d101      	bne.n	8005ed2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e000      	b.n	8005ed4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d01a      	beq.n	8005f0e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	3b08      	subs	r3, #8
 8005ee0:	4a28      	ldr	r2, [pc, #160]	; (8005f84 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee6:	091b      	lsrs	r3, r3, #4
 8005ee8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	4b26      	ldr	r3, [pc, #152]	; (8005f88 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005eee:	4413      	add	r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a24      	ldr	r2, [pc, #144]	; (8005f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005efc:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f003 031f 	and.w	r3, r3, #31
 8005f04:	2201      	movs	r2, #1
 8005f06:	409a      	lsls	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005f0c:	e024      	b.n	8005f58 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	3b10      	subs	r3, #16
 8005f16:	4a1e      	ldr	r2, [pc, #120]	; (8005f90 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005f18:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1c:	091b      	lsrs	r3, r3, #4
 8005f1e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	4a1c      	ldr	r2, [pc, #112]	; (8005f94 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d806      	bhi.n	8005f36 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	4a1b      	ldr	r2, [pc, #108]	; (8005f98 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d902      	bls.n	8005f36 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	3308      	adds	r3, #8
 8005f34:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	4b18      	ldr	r3, [pc, #96]	; (8005f9c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005f3a:	4413      	add	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	461a      	mov	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a16      	ldr	r2, [pc, #88]	; (8005fa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005f48:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f003 031f 	and.w	r3, r3, #31
 8005f50:	2201      	movs	r2, #1
 8005f52:	409a      	lsls	r2, r3
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005f58:	bf00      	nop
 8005f5a:	3714      	adds	r7, #20
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr
 8005f64:	58025408 	.word	0x58025408
 8005f68:	5802541c 	.word	0x5802541c
 8005f6c:	58025430 	.word	0x58025430
 8005f70:	58025444 	.word	0x58025444
 8005f74:	58025458 	.word	0x58025458
 8005f78:	5802546c 	.word	0x5802546c
 8005f7c:	58025480 	.word	0x58025480
 8005f80:	58025494 	.word	0x58025494
 8005f84:	cccccccd 	.word	0xcccccccd
 8005f88:	16009600 	.word	0x16009600
 8005f8c:	58025880 	.word	0x58025880
 8005f90:	aaaaaaab 	.word	0xaaaaaaab
 8005f94:	400204b8 	.word	0x400204b8
 8005f98:	4002040f 	.word	0x4002040f
 8005f9c:	10008200 	.word	0x10008200
 8005fa0:	40020880 	.word	0x40020880

08005fa4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d04a      	beq.n	8006050 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2b08      	cmp	r3, #8
 8005fbe:	d847      	bhi.n	8006050 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a25      	ldr	r2, [pc, #148]	; (800605c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d022      	beq.n	8006010 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a24      	ldr	r2, [pc, #144]	; (8006060 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d01d      	beq.n	8006010 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a22      	ldr	r2, [pc, #136]	; (8006064 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d018      	beq.n	8006010 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a21      	ldr	r2, [pc, #132]	; (8006068 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d013      	beq.n	8006010 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a1f      	ldr	r2, [pc, #124]	; (800606c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d00e      	beq.n	8006010 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a1e      	ldr	r2, [pc, #120]	; (8006070 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d009      	beq.n	8006010 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a1c      	ldr	r2, [pc, #112]	; (8006074 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d004      	beq.n	8006010 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a1b      	ldr	r2, [pc, #108]	; (8006078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d101      	bne.n	8006014 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006010:	2301      	movs	r3, #1
 8006012:	e000      	b.n	8006016 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006014:	2300      	movs	r3, #0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00a      	beq.n	8006030 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	4b17      	ldr	r3, [pc, #92]	; (800607c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800601e:	4413      	add	r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	461a      	mov	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a15      	ldr	r2, [pc, #84]	; (8006080 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800602c:	671a      	str	r2, [r3, #112]	; 0x70
 800602e:	e009      	b.n	8006044 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	4b14      	ldr	r3, [pc, #80]	; (8006084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006034:	4413      	add	r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	461a      	mov	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a11      	ldr	r2, [pc, #68]	; (8006088 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006042:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	3b01      	subs	r3, #1
 8006048:	2201      	movs	r2, #1
 800604a:	409a      	lsls	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8006050:	bf00      	nop
 8006052:	3714      	adds	r7, #20
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr
 800605c:	58025408 	.word	0x58025408
 8006060:	5802541c 	.word	0x5802541c
 8006064:	58025430 	.word	0x58025430
 8006068:	58025444 	.word	0x58025444
 800606c:	58025458 	.word	0x58025458
 8006070:	5802546c 	.word	0x5802546c
 8006074:	58025480 	.word	0x58025480
 8006078:	58025494 	.word	0x58025494
 800607c:	1600963f 	.word	0x1600963f
 8006080:	58025940 	.word	0x58025940
 8006084:	1000823f 	.word	0x1000823f
 8006088:	40020940 	.word	0x40020940

0800608c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800608c:	b480      	push	{r7}
 800608e:	b089      	sub	sp, #36	; 0x24
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006096:	2300      	movs	r3, #0
 8006098:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800609a:	4b89      	ldr	r3, [pc, #548]	; (80062c0 <HAL_GPIO_Init+0x234>)
 800609c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800609e:	e194      	b.n	80063ca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	2101      	movs	r1, #1
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	fa01 f303 	lsl.w	r3, r1, r3
 80060ac:	4013      	ands	r3, r2
 80060ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f000 8186 	beq.w	80063c4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f003 0303 	and.w	r3, r3, #3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d005      	beq.n	80060d0 <HAL_GPIO_Init+0x44>
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f003 0303 	and.w	r3, r3, #3
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d130      	bne.n	8006132 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	005b      	lsls	r3, r3, #1
 80060da:	2203      	movs	r2, #3
 80060dc:	fa02 f303 	lsl.w	r3, r2, r3
 80060e0:	43db      	mvns	r3, r3
 80060e2:	69ba      	ldr	r2, [r7, #24]
 80060e4:	4013      	ands	r3, r2
 80060e6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	68da      	ldr	r2, [r3, #12]
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	005b      	lsls	r3, r3, #1
 80060f0:	fa02 f303 	lsl.w	r3, r2, r3
 80060f4:	69ba      	ldr	r2, [r7, #24]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	69ba      	ldr	r2, [r7, #24]
 80060fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006106:	2201      	movs	r2, #1
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	fa02 f303 	lsl.w	r3, r2, r3
 800610e:	43db      	mvns	r3, r3
 8006110:	69ba      	ldr	r2, [r7, #24]
 8006112:	4013      	ands	r3, r2
 8006114:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	091b      	lsrs	r3, r3, #4
 800611c:	f003 0201 	and.w	r2, r3, #1
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	fa02 f303 	lsl.w	r3, r2, r3
 8006126:	69ba      	ldr	r2, [r7, #24]
 8006128:	4313      	orrs	r3, r2
 800612a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f003 0303 	and.w	r3, r3, #3
 800613a:	2b03      	cmp	r3, #3
 800613c:	d017      	beq.n	800616e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	005b      	lsls	r3, r3, #1
 8006148:	2203      	movs	r2, #3
 800614a:	fa02 f303 	lsl.w	r3, r2, r3
 800614e:	43db      	mvns	r3, r3
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	4013      	ands	r3, r2
 8006154:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	689a      	ldr	r2, [r3, #8]
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	fa02 f303 	lsl.w	r3, r2, r3
 8006162:	69ba      	ldr	r2, [r7, #24]
 8006164:	4313      	orrs	r3, r2
 8006166:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f003 0303 	and.w	r3, r3, #3
 8006176:	2b02      	cmp	r3, #2
 8006178:	d123      	bne.n	80061c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	08da      	lsrs	r2, r3, #3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	3208      	adds	r2, #8
 8006182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006186:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	f003 0307 	and.w	r3, r3, #7
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	220f      	movs	r2, #15
 8006192:	fa02 f303 	lsl.w	r3, r2, r3
 8006196:	43db      	mvns	r3, r3
 8006198:	69ba      	ldr	r2, [r7, #24]
 800619a:	4013      	ands	r3, r2
 800619c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	691a      	ldr	r2, [r3, #16]
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	f003 0307 	and.w	r3, r3, #7
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	fa02 f303 	lsl.w	r3, r2, r3
 80061ae:	69ba      	ldr	r2, [r7, #24]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	08da      	lsrs	r2, r3, #3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	3208      	adds	r2, #8
 80061bc:	69b9      	ldr	r1, [r7, #24]
 80061be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	005b      	lsls	r3, r3, #1
 80061cc:	2203      	movs	r2, #3
 80061ce:	fa02 f303 	lsl.w	r3, r2, r3
 80061d2:	43db      	mvns	r3, r3
 80061d4:	69ba      	ldr	r2, [r7, #24]
 80061d6:	4013      	ands	r3, r2
 80061d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f003 0203 	and.w	r2, r3, #3
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	005b      	lsls	r3, r3, #1
 80061e6:	fa02 f303 	lsl.w	r3, r2, r3
 80061ea:	69ba      	ldr	r2, [r7, #24]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	69ba      	ldr	r2, [r7, #24]
 80061f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f000 80e0 	beq.w	80063c4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006204:	4b2f      	ldr	r3, [pc, #188]	; (80062c4 <HAL_GPIO_Init+0x238>)
 8006206:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800620a:	4a2e      	ldr	r2, [pc, #184]	; (80062c4 <HAL_GPIO_Init+0x238>)
 800620c:	f043 0302 	orr.w	r3, r3, #2
 8006210:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8006214:	4b2b      	ldr	r3, [pc, #172]	; (80062c4 <HAL_GPIO_Init+0x238>)
 8006216:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	60fb      	str	r3, [r7, #12]
 8006220:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006222:	4a29      	ldr	r2, [pc, #164]	; (80062c8 <HAL_GPIO_Init+0x23c>)
 8006224:	69fb      	ldr	r3, [r7, #28]
 8006226:	089b      	lsrs	r3, r3, #2
 8006228:	3302      	adds	r3, #2
 800622a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800622e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	f003 0303 	and.w	r3, r3, #3
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	220f      	movs	r2, #15
 800623a:	fa02 f303 	lsl.w	r3, r2, r3
 800623e:	43db      	mvns	r3, r3
 8006240:	69ba      	ldr	r2, [r7, #24]
 8006242:	4013      	ands	r3, r2
 8006244:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a20      	ldr	r2, [pc, #128]	; (80062cc <HAL_GPIO_Init+0x240>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d052      	beq.n	80062f4 <HAL_GPIO_Init+0x268>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a1f      	ldr	r2, [pc, #124]	; (80062d0 <HAL_GPIO_Init+0x244>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d031      	beq.n	80062ba <HAL_GPIO_Init+0x22e>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a1e      	ldr	r2, [pc, #120]	; (80062d4 <HAL_GPIO_Init+0x248>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d02b      	beq.n	80062b6 <HAL_GPIO_Init+0x22a>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a1d      	ldr	r2, [pc, #116]	; (80062d8 <HAL_GPIO_Init+0x24c>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d025      	beq.n	80062b2 <HAL_GPIO_Init+0x226>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a1c      	ldr	r2, [pc, #112]	; (80062dc <HAL_GPIO_Init+0x250>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d01f      	beq.n	80062ae <HAL_GPIO_Init+0x222>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a1b      	ldr	r2, [pc, #108]	; (80062e0 <HAL_GPIO_Init+0x254>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d019      	beq.n	80062aa <HAL_GPIO_Init+0x21e>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a1a      	ldr	r2, [pc, #104]	; (80062e4 <HAL_GPIO_Init+0x258>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d013      	beq.n	80062a6 <HAL_GPIO_Init+0x21a>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a19      	ldr	r2, [pc, #100]	; (80062e8 <HAL_GPIO_Init+0x25c>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d00d      	beq.n	80062a2 <HAL_GPIO_Init+0x216>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a18      	ldr	r2, [pc, #96]	; (80062ec <HAL_GPIO_Init+0x260>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d007      	beq.n	800629e <HAL_GPIO_Init+0x212>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a17      	ldr	r2, [pc, #92]	; (80062f0 <HAL_GPIO_Init+0x264>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d101      	bne.n	800629a <HAL_GPIO_Init+0x20e>
 8006296:	2309      	movs	r3, #9
 8006298:	e02d      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 800629a:	230a      	movs	r3, #10
 800629c:	e02b      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 800629e:	2308      	movs	r3, #8
 80062a0:	e029      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 80062a2:	2307      	movs	r3, #7
 80062a4:	e027      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 80062a6:	2306      	movs	r3, #6
 80062a8:	e025      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 80062aa:	2305      	movs	r3, #5
 80062ac:	e023      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 80062ae:	2304      	movs	r3, #4
 80062b0:	e021      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 80062b2:	2303      	movs	r3, #3
 80062b4:	e01f      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 80062b6:	2302      	movs	r3, #2
 80062b8:	e01d      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 80062ba:	2301      	movs	r3, #1
 80062bc:	e01b      	b.n	80062f6 <HAL_GPIO_Init+0x26a>
 80062be:	bf00      	nop
 80062c0:	58000080 	.word	0x58000080
 80062c4:	58024400 	.word	0x58024400
 80062c8:	58000400 	.word	0x58000400
 80062cc:	58020000 	.word	0x58020000
 80062d0:	58020400 	.word	0x58020400
 80062d4:	58020800 	.word	0x58020800
 80062d8:	58020c00 	.word	0x58020c00
 80062dc:	58021000 	.word	0x58021000
 80062e0:	58021400 	.word	0x58021400
 80062e4:	58021800 	.word	0x58021800
 80062e8:	58021c00 	.word	0x58021c00
 80062ec:	58022000 	.word	0x58022000
 80062f0:	58022400 	.word	0x58022400
 80062f4:	2300      	movs	r3, #0
 80062f6:	69fa      	ldr	r2, [r7, #28]
 80062f8:	f002 0203 	and.w	r2, r2, #3
 80062fc:	0092      	lsls	r2, r2, #2
 80062fe:	4093      	lsls	r3, r2
 8006300:	69ba      	ldr	r2, [r7, #24]
 8006302:	4313      	orrs	r3, r2
 8006304:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006306:	4938      	ldr	r1, [pc, #224]	; (80063e8 <HAL_GPIO_Init+0x35c>)
 8006308:	69fb      	ldr	r3, [r7, #28]
 800630a:	089b      	lsrs	r3, r3, #2
 800630c:	3302      	adds	r3, #2
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006314:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	43db      	mvns	r3, r3
 8006320:	69ba      	ldr	r2, [r7, #24]
 8006322:	4013      	ands	r3, r2
 8006324:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006332:	69ba      	ldr	r2, [r7, #24]
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	4313      	orrs	r3, r2
 8006338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800633a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006342:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	43db      	mvns	r3, r3
 800634e:	69ba      	ldr	r2, [r7, #24]
 8006350:	4013      	ands	r3, r2
 8006352:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800635c:	2b00      	cmp	r3, #0
 800635e:	d003      	beq.n	8006368 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006360:	69ba      	ldr	r2, [r7, #24]
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	4313      	orrs	r3, r2
 8006366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006368:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	43db      	mvns	r3, r3
 800637a:	69ba      	ldr	r2, [r7, #24]
 800637c:	4013      	ands	r3, r2
 800637e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006388:	2b00      	cmp	r3, #0
 800638a:	d003      	beq.n	8006394 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800638c:	69ba      	ldr	r2, [r7, #24]
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	4313      	orrs	r3, r2
 8006392:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	69ba      	ldr	r2, [r7, #24]
 8006398:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	43db      	mvns	r3, r3
 80063a4:	69ba      	ldr	r2, [r7, #24]
 80063a6:	4013      	ands	r3, r2
 80063a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80063b6:	69ba      	ldr	r2, [r7, #24]
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	69ba      	ldr	r2, [r7, #24]
 80063c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	3301      	adds	r3, #1
 80063c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	fa22 f303 	lsr.w	r3, r2, r3
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f47f ae63 	bne.w	80060a0 <HAL_GPIO_Init+0x14>
  }
}
 80063da:	bf00      	nop
 80063dc:	bf00      	nop
 80063de:	3724      	adds	r7, #36	; 0x24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr
 80063e8:	58000400 	.word	0x58000400

080063ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	460b      	mov	r3, r1
 80063f6:	807b      	strh	r3, [r7, #2]
 80063f8:	4613      	mov	r3, r2
 80063fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80063fc:	787b      	ldrb	r3, [r7, #1]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d003      	beq.n	800640a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006402:	887a      	ldrh	r2, [r7, #2]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006408:	e003      	b.n	8006412 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800640a:	887b      	ldrh	r3, [r7, #2]
 800640c:	041a      	lsls	r2, r3, #16
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	619a      	str	r2, [r3, #24]
}
 8006412:	bf00      	nop
 8006414:	370c      	adds	r7, #12
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr

0800641e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800641e:	b480      	push	{r7}
 8006420:	b085      	sub	sp, #20
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
 8006426:	460b      	mov	r3, r1
 8006428:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006430:	887a      	ldrh	r2, [r7, #2]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	4013      	ands	r3, r2
 8006436:	041a      	lsls	r2, r3, #16
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	43d9      	mvns	r1, r3
 800643c:	887b      	ldrh	r3, [r7, #2]
 800643e:	400b      	ands	r3, r1
 8006440:	431a      	orrs	r2, r3
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	619a      	str	r2, [r3, #24]
}
 8006446:	bf00      	nop
 8006448:	3714      	adds	r7, #20
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr

08006452 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b082      	sub	sp, #8
 8006456:	af00      	add	r7, sp, #0
 8006458:	4603      	mov	r3, r0
 800645a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800645c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006460:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006464:	88fb      	ldrh	r3, [r7, #6]
 8006466:	4013      	ands	r3, r2
 8006468:	2b00      	cmp	r3, #0
 800646a:	d008      	beq.n	800647e <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800646c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006470:	88fb      	ldrh	r3, [r7, #6]
 8006472:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006476:	88fb      	ldrh	r3, [r7, #6]
 8006478:	4618      	mov	r0, r3
 800647a:	f7fb f927 	bl	80016cc <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800647e:	bf00      	nop
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
	...

08006488 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006490:	4b19      	ldr	r3, [pc, #100]	; (80064f8 <HAL_PWREx_ConfigSupply+0x70>)
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	f003 0304 	and.w	r3, r3, #4
 8006498:	2b04      	cmp	r3, #4
 800649a:	d00a      	beq.n	80064b2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800649c:	4b16      	ldr	r3, [pc, #88]	; (80064f8 <HAL_PWREx_ConfigSupply+0x70>)
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	f003 0307 	and.w	r3, r3, #7
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d001      	beq.n	80064ae <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e01f      	b.n	80064ee <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80064ae:	2300      	movs	r3, #0
 80064b0:	e01d      	b.n	80064ee <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80064b2:	4b11      	ldr	r3, [pc, #68]	; (80064f8 <HAL_PWREx_ConfigSupply+0x70>)
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f023 0207 	bic.w	r2, r3, #7
 80064ba:	490f      	ldr	r1, [pc, #60]	; (80064f8 <HAL_PWREx_ConfigSupply+0x70>)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4313      	orrs	r3, r2
 80064c0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80064c2:	f7fc fd85 	bl	8002fd0 <HAL_GetTick>
 80064c6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80064c8:	e009      	b.n	80064de <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80064ca:	f7fc fd81 	bl	8002fd0 <HAL_GetTick>
 80064ce:	4602      	mov	r2, r0
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064d8:	d901      	bls.n	80064de <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e007      	b.n	80064ee <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80064de:	4b06      	ldr	r3, [pc, #24]	; (80064f8 <HAL_PWREx_ConfigSupply+0x70>)
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80064e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064ea:	d1ee      	bne.n	80064ca <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	58024800 	.word	0x58024800

080064fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b08c      	sub	sp, #48	; 0x30
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e3f6      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0301 	and.w	r3, r3, #1
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 80b5 	beq.w	8006686 <HAL_RCC_OscConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800651c:	4b96      	ldr	r3, [pc, #600]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006524:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006526:	4b94      	ldr	r3, [pc, #592]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800652c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652e:	2b10      	cmp	r3, #16
 8006530:	d007      	beq.n	8006542 <HAL_RCC_OscConfig+0x46>
 8006532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006534:	2b18      	cmp	r3, #24
 8006536:	d112      	bne.n	800655e <HAL_RCC_OscConfig+0x62>
 8006538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800653a:	f003 0303 	and.w	r3, r3, #3
 800653e:	2b02      	cmp	r3, #2
 8006540:	d10d      	bne.n	800655e <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006542:	4b8d      	ldr	r3, [pc, #564]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800654a:	2b00      	cmp	r3, #0
 800654c:	f000 809a 	beq.w	8006684 <HAL_RCC_OscConfig+0x188>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	2b00      	cmp	r3, #0
 8006556:	f040 8095 	bne.w	8006684 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e3ce      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006566:	d106      	bne.n	8006576 <HAL_RCC_OscConfig+0x7a>
 8006568:	4b83      	ldr	r3, [pc, #524]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a82      	ldr	r2, [pc, #520]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800656e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006572:	6013      	str	r3, [r2, #0]
 8006574:	e058      	b.n	8006628 <HAL_RCC_OscConfig+0x12c>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d112      	bne.n	80065a4 <HAL_RCC_OscConfig+0xa8>
 800657e:	4b7e      	ldr	r3, [pc, #504]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a7d      	ldr	r2, [pc, #500]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006584:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006588:	6013      	str	r3, [r2, #0]
 800658a:	4b7b      	ldr	r3, [pc, #492]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a7a      	ldr	r2, [pc, #488]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006590:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	4b78      	ldr	r3, [pc, #480]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a77      	ldr	r2, [pc, #476]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800659c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065a0:	6013      	str	r3, [r2, #0]
 80065a2:	e041      	b.n	8006628 <HAL_RCC_OscConfig+0x12c>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065ac:	d112      	bne.n	80065d4 <HAL_RCC_OscConfig+0xd8>
 80065ae:	4b72      	ldr	r3, [pc, #456]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a71      	ldr	r2, [pc, #452]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065b8:	6013      	str	r3, [r2, #0]
 80065ba:	4b6f      	ldr	r3, [pc, #444]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a6e      	ldr	r2, [pc, #440]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065c0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80065c4:	6013      	str	r3, [r2, #0]
 80065c6:	4b6c      	ldr	r3, [pc, #432]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a6b      	ldr	r2, [pc, #428]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065d0:	6013      	str	r3, [r2, #0]
 80065d2:	e029      	b.n	8006628 <HAL_RCC_OscConfig+0x12c>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80065dc:	d112      	bne.n	8006604 <HAL_RCC_OscConfig+0x108>
 80065de:	4b66      	ldr	r3, [pc, #408]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a65      	ldr	r2, [pc, #404]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065e8:	6013      	str	r3, [r2, #0]
 80065ea:	4b63      	ldr	r3, [pc, #396]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a62      	ldr	r2, [pc, #392]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	4b60      	ldr	r3, [pc, #384]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a5f      	ldr	r2, [pc, #380]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80065fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006600:	6013      	str	r3, [r2, #0]
 8006602:	e011      	b.n	8006628 <HAL_RCC_OscConfig+0x12c>
 8006604:	4b5c      	ldr	r3, [pc, #368]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a5b      	ldr	r2, [pc, #364]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800660a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800660e:	6013      	str	r3, [r2, #0]
 8006610:	4b59      	ldr	r3, [pc, #356]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a58      	ldr	r2, [pc, #352]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006616:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800661a:	6013      	str	r3, [r2, #0]
 800661c:	4b56      	ldr	r3, [pc, #344]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a55      	ldr	r2, [pc, #340]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006622:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006626:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d014      	beq.n	800665a <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006630:	f7fc fcce 	bl	8002fd0 <HAL_GetTick>
 8006634:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006636:	e009      	b.n	800664c <HAL_RCC_OscConfig+0x150>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006638:	f7fc fcca 	bl	8002fd0 <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006646:	d901      	bls.n	800664c <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8006648:	2303      	movs	r3, #3
 800664a:	e357      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800664c:	4b4a      	ldr	r3, [pc, #296]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006654:	2b00      	cmp	r3, #0
 8006656:	d0ef      	beq.n	8006638 <HAL_RCC_OscConfig+0x13c>
 8006658:	e015      	b.n	8006686 <HAL_RCC_OscConfig+0x18a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800665a:	f7fc fcb9 	bl	8002fd0 <HAL_GetTick>
 800665e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006660:	e009      	b.n	8006676 <HAL_RCC_OscConfig+0x17a>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006662:	f7fc fcb5 	bl	8002fd0 <HAL_GetTick>
 8006666:	4602      	mov	r2, r0
 8006668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006670:	d901      	bls.n	8006676 <HAL_RCC_OscConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e342      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006676:	4b40      	ldr	r3, [pc, #256]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1ef      	bne.n	8006662 <HAL_RCC_OscConfig+0x166>
 8006682:	e000      	b.n	8006686 <HAL_RCC_OscConfig+0x18a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	f000 808d 	beq.w	80067ae <HAL_RCC_OscConfig+0x2b2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006694:	4b38      	ldr	r3, [pc, #224]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800669c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800669e:	4b36      	ldr	r3, [pc, #216]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80066a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a2:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80066a4:	6a3b      	ldr	r3, [r7, #32]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d007      	beq.n	80066ba <HAL_RCC_OscConfig+0x1be>
 80066aa:	6a3b      	ldr	r3, [r7, #32]
 80066ac:	2b18      	cmp	r3, #24
 80066ae:	d137      	bne.n	8006720 <HAL_RCC_OscConfig+0x224>
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	f003 0303 	and.w	r3, r3, #3
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d132      	bne.n	8006720 <HAL_RCC_OscConfig+0x224>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066ba:	4b2f      	ldr	r3, [pc, #188]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0304 	and.w	r3, r3, #4
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d005      	beq.n	80066d2 <HAL_RCC_OscConfig+0x1d6>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d101      	bne.n	80066d2 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e314      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80066d2:	4b29      	ldr	r3, [pc, #164]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f023 0219 	bic.w	r2, r3, #25
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	4926      	ldr	r1, [pc, #152]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80066e4:	f7fc fc74 	bl	8002fd0 <HAL_GetTick>
 80066e8:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80066ea:	e008      	b.n	80066fe <HAL_RCC_OscConfig+0x202>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066ec:	f7fc fc70 	bl	8002fd0 <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d901      	bls.n	80066fe <HAL_RCC_OscConfig+0x202>
            {
              return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e2fe      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80066fe:	4b1e      	ldr	r3, [pc, #120]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 0304 	and.w	r3, r3, #4
 8006706:	2b00      	cmp	r3, #0
 8006708:	d0f0      	beq.n	80066ec <HAL_RCC_OscConfig+0x1f0>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800670a:	4b1b      	ldr	r3, [pc, #108]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	691b      	ldr	r3, [r3, #16]
 8006716:	061b      	lsls	r3, r3, #24
 8006718:	4917      	ldr	r1, [pc, #92]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800671a:	4313      	orrs	r3, r2
 800671c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800671e:	e046      	b.n	80067ae <HAL_RCC_OscConfig+0x2b2>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d029      	beq.n	800677c <HAL_RCC_OscConfig+0x280>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006728:	4b13      	ldr	r3, [pc, #76]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f023 0219 	bic.w	r2, r3, #25
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	4910      	ldr	r1, [pc, #64]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006736:	4313      	orrs	r3, r2
 8006738:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800673a:	f7fc fc49 	bl	8002fd0 <HAL_GetTick>
 800673e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006740:	e008      	b.n	8006754 <HAL_RCC_OscConfig+0x258>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006742:	f7fc fc45 	bl	8002fd0 <HAL_GetTick>
 8006746:	4602      	mov	r2, r0
 8006748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674a:	1ad3      	subs	r3, r2, r3
 800674c:	2b02      	cmp	r3, #2
 800674e:	d901      	bls.n	8006754 <HAL_RCC_OscConfig+0x258>
          {
            return HAL_TIMEOUT;
 8006750:	2303      	movs	r3, #3
 8006752:	e2d3      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006754:	4b08      	ldr	r3, [pc, #32]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 0304 	and.w	r3, r3, #4
 800675c:	2b00      	cmp	r3, #0
 800675e:	d0f0      	beq.n	8006742 <HAL_RCC_OscConfig+0x246>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006760:	4b05      	ldr	r3, [pc, #20]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	061b      	lsls	r3, r3, #24
 800676e:	4902      	ldr	r1, [pc, #8]	; (8006778 <HAL_RCC_OscConfig+0x27c>)
 8006770:	4313      	orrs	r3, r2
 8006772:	604b      	str	r3, [r1, #4]
 8006774:	e01b      	b.n	80067ae <HAL_RCC_OscConfig+0x2b2>
 8006776:	bf00      	nop
 8006778:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800677c:	4b97      	ldr	r3, [pc, #604]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a96      	ldr	r2, [pc, #600]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006782:	f023 0301 	bic.w	r3, r3, #1
 8006786:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006788:	f7fc fc22 	bl	8002fd0 <HAL_GetTick>
 800678c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800678e:	e008      	b.n	80067a2 <HAL_RCC_OscConfig+0x2a6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006790:	f7fc fc1e 	bl	8002fd0 <HAL_GetTick>
 8006794:	4602      	mov	r2, r0
 8006796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006798:	1ad3      	subs	r3, r2, r3
 800679a:	2b02      	cmp	r3, #2
 800679c:	d901      	bls.n	80067a2 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800679e:	2303      	movs	r3, #3
 80067a0:	e2ac      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80067a2:	4b8e      	ldr	r3, [pc, #568]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 0304 	and.w	r3, r3, #4
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d1f0      	bne.n	8006790 <HAL_RCC_OscConfig+0x294>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 0310 	and.w	r3, r3, #16
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d06a      	beq.n	8006890 <HAL_RCC_OscConfig+0x394>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80067ba:	4b88      	ldr	r3, [pc, #544]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80067c2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80067c4:	4b85      	ldr	r3, [pc, #532]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80067c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c8:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	2b08      	cmp	r3, #8
 80067ce:	d007      	beq.n	80067e0 <HAL_RCC_OscConfig+0x2e4>
 80067d0:	69bb      	ldr	r3, [r7, #24]
 80067d2:	2b18      	cmp	r3, #24
 80067d4:	d11b      	bne.n	800680e <HAL_RCC_OscConfig+0x312>
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	f003 0303 	and.w	r3, r3, #3
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d116      	bne.n	800680e <HAL_RCC_OscConfig+0x312>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80067e0:	4b7e      	ldr	r3, [pc, #504]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d005      	beq.n	80067f8 <HAL_RCC_OscConfig+0x2fc>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	69db      	ldr	r3, [r3, #28]
 80067f0:	2b80      	cmp	r3, #128	; 0x80
 80067f2:	d001      	beq.n	80067f8 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e281      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80067f8:	4b78      	ldr	r3, [pc, #480]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6a1b      	ldr	r3, [r3, #32]
 8006804:	061b      	lsls	r3, r3, #24
 8006806:	4975      	ldr	r1, [pc, #468]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006808:	4313      	orrs	r3, r2
 800680a:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800680c:	e040      	b.n	8006890 <HAL_RCC_OscConfig+0x394>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d023      	beq.n	800685e <HAL_RCC_OscConfig+0x362>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006816:	4b71      	ldr	r3, [pc, #452]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a70      	ldr	r2, [pc, #448]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 800681c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006822:	f7fc fbd5 	bl	8002fd0 <HAL_GetTick>
 8006826:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006828:	e008      	b.n	800683c <HAL_RCC_OscConfig+0x340>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800682a:	f7fc fbd1 	bl	8002fd0 <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	2b02      	cmp	r3, #2
 8006836:	d901      	bls.n	800683c <HAL_RCC_OscConfig+0x340>
          {
            return HAL_TIMEOUT;
 8006838:	2303      	movs	r3, #3
 800683a:	e25f      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800683c:	4b67      	ldr	r3, [pc, #412]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0f0      	beq.n	800682a <HAL_RCC_OscConfig+0x32e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006848:	4b64      	ldr	r3, [pc, #400]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6a1b      	ldr	r3, [r3, #32]
 8006854:	061b      	lsls	r3, r3, #24
 8006856:	4961      	ldr	r1, [pc, #388]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006858:	4313      	orrs	r3, r2
 800685a:	60cb      	str	r3, [r1, #12]
 800685c:	e018      	b.n	8006890 <HAL_RCC_OscConfig+0x394>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800685e:	4b5f      	ldr	r3, [pc, #380]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a5e      	ldr	r2, [pc, #376]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006864:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800686a:	f7fc fbb1 	bl	8002fd0 <HAL_GetTick>
 800686e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006870:	e008      	b.n	8006884 <HAL_RCC_OscConfig+0x388>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006872:	f7fc fbad 	bl	8002fd0 <HAL_GetTick>
 8006876:	4602      	mov	r2, r0
 8006878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	2b02      	cmp	r3, #2
 800687e:	d901      	bls.n	8006884 <HAL_RCC_OscConfig+0x388>
          {
            return HAL_TIMEOUT;
 8006880:	2303      	movs	r3, #3
 8006882:	e23b      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006884:	4b55      	ldr	r3, [pc, #340]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800688c:	2b00      	cmp	r3, #0
 800688e:	d1f0      	bne.n	8006872 <HAL_RCC_OscConfig+0x376>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0308 	and.w	r3, r3, #8
 8006898:	2b00      	cmp	r3, #0
 800689a:	d036      	beq.n	800690a <HAL_RCC_OscConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	695b      	ldr	r3, [r3, #20]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d019      	beq.n	80068d8 <HAL_RCC_OscConfig+0x3dc>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068a4:	4b4d      	ldr	r3, [pc, #308]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80068a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068a8:	4a4c      	ldr	r2, [pc, #304]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80068aa:	f043 0301 	orr.w	r3, r3, #1
 80068ae:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068b0:	f7fc fb8e 	bl	8002fd0 <HAL_GetTick>
 80068b4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80068b6:	e008      	b.n	80068ca <HAL_RCC_OscConfig+0x3ce>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068b8:	f7fc fb8a 	bl	8002fd0 <HAL_GetTick>
 80068bc:	4602      	mov	r2, r0
 80068be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d901      	bls.n	80068ca <HAL_RCC_OscConfig+0x3ce>
        {
          return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e218      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80068ca:	4b44      	ldr	r3, [pc, #272]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80068cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d0f0      	beq.n	80068b8 <HAL_RCC_OscConfig+0x3bc>
 80068d6:	e018      	b.n	800690a <HAL_RCC_OscConfig+0x40e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068d8:	4b40      	ldr	r3, [pc, #256]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80068da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068dc:	4a3f      	ldr	r2, [pc, #252]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80068de:	f023 0301 	bic.w	r3, r3, #1
 80068e2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068e4:	f7fc fb74 	bl	8002fd0 <HAL_GetTick>
 80068e8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80068ea:	e008      	b.n	80068fe <HAL_RCC_OscConfig+0x402>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068ec:	f7fc fb70 	bl	8002fd0 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_OscConfig+0x402>
        {
          return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e1fe      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80068fe:	4b37      	ldr	r3, [pc, #220]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006900:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1f0      	bne.n	80068ec <HAL_RCC_OscConfig+0x3f0>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0320 	and.w	r3, r3, #32
 8006912:	2b00      	cmp	r3, #0
 8006914:	d036      	beq.n	8006984 <HAL_RCC_OscConfig+0x488>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d019      	beq.n	8006952 <HAL_RCC_OscConfig+0x456>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800691e:	4b2f      	ldr	r3, [pc, #188]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a2e      	ldr	r2, [pc, #184]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006924:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006928:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800692a:	f7fc fb51 	bl	8002fd0 <HAL_GetTick>
 800692e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006930:	e008      	b.n	8006944 <HAL_RCC_OscConfig+0x448>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006932:	f7fc fb4d 	bl	8002fd0 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	2b02      	cmp	r3, #2
 800693e:	d901      	bls.n	8006944 <HAL_RCC_OscConfig+0x448>
        {
          return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e1db      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006944:	4b25      	ldr	r3, [pc, #148]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d0f0      	beq.n	8006932 <HAL_RCC_OscConfig+0x436>
 8006950:	e018      	b.n	8006984 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006952:	4b22      	ldr	r3, [pc, #136]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a21      	ldr	r2, [pc, #132]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 8006958:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800695c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800695e:	f7fc fb37 	bl	8002fd0 <HAL_GetTick>
 8006962:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006964:	e008      	b.n	8006978 <HAL_RCC_OscConfig+0x47c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8006966:	f7fc fb33 	bl	8002fd0 <HAL_GetTick>
 800696a:	4602      	mov	r2, r0
 800696c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	2b02      	cmp	r3, #2
 8006972:	d901      	bls.n	8006978 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8006974:	2303      	movs	r3, #3
 8006976:	e1c1      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006978:	4b18      	ldr	r3, [pc, #96]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1f0      	bne.n	8006966 <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 0304 	and.w	r3, r3, #4
 800698c:	2b00      	cmp	r3, #0
 800698e:	f000 80af 	beq.w	8006af0 <HAL_RCC_OscConfig+0x5f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006992:	4b13      	ldr	r3, [pc, #76]	; (80069e0 <HAL_RCC_OscConfig+0x4e4>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a12      	ldr	r2, [pc, #72]	; (80069e0 <HAL_RCC_OscConfig+0x4e4>)
 8006998:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800699c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800699e:	f7fc fb17 	bl	8002fd0 <HAL_GetTick>
 80069a2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80069a4:	e008      	b.n	80069b8 <HAL_RCC_OscConfig+0x4bc>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80069a6:	f7fc fb13 	bl	8002fd0 <HAL_GetTick>
 80069aa:	4602      	mov	r2, r0
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	1ad3      	subs	r3, r2, r3
 80069b0:	2b64      	cmp	r3, #100	; 0x64
 80069b2:	d901      	bls.n	80069b8 <HAL_RCC_OscConfig+0x4bc>
      {
        return HAL_TIMEOUT;
 80069b4:	2303      	movs	r3, #3
 80069b6:	e1a1      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80069b8:	4b09      	ldr	r3, [pc, #36]	; (80069e0 <HAL_RCC_OscConfig+0x4e4>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d0f0      	beq.n	80069a6 <HAL_RCC_OscConfig+0x4aa>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d10b      	bne.n	80069e4 <HAL_RCC_OscConfig+0x4e8>
 80069cc:	4b03      	ldr	r3, [pc, #12]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80069ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069d0:	4a02      	ldr	r2, [pc, #8]	; (80069dc <HAL_RCC_OscConfig+0x4e0>)
 80069d2:	f043 0301 	orr.w	r3, r3, #1
 80069d6:	6713      	str	r3, [r2, #112]	; 0x70
 80069d8:	e05b      	b.n	8006a92 <HAL_RCC_OscConfig+0x596>
 80069da:	bf00      	nop
 80069dc:	58024400 	.word	0x58024400
 80069e0:	58024800 	.word	0x58024800
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d112      	bne.n	8006a12 <HAL_RCC_OscConfig+0x516>
 80069ec:	4b9d      	ldr	r3, [pc, #628]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 80069ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069f0:	4a9c      	ldr	r2, [pc, #624]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 80069f2:	f023 0301 	bic.w	r3, r3, #1
 80069f6:	6713      	str	r3, [r2, #112]	; 0x70
 80069f8:	4b9a      	ldr	r3, [pc, #616]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 80069fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069fc:	4a99      	ldr	r2, [pc, #612]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 80069fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a02:	6713      	str	r3, [r2, #112]	; 0x70
 8006a04:	4b97      	ldr	r3, [pc, #604]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a08:	4a96      	ldr	r2, [pc, #600]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a0a:	f023 0304 	bic.w	r3, r3, #4
 8006a0e:	6713      	str	r3, [r2, #112]	; 0x70
 8006a10:	e03f      	b.n	8006a92 <HAL_RCC_OscConfig+0x596>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	2b05      	cmp	r3, #5
 8006a18:	d112      	bne.n	8006a40 <HAL_RCC_OscConfig+0x544>
 8006a1a:	4b92      	ldr	r3, [pc, #584]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a1e:	4a91      	ldr	r2, [pc, #580]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a20:	f043 0304 	orr.w	r3, r3, #4
 8006a24:	6713      	str	r3, [r2, #112]	; 0x70
 8006a26:	4b8f      	ldr	r3, [pc, #572]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a2a:	4a8e      	ldr	r2, [pc, #568]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a30:	6713      	str	r3, [r2, #112]	; 0x70
 8006a32:	4b8c      	ldr	r3, [pc, #560]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a36:	4a8b      	ldr	r2, [pc, #556]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a38:	f043 0301 	orr.w	r3, r3, #1
 8006a3c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a3e:	e028      	b.n	8006a92 <HAL_RCC_OscConfig+0x596>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	2b85      	cmp	r3, #133	; 0x85
 8006a46:	d112      	bne.n	8006a6e <HAL_RCC_OscConfig+0x572>
 8006a48:	4b86      	ldr	r3, [pc, #536]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a4c:	4a85      	ldr	r2, [pc, #532]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a4e:	f043 0304 	orr.w	r3, r3, #4
 8006a52:	6713      	str	r3, [r2, #112]	; 0x70
 8006a54:	4b83      	ldr	r3, [pc, #524]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a58:	4a82      	ldr	r2, [pc, #520]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a5e:	6713      	str	r3, [r2, #112]	; 0x70
 8006a60:	4b80      	ldr	r3, [pc, #512]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a64:	4a7f      	ldr	r2, [pc, #508]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a66:	f043 0301 	orr.w	r3, r3, #1
 8006a6a:	6713      	str	r3, [r2, #112]	; 0x70
 8006a6c:	e011      	b.n	8006a92 <HAL_RCC_OscConfig+0x596>
 8006a6e:	4b7d      	ldr	r3, [pc, #500]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a72:	4a7c      	ldr	r2, [pc, #496]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a74:	f023 0301 	bic.w	r3, r3, #1
 8006a78:	6713      	str	r3, [r2, #112]	; 0x70
 8006a7a:	4b7a      	ldr	r3, [pc, #488]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a7e:	4a79      	ldr	r2, [pc, #484]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a80:	f023 0304 	bic.w	r3, r3, #4
 8006a84:	6713      	str	r3, [r2, #112]	; 0x70
 8006a86:	4b77      	ldr	r3, [pc, #476]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a8a:	4a76      	ldr	r2, [pc, #472]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006a8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d015      	beq.n	8006ac6 <HAL_RCC_OscConfig+0x5ca>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a9a:	f7fc fa99 	bl	8002fd0 <HAL_GetTick>
 8006a9e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006aa0:	e00a      	b.n	8006ab8 <HAL_RCC_OscConfig+0x5bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006aa2:	f7fc fa95 	bl	8002fd0 <HAL_GetTick>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aaa:	1ad3      	subs	r3, r2, r3
 8006aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d901      	bls.n	8006ab8 <HAL_RCC_OscConfig+0x5bc>
        {
          return HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e121      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006ab8:	4b6a      	ldr	r3, [pc, #424]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006abc:	f003 0302 	and.w	r3, r3, #2
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d0ee      	beq.n	8006aa2 <HAL_RCC_OscConfig+0x5a6>
 8006ac4:	e014      	b.n	8006af0 <HAL_RCC_OscConfig+0x5f4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ac6:	f7fc fa83 	bl	8002fd0 <HAL_GetTick>
 8006aca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006acc:	e00a      	b.n	8006ae4 <HAL_RCC_OscConfig+0x5e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ace:	f7fc fa7f 	bl	8002fd0 <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d901      	bls.n	8006ae4 <HAL_RCC_OscConfig+0x5e8>
        {
          return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e10b      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006ae4:	4b5f      	ldr	r3, [pc, #380]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ae8:	f003 0302 	and.w	r3, r3, #2
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d1ee      	bne.n	8006ace <HAL_RCC_OscConfig+0x5d2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f000 8100 	beq.w	8006cfa <HAL_RCC_OscConfig+0x7fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006afa:	4b5a      	ldr	r3, [pc, #360]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b02:	2b18      	cmp	r3, #24
 8006b04:	f000 80bb 	beq.w	8006c7e <HAL_RCC_OscConfig+0x782>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0c:	2b02      	cmp	r3, #2
 8006b0e:	f040 8095 	bne.w	8006c3c <HAL_RCC_OscConfig+0x740>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b12:	4b54      	ldr	r3, [pc, #336]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a53      	ldr	r2, [pc, #332]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006b18:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b1e:	f7fc fa57 	bl	8002fd0 <HAL_GetTick>
 8006b22:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006b24:	e008      	b.n	8006b38 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b26:	f7fc fa53 	bl	8002fd0 <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	d901      	bls.n	8006b38 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e0e1      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006b38:	4b4a      	ldr	r3, [pc, #296]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d1f0      	bne.n	8006b26 <HAL_RCC_OscConfig+0x62a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b44:	4b47      	ldr	r3, [pc, #284]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006b46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b48:	4b47      	ldr	r3, [pc, #284]	; (8006c68 <HAL_RCC_OscConfig+0x76c>)
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006b54:	0112      	lsls	r2, r2, #4
 8006b56:	430a      	orrs	r2, r1
 8006b58:	4942      	ldr	r1, [pc, #264]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	628b      	str	r3, [r1, #40]	; 0x28
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b62:	3b01      	subs	r3, #1
 8006b64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	025b      	lsls	r3, r3, #9
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	431a      	orrs	r2, r3
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b78:	3b01      	subs	r3, #1
 8006b7a:	041b      	lsls	r3, r3, #16
 8006b7c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006b80:	431a      	orrs	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b86:	3b01      	subs	r3, #1
 8006b88:	061b      	lsls	r3, r3, #24
 8006b8a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006b8e:	4935      	ldr	r1, [pc, #212]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006b90:	4313      	orrs	r3, r2
 8006b92:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8006b94:	4b33      	ldr	r3, [pc, #204]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b98:	4a32      	ldr	r2, [pc, #200]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006b9a:	f023 0301 	bic.w	r3, r3, #1
 8006b9e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006ba0:	4b30      	ldr	r3, [pc, #192]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006ba2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ba4:	4b31      	ldr	r3, [pc, #196]	; (8006c6c <HAL_RCC_OscConfig+0x770>)
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006bac:	00d2      	lsls	r2, r2, #3
 8006bae:	492d      	ldr	r1, [pc, #180]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006bb4:	4b2b      	ldr	r3, [pc, #172]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb8:	f023 020c 	bic.w	r2, r3, #12
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc0:	4928      	ldr	r1, [pc, #160]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006bc6:	4b27      	ldr	r3, [pc, #156]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bca:	f023 0202 	bic.w	r2, r3, #2
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bd2:	4924      	ldr	r1, [pc, #144]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006bd8:	4b22      	ldr	r3, [pc, #136]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bdc:	4a21      	ldr	r2, [pc, #132]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006be2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006be4:	4b1f      	ldr	r3, [pc, #124]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be8:	4a1e      	ldr	r2, [pc, #120]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006bee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006bf0:	4b1c      	ldr	r3, [pc, #112]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf4:	4a1b      	ldr	r2, [pc, #108]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bfa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006bfc:	4b19      	ldr	r3, [pc, #100]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c00:	4a18      	ldr	r2, [pc, #96]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006c02:	f043 0301 	orr.w	r3, r3, #1
 8006c06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c08:	4b16      	ldr	r3, [pc, #88]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a15      	ldr	r2, [pc, #84]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006c0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c14:	f7fc f9dc 	bl	8002fd0 <HAL_GetTick>
 8006c18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c1a:	e008      	b.n	8006c2e <HAL_RCC_OscConfig+0x732>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c1c:	f7fc f9d8 	bl	8002fd0 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	2b02      	cmp	r3, #2
 8006c28:	d901      	bls.n	8006c2e <HAL_RCC_OscConfig+0x732>
          {
            return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e066      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c2e:	4b0d      	ldr	r3, [pc, #52]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d0f0      	beq.n	8006c1c <HAL_RCC_OscConfig+0x720>
 8006c3a:	e05e      	b.n	8006cfa <HAL_RCC_OscConfig+0x7fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c3c:	4b09      	ldr	r3, [pc, #36]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4a08      	ldr	r2, [pc, #32]	; (8006c64 <HAL_RCC_OscConfig+0x768>)
 8006c42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c48:	f7fc f9c2 	bl	8002fd0 <HAL_GetTick>
 8006c4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c4e:	e00f      	b.n	8006c70 <HAL_RCC_OscConfig+0x774>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c50:	f7fc f9be 	bl	8002fd0 <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	2b02      	cmp	r3, #2
 8006c5c:	d908      	bls.n	8006c70 <HAL_RCC_OscConfig+0x774>
          {
            return HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e04c      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
 8006c62:	bf00      	nop
 8006c64:	58024400 	.word	0x58024400
 8006c68:	fffffc0c 	.word	0xfffffc0c
 8006c6c:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c70:	4b24      	ldr	r3, [pc, #144]	; (8006d04 <HAL_RCC_OscConfig+0x808>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d1e9      	bne.n	8006c50 <HAL_RCC_OscConfig+0x754>
 8006c7c:	e03d      	b.n	8006cfa <HAL_RCC_OscConfig+0x7fe>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006c7e:	4b21      	ldr	r3, [pc, #132]	; (8006d04 <HAL_RCC_OscConfig+0x808>)
 8006c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c82:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006c84:	4b1f      	ldr	r3, [pc, #124]	; (8006d04 <HAL_RCC_OscConfig+0x808>)
 8006c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c88:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d031      	beq.n	8006cf6 <HAL_RCC_OscConfig+0x7fa>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	f003 0203 	and.w	r2, r3, #3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d12a      	bne.n	8006cf6 <HAL_RCC_OscConfig+0x7fa>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	091b      	lsrs	r3, r3, #4
 8006ca4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d122      	bne.n	8006cf6 <HAL_RCC_OscConfig+0x7fa>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cba:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d11a      	bne.n	8006cf6 <HAL_RCC_OscConfig+0x7fa>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	0a5b      	lsrs	r3, r3, #9
 8006cc4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ccc:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d111      	bne.n	8006cf6 <HAL_RCC_OscConfig+0x7fa>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	0c1b      	lsrs	r3, r3, #16
 8006cd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cde:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d108      	bne.n	8006cf6 <HAL_RCC_OscConfig+0x7fa>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	0e1b      	lsrs	r3, r3, #24
 8006ce8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cf0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d001      	beq.n	8006cfa <HAL_RCC_OscConfig+0x7fe>
      {
        return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e000      	b.n	8006cfc <HAL_RCC_OscConfig+0x800>
      }
    }
  }
  return HAL_OK;
 8006cfa:	2300      	movs	r3, #0
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3730      	adds	r7, #48	; 0x30
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	58024400 	.word	0x58024400

08006d08 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b086      	sub	sp, #24
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d101      	bne.n	8006d1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e19c      	b.n	8007056 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d1c:	4b8a      	ldr	r3, [pc, #552]	; (8006f48 <HAL_RCC_ClockConfig+0x240>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f003 030f 	and.w	r3, r3, #15
 8006d24:	683a      	ldr	r2, [r7, #0]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d910      	bls.n	8006d4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d2a:	4b87      	ldr	r3, [pc, #540]	; (8006f48 <HAL_RCC_ClockConfig+0x240>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f023 020f 	bic.w	r2, r3, #15
 8006d32:	4985      	ldr	r1, [pc, #532]	; (8006f48 <HAL_RCC_ClockConfig+0x240>)
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d3a:	4b83      	ldr	r3, [pc, #524]	; (8006f48 <HAL_RCC_ClockConfig+0x240>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f003 030f 	and.w	r3, r3, #15
 8006d42:	683a      	ldr	r2, [r7, #0]
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d001      	beq.n	8006d4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e184      	b.n	8007056 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0304 	and.w	r3, r3, #4
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d010      	beq.n	8006d7a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	691a      	ldr	r2, [r3, #16]
 8006d5c:	4b7b      	ldr	r3, [pc, #492]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006d5e:	699b      	ldr	r3, [r3, #24]
 8006d60:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d908      	bls.n	8006d7a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006d68:	4b78      	ldr	r3, [pc, #480]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006d6a:	699b      	ldr	r3, [r3, #24]
 8006d6c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	4975      	ldr	r1, [pc, #468]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006d76:	4313      	orrs	r3, r2
 8006d78:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0308 	and.w	r3, r3, #8
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d010      	beq.n	8006da8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	695a      	ldr	r2, [r3, #20]
 8006d8a:	4b70      	ldr	r3, [pc, #448]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006d8c:	69db      	ldr	r3, [r3, #28]
 8006d8e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d908      	bls.n	8006da8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006d96:	4b6d      	ldr	r3, [pc, #436]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006d98:	69db      	ldr	r3, [r3, #28]
 8006d9a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	496a      	ldr	r1, [pc, #424]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0310 	and.w	r3, r3, #16
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d010      	beq.n	8006dd6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	699a      	ldr	r2, [r3, #24]
 8006db8:	4b64      	ldr	r3, [pc, #400]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006dba:	69db      	ldr	r3, [r3, #28]
 8006dbc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d908      	bls.n	8006dd6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006dc4:	4b61      	ldr	r3, [pc, #388]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006dc6:	69db      	ldr	r3, [r3, #28]
 8006dc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	495e      	ldr	r1, [pc, #376]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0320 	and.w	r3, r3, #32
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d010      	beq.n	8006e04 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	69da      	ldr	r2, [r3, #28]
 8006de6:	4b59      	ldr	r3, [pc, #356]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006de8:	6a1b      	ldr	r3, [r3, #32]
 8006dea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d908      	bls.n	8006e04 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006df2:	4b56      	ldr	r3, [pc, #344]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006df4:	6a1b      	ldr	r3, [r3, #32]
 8006df6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	4953      	ldr	r1, [pc, #332]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e00:	4313      	orrs	r3, r2
 8006e02:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0302 	and.w	r3, r3, #2
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d010      	beq.n	8006e32 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	68da      	ldr	r2, [r3, #12]
 8006e14:	4b4d      	ldr	r3, [pc, #308]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	f003 030f 	and.w	r3, r3, #15
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d908      	bls.n	8006e32 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e20:	4b4a      	ldr	r3, [pc, #296]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	f023 020f 	bic.w	r2, r3, #15
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	4947      	ldr	r1, [pc, #284]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d055      	beq.n	8006eea <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006e3e:	4b43      	ldr	r3, [pc, #268]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e40:	699b      	ldr	r3, [r3, #24]
 8006e42:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	4940      	ldr	r1, [pc, #256]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d107      	bne.n	8006e68 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006e58:	4b3c      	ldr	r3, [pc, #240]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d121      	bne.n	8006ea8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e0f6      	b.n	8007056 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	2b03      	cmp	r3, #3
 8006e6e:	d107      	bne.n	8006e80 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006e70:	4b36      	ldr	r3, [pc, #216]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d115      	bne.n	8006ea8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e0ea      	b.n	8007056 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d107      	bne.n	8006e98 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006e88:	4b30      	ldr	r3, [pc, #192]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d109      	bne.n	8006ea8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e0de      	b.n	8007056 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e98:	4b2c      	ldr	r3, [pc, #176]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0304 	and.w	r3, r3, #4
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d101      	bne.n	8006ea8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e0d6      	b.n	8007056 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006ea8:	4b28      	ldr	r3, [pc, #160]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	f023 0207 	bic.w	r2, r3, #7
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	4925      	ldr	r1, [pc, #148]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006eba:	f7fc f889 	bl	8002fd0 <HAL_GetTick>
 8006ebe:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ec0:	e00a      	b.n	8006ed8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ec2:	f7fc f885 	bl	8002fd0 <HAL_GetTick>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	1ad3      	subs	r3, r2, r3
 8006ecc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d901      	bls.n	8006ed8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	e0be      	b.n	8007056 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ed8:	4b1c      	ldr	r3, [pc, #112]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	00db      	lsls	r3, r3, #3
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d1eb      	bne.n	8006ec2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0302 	and.w	r3, r3, #2
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d010      	beq.n	8006f18 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	68da      	ldr	r2, [r3, #12]
 8006efa:	4b14      	ldr	r3, [pc, #80]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	f003 030f 	and.w	r3, r3, #15
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d208      	bcs.n	8006f18 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f06:	4b11      	ldr	r3, [pc, #68]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	f023 020f 	bic.w	r2, r3, #15
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	490e      	ldr	r1, [pc, #56]	; (8006f4c <HAL_RCC_ClockConfig+0x244>)
 8006f14:	4313      	orrs	r3, r2
 8006f16:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006f18:	4b0b      	ldr	r3, [pc, #44]	; (8006f48 <HAL_RCC_ClockConfig+0x240>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 030f 	and.w	r3, r3, #15
 8006f20:	683a      	ldr	r2, [r7, #0]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d214      	bcs.n	8006f50 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f26:	4b08      	ldr	r3, [pc, #32]	; (8006f48 <HAL_RCC_ClockConfig+0x240>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f023 020f 	bic.w	r2, r3, #15
 8006f2e:	4906      	ldr	r1, [pc, #24]	; (8006f48 <HAL_RCC_ClockConfig+0x240>)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f36:	4b04      	ldr	r3, [pc, #16]	; (8006f48 <HAL_RCC_ClockConfig+0x240>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 030f 	and.w	r3, r3, #15
 8006f3e:	683a      	ldr	r2, [r7, #0]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d005      	beq.n	8006f50 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e086      	b.n	8007056 <HAL_RCC_ClockConfig+0x34e>
 8006f48:	52002000 	.word	0x52002000
 8006f4c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 0304 	and.w	r3, r3, #4
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d010      	beq.n	8006f7e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	691a      	ldr	r2, [r3, #16]
 8006f60:	4b3f      	ldr	r3, [pc, #252]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006f62:	699b      	ldr	r3, [r3, #24]
 8006f64:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d208      	bcs.n	8006f7e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006f6c:	4b3c      	ldr	r3, [pc, #240]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006f6e:	699b      	ldr	r3, [r3, #24]
 8006f70:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	691b      	ldr	r3, [r3, #16]
 8006f78:	4939      	ldr	r1, [pc, #228]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0308 	and.w	r3, r3, #8
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d010      	beq.n	8006fac <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	695a      	ldr	r2, [r3, #20]
 8006f8e:	4b34      	ldr	r3, [pc, #208]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006f90:	69db      	ldr	r3, [r3, #28]
 8006f92:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d208      	bcs.n	8006fac <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006f9a:	4b31      	ldr	r3, [pc, #196]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006f9c:	69db      	ldr	r3, [r3, #28]
 8006f9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	695b      	ldr	r3, [r3, #20]
 8006fa6:	492e      	ldr	r1, [pc, #184]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0310 	and.w	r3, r3, #16
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d010      	beq.n	8006fda <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	699a      	ldr	r2, [r3, #24]
 8006fbc:	4b28      	ldr	r3, [pc, #160]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006fbe:	69db      	ldr	r3, [r3, #28]
 8006fc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d208      	bcs.n	8006fda <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006fc8:	4b25      	ldr	r3, [pc, #148]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006fca:	69db      	ldr	r3, [r3, #28]
 8006fcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	699b      	ldr	r3, [r3, #24]
 8006fd4:	4922      	ldr	r1, [pc, #136]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f003 0320 	and.w	r3, r3, #32
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d010      	beq.n	8007008 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	69da      	ldr	r2, [r3, #28]
 8006fea:	4b1d      	ldr	r3, [pc, #116]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d208      	bcs.n	8007008 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8006ff6:	4b1a      	ldr	r3, [pc, #104]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8006ff8:	6a1b      	ldr	r3, [r3, #32]
 8006ffa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	69db      	ldr	r3, [r3, #28]
 8007002:	4917      	ldr	r1, [pc, #92]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8007004:	4313      	orrs	r3, r2
 8007006:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8007008:	f000 f834 	bl	8007074 <HAL_RCC_GetSysClockFreq>
 800700c:	4602      	mov	r2, r0
 800700e:	4b14      	ldr	r3, [pc, #80]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8007010:	699b      	ldr	r3, [r3, #24]
 8007012:	0a1b      	lsrs	r3, r3, #8
 8007014:	f003 030f 	and.w	r3, r3, #15
 8007018:	4912      	ldr	r1, [pc, #72]	; (8007064 <HAL_RCC_ClockConfig+0x35c>)
 800701a:	5ccb      	ldrb	r3, [r1, r3]
 800701c:	f003 031f 	and.w	r3, r3, #31
 8007020:	fa22 f303 	lsr.w	r3, r2, r3
 8007024:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007026:	4b0e      	ldr	r3, [pc, #56]	; (8007060 <HAL_RCC_ClockConfig+0x358>)
 8007028:	699b      	ldr	r3, [r3, #24]
 800702a:	f003 030f 	and.w	r3, r3, #15
 800702e:	4a0d      	ldr	r2, [pc, #52]	; (8007064 <HAL_RCC_ClockConfig+0x35c>)
 8007030:	5cd3      	ldrb	r3, [r2, r3]
 8007032:	f003 031f 	and.w	r3, r3, #31
 8007036:	693a      	ldr	r2, [r7, #16]
 8007038:	fa22 f303 	lsr.w	r3, r2, r3
 800703c:	4a0a      	ldr	r2, [pc, #40]	; (8007068 <HAL_RCC_ClockConfig+0x360>)
 800703e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007040:	4a0a      	ldr	r2, [pc, #40]	; (800706c <HAL_RCC_ClockConfig+0x364>)
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8007046:	4b0a      	ldr	r3, [pc, #40]	; (8007070 <HAL_RCC_ClockConfig+0x368>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4618      	mov	r0, r3
 800704c:	f7fb ff76 	bl	8002f3c <HAL_InitTick>
 8007050:	4603      	mov	r3, r0
 8007052:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007054:	7bfb      	ldrb	r3, [r7, #15]
}
 8007056:	4618      	mov	r0, r3
 8007058:	3718      	adds	r7, #24
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	58024400 	.word	0x58024400
 8007064:	0801289c 	.word	0x0801289c
 8007068:	2400000c 	.word	0x2400000c
 800706c:	24000008 	.word	0x24000008
 8007070:	24000010 	.word	0x24000010

08007074 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007074:	b480      	push	{r7}
 8007076:	b089      	sub	sp, #36	; 0x24
 8007078:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800707a:	4bb3      	ldr	r3, [pc, #716]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007082:	2b18      	cmp	r3, #24
 8007084:	f200 8155 	bhi.w	8007332 <HAL_RCC_GetSysClockFreq+0x2be>
 8007088:	a201      	add	r2, pc, #4	; (adr r2, 8007090 <HAL_RCC_GetSysClockFreq+0x1c>)
 800708a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800708e:	bf00      	nop
 8007090:	080070f5 	.word	0x080070f5
 8007094:	08007333 	.word	0x08007333
 8007098:	08007333 	.word	0x08007333
 800709c:	08007333 	.word	0x08007333
 80070a0:	08007333 	.word	0x08007333
 80070a4:	08007333 	.word	0x08007333
 80070a8:	08007333 	.word	0x08007333
 80070ac:	08007333 	.word	0x08007333
 80070b0:	0800711b 	.word	0x0800711b
 80070b4:	08007333 	.word	0x08007333
 80070b8:	08007333 	.word	0x08007333
 80070bc:	08007333 	.word	0x08007333
 80070c0:	08007333 	.word	0x08007333
 80070c4:	08007333 	.word	0x08007333
 80070c8:	08007333 	.word	0x08007333
 80070cc:	08007333 	.word	0x08007333
 80070d0:	08007121 	.word	0x08007121
 80070d4:	08007333 	.word	0x08007333
 80070d8:	08007333 	.word	0x08007333
 80070dc:	08007333 	.word	0x08007333
 80070e0:	08007333 	.word	0x08007333
 80070e4:	08007333 	.word	0x08007333
 80070e8:	08007333 	.word	0x08007333
 80070ec:	08007333 	.word	0x08007333
 80070f0:	08007127 	.word	0x08007127
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070f4:	4b94      	ldr	r3, [pc, #592]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 0320 	and.w	r3, r3, #32
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d009      	beq.n	8007114 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007100:	4b91      	ldr	r3, [pc, #580]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	08db      	lsrs	r3, r3, #3
 8007106:	f003 0303 	and.w	r3, r3, #3
 800710a:	4a90      	ldr	r2, [pc, #576]	; (800734c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800710c:	fa22 f303 	lsr.w	r3, r2, r3
 8007110:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8007112:	e111      	b.n	8007338 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007114:	4b8d      	ldr	r3, [pc, #564]	; (800734c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007116:	61bb      	str	r3, [r7, #24]
    break;
 8007118:	e10e      	b.n	8007338 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800711a:	4b8d      	ldr	r3, [pc, #564]	; (8007350 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800711c:	61bb      	str	r3, [r7, #24]
    break;
 800711e:	e10b      	b.n	8007338 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8007120:	4b8c      	ldr	r3, [pc, #560]	; (8007354 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007122:	61bb      	str	r3, [r7, #24]
    break;
 8007124:	e108      	b.n	8007338 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007126:	4b88      	ldr	r3, [pc, #544]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800712a:	f003 0303 	and.w	r3, r3, #3
 800712e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007130:	4b85      	ldr	r3, [pc, #532]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007134:	091b      	lsrs	r3, r3, #4
 8007136:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800713a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800713c:	4b82      	ldr	r3, [pc, #520]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800713e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007140:	f003 0301 	and.w	r3, r3, #1
 8007144:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007146:	4b80      	ldr	r3, [pc, #512]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800714a:	08db      	lsrs	r3, r3, #3
 800714c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	fb02 f303 	mul.w	r3, r2, r3
 8007156:	ee07 3a90 	vmov	s15, r3
 800715a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800715e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	f000 80e1 	beq.w	800732c <HAL_RCC_GetSysClockFreq+0x2b8>
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	2b02      	cmp	r3, #2
 800716e:	f000 8083 	beq.w	8007278 <HAL_RCC_GetSysClockFreq+0x204>
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	2b02      	cmp	r3, #2
 8007176:	f200 80a1 	bhi.w	80072bc <HAL_RCC_GetSysClockFreq+0x248>
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d003      	beq.n	8007188 <HAL_RCC_GetSysClockFreq+0x114>
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d056      	beq.n	8007234 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007186:	e099      	b.n	80072bc <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007188:	4b6f      	ldr	r3, [pc, #444]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 0320 	and.w	r3, r3, #32
 8007190:	2b00      	cmp	r3, #0
 8007192:	d02d      	beq.n	80071f0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007194:	4b6c      	ldr	r3, [pc, #432]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	08db      	lsrs	r3, r3, #3
 800719a:	f003 0303 	and.w	r3, r3, #3
 800719e:	4a6b      	ldr	r2, [pc, #428]	; (800734c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80071a0:	fa22 f303 	lsr.w	r3, r2, r3
 80071a4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	ee07 3a90 	vmov	s15, r3
 80071ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	ee07 3a90 	vmov	s15, r3
 80071b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071be:	4b62      	ldr	r3, [pc, #392]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071c6:	ee07 3a90 	vmov	s15, r3
 80071ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80071d2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8007358 <HAL_RCC_GetSysClockFreq+0x2e4>
 80071d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80071ee:	e087      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	ee07 3a90 	vmov	s15, r3
 80071f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071fa:	eddf 6a58 	vldr	s13, [pc, #352]	; 800735c <HAL_RCC_GetSysClockFreq+0x2e8>
 80071fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007202:	4b51      	ldr	r3, [pc, #324]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800720a:	ee07 3a90 	vmov	s15, r3
 800720e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007212:	ed97 6a02 	vldr	s12, [r7, #8]
 8007216:	eddf 5a50 	vldr	s11, [pc, #320]	; 8007358 <HAL_RCC_GetSysClockFreq+0x2e4>
 800721a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800721e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007222:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800722a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800722e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007232:	e065      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	ee07 3a90 	vmov	s15, r3
 800723a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800723e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007360 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007246:	4b40      	ldr	r3, [pc, #256]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800724a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800724e:	ee07 3a90 	vmov	s15, r3
 8007252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007256:	ed97 6a02 	vldr	s12, [r7, #8]
 800725a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8007358 <HAL_RCC_GetSysClockFreq+0x2e4>
 800725e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007266:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800726a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800726e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007276:	e043      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	ee07 3a90 	vmov	s15, r3
 800727e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007282:	eddf 6a38 	vldr	s13, [pc, #224]	; 8007364 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800728a:	4b2f      	ldr	r3, [pc, #188]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800728c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800728e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007292:	ee07 3a90 	vmov	s15, r3
 8007296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800729a:	ed97 6a02 	vldr	s12, [r7, #8]
 800729e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007358 <HAL_RCC_GetSysClockFreq+0x2e4>
 80072a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80072ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072ba:	e021      	b.n	8007300 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	ee07 3a90 	vmov	s15, r3
 80072c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072c6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8007360 <HAL_RCC_GetSysClockFreq+0x2ec>
 80072ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072ce:	4b1e      	ldr	r3, [pc, #120]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072d6:	ee07 3a90 	vmov	s15, r3
 80072da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072de:	ed97 6a02 	vldr	s12, [r7, #8]
 80072e2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007358 <HAL_RCC_GetSysClockFreq+0x2e4>
 80072e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80072f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072fe:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007300:	4b11      	ldr	r3, [pc, #68]	; (8007348 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007304:	0a5b      	lsrs	r3, r3, #9
 8007306:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800730a:	3301      	adds	r3, #1
 800730c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	ee07 3a90 	vmov	s15, r3
 8007314:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007318:	edd7 6a07 	vldr	s13, [r7, #28]
 800731c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007320:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007324:	ee17 3a90 	vmov	r3, s15
 8007328:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800732a:	e005      	b.n	8007338 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800732c:	2300      	movs	r3, #0
 800732e:	61bb      	str	r3, [r7, #24]
    break;
 8007330:	e002      	b.n	8007338 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8007332:	4b07      	ldr	r3, [pc, #28]	; (8007350 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007334:	61bb      	str	r3, [r7, #24]
    break;
 8007336:	bf00      	nop
  }

  return sysclockfreq;
 8007338:	69bb      	ldr	r3, [r7, #24]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3724      	adds	r7, #36	; 0x24
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	58024400 	.word	0x58024400
 800734c:	03d09000 	.word	0x03d09000
 8007350:	003d0900 	.word	0x003d0900
 8007354:	016e3600 	.word	0x016e3600
 8007358:	46000000 	.word	0x46000000
 800735c:	4c742400 	.word	0x4c742400
 8007360:	4a742400 	.word	0x4a742400
 8007364:	4bb71b00 	.word	0x4bb71b00

08007368 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800736e:	f7ff fe81 	bl	8007074 <HAL_RCC_GetSysClockFreq>
 8007372:	4602      	mov	r2, r0
 8007374:	4b10      	ldr	r3, [pc, #64]	; (80073b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8007376:	699b      	ldr	r3, [r3, #24]
 8007378:	0a1b      	lsrs	r3, r3, #8
 800737a:	f003 030f 	and.w	r3, r3, #15
 800737e:	490f      	ldr	r1, [pc, #60]	; (80073bc <HAL_RCC_GetHCLKFreq+0x54>)
 8007380:	5ccb      	ldrb	r3, [r1, r3]
 8007382:	f003 031f 	and.w	r3, r3, #31
 8007386:	fa22 f303 	lsr.w	r3, r2, r3
 800738a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800738c:	4b0a      	ldr	r3, [pc, #40]	; (80073b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800738e:	699b      	ldr	r3, [r3, #24]
 8007390:	f003 030f 	and.w	r3, r3, #15
 8007394:	4a09      	ldr	r2, [pc, #36]	; (80073bc <HAL_RCC_GetHCLKFreq+0x54>)
 8007396:	5cd3      	ldrb	r3, [r2, r3]
 8007398:	f003 031f 	and.w	r3, r3, #31
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	fa22 f303 	lsr.w	r3, r2, r3
 80073a2:	4a07      	ldr	r2, [pc, #28]	; (80073c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80073a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80073a6:	4a07      	ldr	r2, [pc, #28]	; (80073c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80073ac:	4b04      	ldr	r3, [pc, #16]	; (80073c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80073ae:	681b      	ldr	r3, [r3, #0]
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3708      	adds	r7, #8
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	58024400 	.word	0x58024400
 80073bc:	0801289c 	.word	0x0801289c
 80073c0:	2400000c 	.word	0x2400000c
 80073c4:	24000008 	.word	0x24000008

080073c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80073cc:	f7ff ffcc 	bl	8007368 <HAL_RCC_GetHCLKFreq>
 80073d0:	4602      	mov	r2, r0
 80073d2:	4b06      	ldr	r3, [pc, #24]	; (80073ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80073d4:	69db      	ldr	r3, [r3, #28]
 80073d6:	091b      	lsrs	r3, r3, #4
 80073d8:	f003 0307 	and.w	r3, r3, #7
 80073dc:	4904      	ldr	r1, [pc, #16]	; (80073f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80073de:	5ccb      	ldrb	r3, [r1, r3]
 80073e0:	f003 031f 	and.w	r3, r3, #31
 80073e4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	58024400 	.word	0x58024400
 80073f0:	0801289c 	.word	0x0801289c

080073f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80073f8:	f7ff ffb6 	bl	8007368 <HAL_RCC_GetHCLKFreq>
 80073fc:	4602      	mov	r2, r0
 80073fe:	4b06      	ldr	r3, [pc, #24]	; (8007418 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007400:	69db      	ldr	r3, [r3, #28]
 8007402:	0a1b      	lsrs	r3, r3, #8
 8007404:	f003 0307 	and.w	r3, r3, #7
 8007408:	4904      	ldr	r1, [pc, #16]	; (800741c <HAL_RCC_GetPCLK2Freq+0x28>)
 800740a:	5ccb      	ldrb	r3, [r1, r3]
 800740c:	f003 031f 	and.w	r3, r3, #31
 8007410:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8007414:	4618      	mov	r0, r3
 8007416:	bd80      	pop	{r7, pc}
 8007418:	58024400 	.word	0x58024400
 800741c:	0801289c 	.word	0x0801289c

08007420 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b086      	sub	sp, #24
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007428:	2300      	movs	r3, #0
 800742a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800742c:	2300      	movs	r3, #0
 800742e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007438:	2b00      	cmp	r3, #0
 800743a:	d03f      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007440:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007444:	d02a      	beq.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007446:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800744a:	d824      	bhi.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800744c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007450:	d018      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007452:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007456:	d81e      	bhi.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007458:	2b00      	cmp	r3, #0
 800745a:	d003      	beq.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800745c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007460:	d007      	beq.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007462:	e018      	b.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007464:	4b9f      	ldr	r3, [pc, #636]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007468:	4a9e      	ldr	r2, [pc, #632]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800746a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800746e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007470:	e015      	b.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	3304      	adds	r3, #4
 8007476:	2102      	movs	r1, #2
 8007478:	4618      	mov	r0, r3
 800747a:	f001 ff1b 	bl	80092b4 <RCCEx_PLL2_Config>
 800747e:	4603      	mov	r3, r0
 8007480:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007482:	e00c      	b.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	3324      	adds	r3, #36	; 0x24
 8007488:	2102      	movs	r1, #2
 800748a:	4618      	mov	r0, r3
 800748c:	f001 ffc4 	bl	8009418 <RCCEx_PLL3_Config>
 8007490:	4603      	mov	r3, r0
 8007492:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007494:	e003      	b.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007496:	2301      	movs	r3, #1
 8007498:	75fb      	strb	r3, [r7, #23]
      break;
 800749a:	e000      	b.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800749c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800749e:	7dfb      	ldrb	r3, [r7, #23]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d109      	bne.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80074a4:	4b8f      	ldr	r3, [pc, #572]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80074a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074a8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074b0:	498c      	ldr	r1, [pc, #560]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80074b2:	4313      	orrs	r3, r2
 80074b4:	650b      	str	r3, [r1, #80]	; 0x50
 80074b6:	e001      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074b8:	7dfb      	ldrb	r3, [r7, #23]
 80074ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d03d      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074cc:	2b04      	cmp	r3, #4
 80074ce:	d826      	bhi.n	800751e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80074d0:	a201      	add	r2, pc, #4	; (adr r2, 80074d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80074d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d6:	bf00      	nop
 80074d8:	080074ed 	.word	0x080074ed
 80074dc:	080074fb 	.word	0x080074fb
 80074e0:	0800750d 	.word	0x0800750d
 80074e4:	08007525 	.word	0x08007525
 80074e8:	08007525 	.word	0x08007525
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074ec:	4b7d      	ldr	r3, [pc, #500]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80074ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f0:	4a7c      	ldr	r2, [pc, #496]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80074f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80074f8:	e015      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	3304      	adds	r3, #4
 80074fe:	2100      	movs	r1, #0
 8007500:	4618      	mov	r0, r3
 8007502:	f001 fed7 	bl	80092b4 <RCCEx_PLL2_Config>
 8007506:	4603      	mov	r3, r0
 8007508:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800750a:	e00c      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	3324      	adds	r3, #36	; 0x24
 8007510:	2100      	movs	r1, #0
 8007512:	4618      	mov	r0, r3
 8007514:	f001 ff80 	bl	8009418 <RCCEx_PLL3_Config>
 8007518:	4603      	mov	r3, r0
 800751a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800751c:	e003      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	75fb      	strb	r3, [r7, #23]
      break;
 8007522:	e000      	b.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007524:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007526:	7dfb      	ldrb	r3, [r7, #23]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d109      	bne.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800752c:	4b6d      	ldr	r3, [pc, #436]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800752e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007530:	f023 0207 	bic.w	r2, r3, #7
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007538:	496a      	ldr	r1, [pc, #424]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800753a:	4313      	orrs	r3, r2
 800753c:	650b      	str	r3, [r1, #80]	; 0x50
 800753e:	e001      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007540:	7dfb      	ldrb	r3, [r7, #23]
 8007542:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800754c:	2b00      	cmp	r3, #0
 800754e:	d04a      	beq.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007554:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8007558:	d031      	beq.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x19e>
 800755a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800755e:	d82b      	bhi.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8007560:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007564:	d02d      	beq.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8007566:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800756a:	d825      	bhi.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800756c:	2bc0      	cmp	r3, #192	; 0xc0
 800756e:	d02a      	beq.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8007570:	2bc0      	cmp	r3, #192	; 0xc0
 8007572:	d821      	bhi.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8007574:	2b80      	cmp	r3, #128	; 0x80
 8007576:	d016      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8007578:	2b80      	cmp	r3, #128	; 0x80
 800757a:	d81d      	bhi.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800757c:	2b00      	cmp	r3, #0
 800757e:	d002      	beq.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8007580:	2b40      	cmp	r3, #64	; 0x40
 8007582:	d007      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8007584:	e018      	b.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007586:	4b57      	ldr	r3, [pc, #348]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800758a:	4a56      	ldr	r2, [pc, #344]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800758c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007590:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8007592:	e019      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	3304      	adds	r3, #4
 8007598:	2100      	movs	r1, #0
 800759a:	4618      	mov	r0, r3
 800759c:	f001 fe8a 	bl	80092b4 <RCCEx_PLL2_Config>
 80075a0:	4603      	mov	r3, r0
 80075a2:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80075a4:	e010      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	3324      	adds	r3, #36	; 0x24
 80075aa:	2100      	movs	r1, #0
 80075ac:	4618      	mov	r0, r3
 80075ae:	f001 ff33 	bl	8009418 <RCCEx_PLL3_Config>
 80075b2:	4603      	mov	r3, r0
 80075b4:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80075b6:	e007      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	75fb      	strb	r3, [r7, #23]
      break;
 80075bc:	e004      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 80075be:	bf00      	nop
 80075c0:	e002      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 80075c2:	bf00      	nop
 80075c4:	e000      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 80075c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075c8:	7dfb      	ldrb	r3, [r7, #23]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d109      	bne.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80075ce:	4b45      	ldr	r3, [pc, #276]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80075d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075d2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075da:	4942      	ldr	r1, [pc, #264]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80075dc:	4313      	orrs	r3, r2
 80075de:	650b      	str	r3, [r1, #80]	; 0x50
 80075e0:	e001      	b.n	80075e6 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075e2:	7dfb      	ldrb	r3, [r7, #23]
 80075e4:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d04f      	beq.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075f6:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80075fa:	d036      	beq.n	800766a <HAL_RCCEx_PeriphCLKConfig+0x24a>
 80075fc:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8007600:	d830      	bhi.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8007602:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007606:	d032      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8007608:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800760c:	d82a      	bhi.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800760e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007612:	d02e      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8007614:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007618:	d824      	bhi.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800761a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800761e:	d018      	beq.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8007620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007624:	d81e      	bhi.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8007626:	2b00      	cmp	r3, #0
 8007628:	d003      	beq.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x212>
 800762a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800762e:	d007      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8007630:	e018      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007632:	4b2c      	ldr	r3, [pc, #176]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007636:	4a2b      	ldr	r2, [pc, #172]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800763c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 800763e:	e019      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	3304      	adds	r3, #4
 8007644:	2100      	movs	r1, #0
 8007646:	4618      	mov	r0, r3
 8007648:	f001 fe34 	bl	80092b4 <RCCEx_PLL2_Config>
 800764c:	4603      	mov	r3, r0
 800764e:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8007650:	e010      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	3324      	adds	r3, #36	; 0x24
 8007656:	2100      	movs	r1, #0
 8007658:	4618      	mov	r0, r3
 800765a:	f001 fedd 	bl	8009418 <RCCEx_PLL3_Config>
 800765e:	4603      	mov	r3, r0
 8007660:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8007662:	e007      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	75fb      	strb	r3, [r7, #23]
      break;
 8007668:	e004      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 800766a:	bf00      	nop
 800766c:	e002      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 800766e:	bf00      	nop
 8007670:	e000      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8007672:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007674:	7dfb      	ldrb	r3, [r7, #23]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d109      	bne.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800767a:	4b1a      	ldr	r3, [pc, #104]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800767c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800767e:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007686:	4917      	ldr	r1, [pc, #92]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8007688:	4313      	orrs	r3, r2
 800768a:	650b      	str	r3, [r1, #80]	; 0x50
 800768c:	e001      	b.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800768e:	7dfb      	ldrb	r3, [r7, #23]
 8007690:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800769a:	2b00      	cmp	r3, #0
 800769c:	d034      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076a2:	2b30      	cmp	r3, #48	; 0x30
 80076a4:	d01c      	beq.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80076a6:	2b30      	cmp	r3, #48	; 0x30
 80076a8:	d817      	bhi.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80076aa:	2b20      	cmp	r3, #32
 80076ac:	d00c      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80076ae:	2b20      	cmp	r3, #32
 80076b0:	d813      	bhi.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d018      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 80076b6:	2b10      	cmp	r3, #16
 80076b8:	d10f      	bne.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076ba:	4b0a      	ldr	r3, [pc, #40]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80076bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076be:	4a09      	ldr	r2, [pc, #36]	; (80076e4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80076c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076c4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80076c6:	e010      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x2ca>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	3304      	adds	r3, #4
 80076cc:	2102      	movs	r1, #2
 80076ce:	4618      	mov	r0, r3
 80076d0:	f001 fdf0 	bl	80092b4 <RCCEx_PLL2_Config>
 80076d4:	4603      	mov	r3, r0
 80076d6:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80076d8:	e007      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	75fb      	strb	r3, [r7, #23]
      break;
 80076de:	e004      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      break;
 80076e0:	bf00      	nop
 80076e2:	e002      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80076e4:	58024400 	.word	0x58024400
      break;
 80076e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076ea:	7dfb      	ldrb	r3, [r7, #23]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d109      	bne.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80076f0:	4b9b      	ldr	r3, [pc, #620]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80076f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076fc:	4998      	ldr	r1, [pc, #608]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80076fe:	4313      	orrs	r3, r2
 8007700:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007702:	e001      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007704:	7dfb      	ldrb	r3, [r7, #23]
 8007706:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d047      	beq.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007718:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800771c:	d030      	beq.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800771e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007722:	d82a      	bhi.n	800777a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8007724:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007728:	d02c      	beq.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x364>
 800772a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800772e:	d824      	bhi.n	800777a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8007730:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007734:	d018      	beq.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8007736:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800773a:	d81e      	bhi.n	800777a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800773c:	2b00      	cmp	r3, #0
 800773e:	d003      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8007740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007744:	d007      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8007746:	e018      	b.n	800777a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007748:	4b85      	ldr	r3, [pc, #532]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800774a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800774c:	4a84      	ldr	r2, [pc, #528]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800774e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007752:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007754:	e017      	b.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	3304      	adds	r3, #4
 800775a:	2100      	movs	r1, #0
 800775c:	4618      	mov	r0, r3
 800775e:	f001 fda9 	bl	80092b4 <RCCEx_PLL2_Config>
 8007762:	4603      	mov	r3, r0
 8007764:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007766:	e00e      	b.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	3324      	adds	r3, #36	; 0x24
 800776c:	2100      	movs	r1, #0
 800776e:	4618      	mov	r0, r3
 8007770:	f001 fe52 	bl	8009418 <RCCEx_PLL3_Config>
 8007774:	4603      	mov	r3, r0
 8007776:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007778:	e005      	b.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	75fb      	strb	r3, [r7, #23]
      break;
 800777e:	e002      	b.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8007780:	bf00      	nop
 8007782:	e000      	b.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8007784:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007786:	7dfb      	ldrb	r3, [r7, #23]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d109      	bne.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800778c:	4b74      	ldr	r3, [pc, #464]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800778e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007790:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007798:	4971      	ldr	r1, [pc, #452]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800779a:	4313      	orrs	r3, r2
 800779c:	650b      	str	r3, [r1, #80]	; 0x50
 800779e:	e001      	b.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077a0:	7dfb      	ldrb	r3, [r7, #23]
 80077a2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d049      	beq.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80077b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80077b8:	d02e      	beq.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80077ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80077be:	d828      	bhi.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 80077c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80077c4:	d02a      	beq.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80077c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80077ca:	d822      	bhi.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 80077cc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80077d0:	d026      	beq.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80077d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80077d6:	d81c      	bhi.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 80077d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077dc:	d010      	beq.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80077de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077e2:	d816      	bhi.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d01d      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80077e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077ec:	d111      	bne.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	3304      	adds	r3, #4
 80077f2:	2101      	movs	r1, #1
 80077f4:	4618      	mov	r0, r3
 80077f6:	f001 fd5d 	bl	80092b4 <RCCEx_PLL2_Config>
 80077fa:	4603      	mov	r3, r0
 80077fc:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80077fe:	e012      	b.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	3324      	adds	r3, #36	; 0x24
 8007804:	2101      	movs	r1, #1
 8007806:	4618      	mov	r0, r3
 8007808:	f001 fe06 	bl	8009418 <RCCEx_PLL3_Config>
 800780c:	4603      	mov	r3, r0
 800780e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8007810:	e009      	b.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	75fb      	strb	r3, [r7, #23]
      break;
 8007816:	e006      	b.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8007818:	bf00      	nop
 800781a:	e004      	b.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 800781c:	bf00      	nop
 800781e:	e002      	b.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8007820:	bf00      	nop
 8007822:	e000      	b.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8007824:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007826:	7dfb      	ldrb	r3, [r7, #23]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d109      	bne.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800782c:	4b4c      	ldr	r3, [pc, #304]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800782e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007830:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007838:	4949      	ldr	r1, [pc, #292]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800783a:	4313      	orrs	r3, r2
 800783c:	650b      	str	r3, [r1, #80]	; 0x50
 800783e:	e001      	b.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007840:	7dfb      	ldrb	r3, [r7, #23]
 8007842:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800784c:	2b00      	cmp	r3, #0
 800784e:	d053      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007856:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800785a:	d034      	beq.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800785c:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8007860:	d82e      	bhi.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8007862:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007866:	d030      	beq.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8007868:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800786c:	d828      	bhi.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800786e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007872:	d02c      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8007874:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007878:	d822      	bhi.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 800787a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800787e:	d028      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8007880:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007884:	d81c      	bhi.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8007886:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800788a:	d010      	beq.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x48e>
 800788c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007890:	d816      	bhi.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8007892:	2b00      	cmp	r3, #0
 8007894:	d01f      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8007896:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800789a:	d111      	bne.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	3304      	adds	r3, #4
 80078a0:	2101      	movs	r1, #1
 80078a2:	4618      	mov	r0, r3
 80078a4:	f001 fd06 	bl	80092b4 <RCCEx_PLL2_Config>
 80078a8:	4603      	mov	r3, r0
 80078aa:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80078ac:	e014      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	3324      	adds	r3, #36	; 0x24
 80078b2:	2101      	movs	r1, #1
 80078b4:	4618      	mov	r0, r3
 80078b6:	f001 fdaf 	bl	8009418 <RCCEx_PLL3_Config>
 80078ba:	4603      	mov	r3, r0
 80078bc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80078be:	e00b      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	75fb      	strb	r3, [r7, #23]
      break;
 80078c4:	e008      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80078c6:	bf00      	nop
 80078c8:	e006      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80078ca:	bf00      	nop
 80078cc:	e004      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80078ce:	bf00      	nop
 80078d0:	e002      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80078d2:	bf00      	nop
 80078d4:	e000      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 80078d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078d8:	7dfb      	ldrb	r3, [r7, #23]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10a      	bne.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80078de:	4b20      	ldr	r3, [pc, #128]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80078e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078e2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80078ec:	491c      	ldr	r1, [pc, #112]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80078ee:	4313      	orrs	r3, r2
 80078f0:	658b      	str	r3, [r1, #88]	; 0x58
 80078f2:	e001      	b.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f4:	7dfb      	ldrb	r3, [r7, #23]
 80078f6:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007900:	2b00      	cmp	r3, #0
 8007902:	d031      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007908:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800790c:	d00e      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800790e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007912:	d814      	bhi.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8007914:	2b00      	cmp	r3, #0
 8007916:	d015      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007918:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800791c:	d10f      	bne.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800791e:	4b10      	ldr	r3, [pc, #64]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007922:	4a0f      	ldr	r2, [pc, #60]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007928:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800792a:	e00c      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	3304      	adds	r3, #4
 8007930:	2101      	movs	r1, #1
 8007932:	4618      	mov	r0, r3
 8007934:	f001 fcbe 	bl	80092b4 <RCCEx_PLL2_Config>
 8007938:	4603      	mov	r3, r0
 800793a:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800793c:	e003      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	75fb      	strb	r3, [r7, #23]
      break;
 8007942:	e000      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 8007944:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007946:	7dfb      	ldrb	r3, [r7, #23]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d10b      	bne.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800794c:	4b04      	ldr	r3, [pc, #16]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800794e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007950:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007958:	4901      	ldr	r1, [pc, #4]	; (8007960 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800795a:	4313      	orrs	r3, r2
 800795c:	650b      	str	r3, [r1, #80]	; 0x50
 800795e:	e003      	b.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x548>
 8007960:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007964:	7dfb      	ldrb	r3, [r7, #23]
 8007966:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d032      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007978:	2b03      	cmp	r3, #3
 800797a:	d81b      	bhi.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800797c:	a201      	add	r2, pc, #4	; (adr r2, 8007984 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800797e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007982:	bf00      	nop
 8007984:	080079bb 	.word	0x080079bb
 8007988:	08007995 	.word	0x08007995
 800798c:	080079a3 	.word	0x080079a3
 8007990:	080079bb 	.word	0x080079bb
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007994:	4bb2      	ldr	r3, [pc, #712]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007998:	4ab1      	ldr	r2, [pc, #708]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800799a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800799e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80079a0:	e00c      	b.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	3304      	adds	r3, #4
 80079a6:	2102      	movs	r1, #2
 80079a8:	4618      	mov	r0, r3
 80079aa:	f001 fc83 	bl	80092b4 <RCCEx_PLL2_Config>
 80079ae:	4603      	mov	r3, r0
 80079b0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80079b2:	e003      	b.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	75fb      	strb	r3, [r7, #23]
      break;
 80079b8:	e000      	b.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80079ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079bc:	7dfb      	ldrb	r3, [r7, #23]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d109      	bne.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80079c2:	4ba7      	ldr	r3, [pc, #668]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80079c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079c6:	f023 0203 	bic.w	r2, r3, #3
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079ce:	49a4      	ldr	r1, [pc, #656]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80079d0:	4313      	orrs	r3, r2
 80079d2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80079d4:	e001      	b.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079d6:	7dfb      	ldrb	r3, [r7, #23]
 80079d8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 8086 	beq.w	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079e8:	4b9e      	ldr	r3, [pc, #632]	; (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a9d      	ldr	r2, [pc, #628]	; (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 80079ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80079f4:	f7fb faec 	bl	8002fd0 <HAL_GetTick>
 80079f8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80079fa:	e009      	b.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079fc:	f7fb fae8 	bl	8002fd0 <HAL_GetTick>
 8007a00:	4602      	mov	r2, r0
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	2b64      	cmp	r3, #100	; 0x64
 8007a08:	d902      	bls.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      {
        ret = HAL_TIMEOUT;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	75fb      	strb	r3, [r7, #23]
        break;
 8007a0e:	e005      	b.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a10:	4b94      	ldr	r3, [pc, #592]	; (8007c64 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d0ef      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8007a1c:	7dfb      	ldrb	r3, [r7, #23]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d166      	bne.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007a22:	4b8f      	ldr	r3, [pc, #572]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007a24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007a2c:	4053      	eors	r3, r2
 8007a2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d013      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x63e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a36:	4b8a      	ldr	r3, [pc, #552]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a3e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007a40:	4b87      	ldr	r3, [pc, #540]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a44:	4a86      	ldr	r2, [pc, #536]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007a46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a4a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007a4c:	4b84      	ldr	r3, [pc, #528]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a50:	4a83      	ldr	r2, [pc, #524]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007a52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a56:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007a58:	4a81      	ldr	r2, [pc, #516]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007a64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a68:	d115      	bne.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a6a:	f7fb fab1 	bl	8002fd0 <HAL_GetTick>
 8007a6e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007a70:	e00b      	b.n	8007a8a <HAL_RCCEx_PeriphCLKConfig+0x66a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a72:	f7fb faad 	bl	8002fd0 <HAL_GetTick>
 8007a76:	4602      	mov	r2, r0
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	1ad3      	subs	r3, r2, r3
 8007a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d902      	bls.n	8007a8a <HAL_RCCEx_PeriphCLKConfig+0x66a>
          {
            ret = HAL_TIMEOUT;
 8007a84:	2303      	movs	r3, #3
 8007a86:	75fb      	strb	r3, [r7, #23]
            break;
 8007a88:	e005      	b.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x676>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007a8a:	4b75      	ldr	r3, [pc, #468]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a8e:	f003 0302 	and.w	r3, r3, #2
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d0ed      	beq.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if(ret == HAL_OK)
 8007a96:	7dfb      	ldrb	r3, [r7, #23]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d126      	bne.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007aa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007aa6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007aaa:	d10d      	bne.n	8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 8007aac:	4b6c      	ldr	r3, [pc, #432]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007aba:	0919      	lsrs	r1, r3, #4
 8007abc:	4b6a      	ldr	r3, [pc, #424]	; (8007c68 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007abe:	400b      	ands	r3, r1
 8007ac0:	4967      	ldr	r1, [pc, #412]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	610b      	str	r3, [r1, #16]
 8007ac6:	e005      	b.n	8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
 8007ac8:	4b65      	ldr	r3, [pc, #404]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	4a64      	ldr	r2, [pc, #400]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007ace:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007ad2:	6113      	str	r3, [r2, #16]
 8007ad4:	4b62      	ldr	r3, [pc, #392]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007ad6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007ade:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ae2:	495f      	ldr	r1, [pc, #380]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	670b      	str	r3, [r1, #112]	; 0x70
 8007ae8:	e004      	b.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007aea:	7dfb      	ldrb	r3, [r7, #23]
 8007aec:	75bb      	strb	r3, [r7, #22]
 8007aee:	e001      	b.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007af0:	7dfb      	ldrb	r3, [r7, #23]
 8007af2:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f003 0301 	and.w	r3, r3, #1
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d07f      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b06:	2b28      	cmp	r3, #40	; 0x28
 8007b08:	d866      	bhi.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8007b0a:	a201      	add	r2, pc, #4	; (adr r2, 8007b10 <HAL_RCCEx_PeriphCLKConfig+0x6f0>)
 8007b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b10:	08007bdf 	.word	0x08007bdf
 8007b14:	08007bd9 	.word	0x08007bd9
 8007b18:	08007bd9 	.word	0x08007bd9
 8007b1c:	08007bd9 	.word	0x08007bd9
 8007b20:	08007bd9 	.word	0x08007bd9
 8007b24:	08007bd9 	.word	0x08007bd9
 8007b28:	08007bd9 	.word	0x08007bd9
 8007b2c:	08007bd9 	.word	0x08007bd9
 8007b30:	08007bb5 	.word	0x08007bb5
 8007b34:	08007bd9 	.word	0x08007bd9
 8007b38:	08007bd9 	.word	0x08007bd9
 8007b3c:	08007bd9 	.word	0x08007bd9
 8007b40:	08007bd9 	.word	0x08007bd9
 8007b44:	08007bd9 	.word	0x08007bd9
 8007b48:	08007bd9 	.word	0x08007bd9
 8007b4c:	08007bd9 	.word	0x08007bd9
 8007b50:	08007bc7 	.word	0x08007bc7
 8007b54:	08007bd9 	.word	0x08007bd9
 8007b58:	08007bd9 	.word	0x08007bd9
 8007b5c:	08007bd9 	.word	0x08007bd9
 8007b60:	08007bd9 	.word	0x08007bd9
 8007b64:	08007bd9 	.word	0x08007bd9
 8007b68:	08007bd9 	.word	0x08007bd9
 8007b6c:	08007bd9 	.word	0x08007bd9
 8007b70:	08007bdf 	.word	0x08007bdf
 8007b74:	08007bd9 	.word	0x08007bd9
 8007b78:	08007bd9 	.word	0x08007bd9
 8007b7c:	08007bd9 	.word	0x08007bd9
 8007b80:	08007bd9 	.word	0x08007bd9
 8007b84:	08007bd9 	.word	0x08007bd9
 8007b88:	08007bd9 	.word	0x08007bd9
 8007b8c:	08007bd9 	.word	0x08007bd9
 8007b90:	08007bdf 	.word	0x08007bdf
 8007b94:	08007bd9 	.word	0x08007bd9
 8007b98:	08007bd9 	.word	0x08007bd9
 8007b9c:	08007bd9 	.word	0x08007bd9
 8007ba0:	08007bd9 	.word	0x08007bd9
 8007ba4:	08007bd9 	.word	0x08007bd9
 8007ba8:	08007bd9 	.word	0x08007bd9
 8007bac:	08007bd9 	.word	0x08007bd9
 8007bb0:	08007bdf 	.word	0x08007bdf
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	3304      	adds	r3, #4
 8007bb8:	2101      	movs	r1, #1
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f001 fb7a 	bl	80092b4 <RCCEx_PLL2_Config>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007bc4:	e00c      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	3324      	adds	r3, #36	; 0x24
 8007bca:	2101      	movs	r1, #1
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f001 fc23 	bl	8009418 <RCCEx_PLL3_Config>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007bd6:	e003      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	75fb      	strb	r3, [r7, #23]
      break;
 8007bdc:	e000      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      break;
 8007bde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007be0:	7dfb      	ldrb	r3, [r7, #23]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d10a      	bne.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x7dc>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007be6:	4b1e      	ldr	r3, [pc, #120]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bea:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bf4:	491a      	ldr	r1, [pc, #104]	; (8007c60 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	654b      	str	r3, [r1, #84]	; 0x54
 8007bfa:	e001      	b.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bfc:	7dfb      	ldrb	r3, [r7, #23]
 8007bfe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 0302 	and.w	r3, r3, #2
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d03f      	beq.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c10:	2b05      	cmp	r3, #5
 8007c12:	d821      	bhi.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0x838>
 8007c14:	a201      	add	r2, pc, #4	; (adr r2, 8007c1c <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 8007c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c1a:	bf00      	nop
 8007c1c:	08007c6d 	.word	0x08007c6d
 8007c20:	08007c35 	.word	0x08007c35
 8007c24:	08007c47 	.word	0x08007c47
 8007c28:	08007c6d 	.word	0x08007c6d
 8007c2c:	08007c6d 	.word	0x08007c6d
 8007c30:	08007c6d 	.word	0x08007c6d
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	3304      	adds	r3, #4
 8007c38:	2101      	movs	r1, #1
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f001 fb3a 	bl	80092b4 <RCCEx_PLL2_Config>
 8007c40:	4603      	mov	r3, r0
 8007c42:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007c44:	e013      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	3324      	adds	r3, #36	; 0x24
 8007c4a:	2101      	movs	r1, #1
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f001 fbe3 	bl	8009418 <RCCEx_PLL3_Config>
 8007c52:	4603      	mov	r3, r0
 8007c54:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8007c56:	e00a      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	75fb      	strb	r3, [r7, #23]
      break;
 8007c5c:	e007      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x84e>
 8007c5e:	bf00      	nop
 8007c60:	58024400 	.word	0x58024400
 8007c64:	58024800 	.word	0x58024800
 8007c68:	00ffffcf 	.word	0x00ffffcf
      break;
 8007c6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007c6e:	7dfb      	ldrb	r3, [r7, #23]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d109      	bne.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007c74:	4b9f      	ldr	r3, [pc, #636]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c78:	f023 0207 	bic.w	r2, r3, #7
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c80:	499c      	ldr	r1, [pc, #624]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007c82:	4313      	orrs	r3, r2
 8007c84:	654b      	str	r3, [r1, #84]	; 0x54
 8007c86:	e001      	b.n	8007c8c <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c88:	7dfb      	ldrb	r3, [r7, #23]
 8007c8a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f003 0304 	and.w	r3, r3, #4
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d039      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007c9e:	2b05      	cmp	r3, #5
 8007ca0:	d820      	bhi.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 8007ca2:	a201      	add	r2, pc, #4	; (adr r2, 8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x888>)
 8007ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca8:	08007ceb 	.word	0x08007ceb
 8007cac:	08007cc1 	.word	0x08007cc1
 8007cb0:	08007cd3 	.word	0x08007cd3
 8007cb4:	08007ceb 	.word	0x08007ceb
 8007cb8:	08007ceb 	.word	0x08007ceb
 8007cbc:	08007ceb 	.word	0x08007ceb
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	3304      	adds	r3, #4
 8007cc4:	2101      	movs	r1, #1
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f001 faf4 	bl	80092b4 <RCCEx_PLL2_Config>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007cd0:	e00c      	b.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	3324      	adds	r3, #36	; 0x24
 8007cd6:	2101      	movs	r1, #1
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f001 fb9d 	bl	8009418 <RCCEx_PLL3_Config>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007ce2:	e003      	b.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	75fb      	strb	r3, [r7, #23]
      break;
 8007ce8:	e000      	b.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 8007cea:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007cec:	7dfb      	ldrb	r3, [r7, #23]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d10a      	bne.n	8007d08 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007cf2:	4b80      	ldr	r3, [pc, #512]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cf6:	f023 0207 	bic.w	r2, r3, #7
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007d00:	497c      	ldr	r1, [pc, #496]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007d02:	4313      	orrs	r3, r2
 8007d04:	658b      	str	r3, [r1, #88]	; 0x58
 8007d06:	e001      	b.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d08:	7dfb      	ldrb	r3, [r7, #23]
 8007d0a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f003 0320 	and.w	r3, r3, #32
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d04b      	beq.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007d1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007d22:	d02e      	beq.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x962>
 8007d24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007d28:	d828      	bhi.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8007d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d2e:	d02a      	beq.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8007d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d34:	d822      	bhi.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8007d36:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007d3a:	d026      	beq.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8007d3c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007d40:	d81c      	bhi.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8007d42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d46:	d010      	beq.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x94a>
 8007d48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d4c:	d816      	bhi.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d01d      	beq.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007d52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d56:	d111      	bne.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	3304      	adds	r3, #4
 8007d5c:	2100      	movs	r1, #0
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f001 faa8 	bl	80092b4 <RCCEx_PLL2_Config>
 8007d64:	4603      	mov	r3, r0
 8007d66:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007d68:	e012      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	3324      	adds	r3, #36	; 0x24
 8007d6e:	2102      	movs	r1, #2
 8007d70:	4618      	mov	r0, r3
 8007d72:	f001 fb51 	bl	8009418 <RCCEx_PLL3_Config>
 8007d76:	4603      	mov	r3, r0
 8007d78:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007d7a:	e009      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	75fb      	strb	r3, [r7, #23]
      break;
 8007d80:	e006      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8007d82:	bf00      	nop
 8007d84:	e004      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8007d86:	bf00      	nop
 8007d88:	e002      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8007d8a:	bf00      	nop
 8007d8c:	e000      	b.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8007d8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d90:	7dfb      	ldrb	r3, [r7, #23]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d10a      	bne.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d96:	4b57      	ldr	r3, [pc, #348]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d9a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007da4:	4953      	ldr	r1, [pc, #332]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007da6:	4313      	orrs	r3, r2
 8007da8:	654b      	str	r3, [r1, #84]	; 0x54
 8007daa:	e001      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dac:	7dfb      	ldrb	r3, [r7, #23]
 8007dae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d04b      	beq.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007dc2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007dc6:	d02e      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 8007dc8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007dcc:	d828      	bhi.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8007dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd2:	d02a      	beq.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8007dd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd8:	d822      	bhi.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8007dda:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007dde:	d026      	beq.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8007de0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007de4:	d81c      	bhi.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8007de6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dea:	d010      	beq.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 8007dec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007df0:	d816      	bhi.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d01d      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8007df6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dfa:	d111      	bne.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	3304      	adds	r3, #4
 8007e00:	2100      	movs	r1, #0
 8007e02:	4618      	mov	r0, r3
 8007e04:	f001 fa56 	bl	80092b4 <RCCEx_PLL2_Config>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007e0c:	e012      	b.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	3324      	adds	r3, #36	; 0x24
 8007e12:	2102      	movs	r1, #2
 8007e14:	4618      	mov	r0, r3
 8007e16:	f001 faff 	bl	8009418 <RCCEx_PLL3_Config>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8007e1e:	e009      	b.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	75fb      	strb	r3, [r7, #23]
      break;
 8007e24:	e006      	b.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8007e26:	bf00      	nop
 8007e28:	e004      	b.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8007e2a:	bf00      	nop
 8007e2c:	e002      	b.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8007e2e:	bf00      	nop
 8007e30:	e000      	b.n	8007e34 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 8007e32:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e34:	7dfb      	ldrb	r3, [r7, #23]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d10a      	bne.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007e3a:	4b2e      	ldr	r3, [pc, #184]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e3e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007e48:	492a      	ldr	r1, [pc, #168]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	658b      	str	r3, [r1, #88]	; 0x58
 8007e4e:	e001      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e50:	7dfb      	ldrb	r3, [r7, #23]
 8007e52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d04d      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007e66:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007e6a:	d02e      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 8007e6c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007e70:	d828      	bhi.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8007e72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e76:	d02a      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8007e78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e7c:	d822      	bhi.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8007e7e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007e82:	d026      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8007e84:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007e88:	d81c      	bhi.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8007e8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e8e:	d010      	beq.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0xa92>
 8007e90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e94:	d816      	bhi.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d01d      	beq.n	8007ed6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8007e9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e9e:	d111      	bne.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	3304      	adds	r3, #4
 8007ea4:	2100      	movs	r1, #0
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f001 fa04 	bl	80092b4 <RCCEx_PLL2_Config>
 8007eac:	4603      	mov	r3, r0
 8007eae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007eb0:	e012      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	3324      	adds	r3, #36	; 0x24
 8007eb6:	2102      	movs	r1, #2
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f001 faad 	bl	8009418 <RCCEx_PLL3_Config>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007ec2:	e009      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	75fb      	strb	r3, [r7, #23]
      break;
 8007ec8:	e006      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8007eca:	bf00      	nop
 8007ecc:	e004      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8007ece:	bf00      	nop
 8007ed0:	e002      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8007ed2:	bf00      	nop
 8007ed4:	e000      	b.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8007ed6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ed8:	7dfb      	ldrb	r3, [r7, #23]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d10c      	bne.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007ede:	4b05      	ldr	r3, [pc, #20]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ee2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007eec:	4901      	ldr	r1, [pc, #4]	; (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	658b      	str	r3, [r1, #88]	; 0x58
 8007ef2:	e003      	b.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8007ef4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ef8:	7dfb      	ldrb	r3, [r7, #23]
 8007efa:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f003 0308 	and.w	r3, r3, #8
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d01a      	beq.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f12:	d10a      	bne.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	3324      	adds	r3, #36	; 0x24
 8007f18:	2102      	movs	r1, #2
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f001 fa7c 	bl	8009418 <RCCEx_PLL3_Config>
 8007f20:	4603      	mov	r3, r0
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d001      	beq.n	8007f2a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 8007f26:	2301      	movs	r3, #1
 8007f28:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007f2a:	4b8c      	ldr	r3, [pc, #560]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f2e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f38:	4988      	ldr	r1, [pc, #544]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0310 	and.w	r3, r3, #16
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d01a      	beq.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007f50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f54:	d10a      	bne.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	3324      	adds	r3, #36	; 0x24
 8007f5a:	2102      	movs	r1, #2
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f001 fa5b 	bl	8009418 <RCCEx_PLL3_Config>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d001      	beq.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007f6c:	4b7b      	ldr	r3, [pc, #492]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007f7a:	4978      	ldr	r1, [pc, #480]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d034      	beq.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007f92:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007f96:	d01d      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8007f98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007f9c:	d817      	bhi.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d003      	beq.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 8007fa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fa6:	d009      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8007fa8:	e011      	b.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	3304      	adds	r3, #4
 8007fae:	2100      	movs	r1, #0
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	f001 f97f 	bl	80092b4 <RCCEx_PLL2_Config>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007fba:	e00c      	b.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	3324      	adds	r3, #36	; 0x24
 8007fc0:	2102      	movs	r1, #2
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f001 fa28 	bl	8009418 <RCCEx_PLL3_Config>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007fcc:	e003      	b.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	75fb      	strb	r3, [r7, #23]
      break;
 8007fd2:	e000      	b.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8007fd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007fd6:	7dfb      	ldrb	r3, [r7, #23]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d10a      	bne.n	8007ff2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007fdc:	4b5f      	ldr	r3, [pc, #380]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fe0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007fea:	495c      	ldr	r1, [pc, #368]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8007fec:	4313      	orrs	r3, r2
 8007fee:	658b      	str	r3, [r1, #88]	; 0x58
 8007ff0:	e001      	b.n	8007ff6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ff2:	7dfb      	ldrb	r3, [r7, #23]
 8007ff4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d033      	beq.n	800806a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008008:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800800c:	d01c      	beq.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800800e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008012:	d816      	bhi.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8008014:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008018:	d003      	beq.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 800801a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800801e:	d007      	beq.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8008020:	e00f      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008022:	4b4e      	ldr	r3, [pc, #312]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008026:	4a4d      	ldr	r2, [pc, #308]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800802c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800802e:	e00c      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	3324      	adds	r3, #36	; 0x24
 8008034:	2101      	movs	r1, #1
 8008036:	4618      	mov	r0, r3
 8008038:	f001 f9ee 	bl	8009418 <RCCEx_PLL3_Config>
 800803c:	4603      	mov	r3, r0
 800803e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8008040:	e003      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	75fb      	strb	r3, [r7, #23]
      break;
 8008046:	e000      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8008048:	bf00      	nop
    }

    if(ret == HAL_OK)
 800804a:	7dfb      	ldrb	r3, [r7, #23]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d10a      	bne.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008050:	4b42      	ldr	r3, [pc, #264]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008054:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800805e:	493f      	ldr	r1, [pc, #252]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008060:	4313      	orrs	r3, r2
 8008062:	654b      	str	r3, [r1, #84]	; 0x54
 8008064:	e001      	b.n	800806a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008066:	7dfb      	ldrb	r3, [r7, #23]
 8008068:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008072:	2b00      	cmp	r3, #0
 8008074:	d029      	beq.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0xcaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800807a:	2b00      	cmp	r3, #0
 800807c:	d003      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0xc66>
 800807e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008082:	d007      	beq.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8008084:	e00f      	b.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0xc86>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008086:	4b35      	ldr	r3, [pc, #212]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800808a:	4a34      	ldr	r2, [pc, #208]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 800808c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008090:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008092:	e00b      	b.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0xc8c>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	3304      	adds	r3, #4
 8008098:	2102      	movs	r1, #2
 800809a:	4618      	mov	r0, r3
 800809c:	f001 f90a 	bl	80092b4 <RCCEx_PLL2_Config>
 80080a0:	4603      	mov	r3, r0
 80080a2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80080a4:	e002      	b.n	80080ac <HAL_RCCEx_PeriphCLKConfig+0xc8c>

    default:
      ret = HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	75fb      	strb	r3, [r7, #23]
      break;
 80080aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80080ac:	7dfb      	ldrb	r3, [r7, #23]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d109      	bne.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0xca6>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80080b2:	4b2a      	ldr	r3, [pc, #168]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 80080b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080b6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080be:	4927      	ldr	r1, [pc, #156]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 80080c0:	4313      	orrs	r3, r2
 80080c2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80080c4:	e001      	b.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0xcaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080c6:	7dfb      	ldrb	r3, [r7, #23]
 80080c8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00a      	beq.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0xccc>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	3324      	adds	r3, #36	; 0x24
 80080da:	2102      	movs	r1, #2
 80080dc:	4618      	mov	r0, r3
 80080de:	f001 f99b 	bl	8009418 <RCCEx_PLL3_Config>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d001      	beq.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0xccc>
    {
      status=HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d035      	beq.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008102:	d017      	beq.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008104:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008108:	d811      	bhi.n	800812e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800810a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800810e:	d013      	beq.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8008110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008114:	d80b      	bhi.n	800812e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8008116:	2b00      	cmp	r3, #0
 8008118:	d010      	beq.n	800813c <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 800811a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800811e:	d106      	bne.n	800812e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008120:	4b0e      	ldr	r3, [pc, #56]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008124:	4a0d      	ldr	r2, [pc, #52]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008126:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800812a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800812c:	e007      	b.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	75fb      	strb	r3, [r7, #23]
      break;
 8008132:	e004      	b.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8008134:	bf00      	nop
 8008136:	e002      	b.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8008138:	bf00      	nop
 800813a:	e000      	b.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 800813c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800813e:	7dfb      	ldrb	r3, [r7, #23]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d10d      	bne.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008144:	4b05      	ldr	r3, [pc, #20]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008148:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008152:	4902      	ldr	r1, [pc, #8]	; (800815c <HAL_RCCEx_PeriphCLKConfig+0xd3c>)
 8008154:	4313      	orrs	r3, r2
 8008156:	654b      	str	r3, [r1, #84]	; 0x54
 8008158:	e004      	b.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800815a:	bf00      	nop
 800815c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008160:	7dfb      	ldrb	r3, [r7, #23]
 8008162:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800816c:	2b00      	cmp	r3, #0
 800816e:	d008      	beq.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008170:	4b30      	ldr	r3, [pc, #192]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008174:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800817c:	492d      	ldr	r1, [pc, #180]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800817e:	4313      	orrs	r3, r2
 8008180:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800818a:	2b00      	cmp	r3, #0
 800818c:	d008      	beq.n	80081a0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800818e:	4b29      	ldr	r3, [pc, #164]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8008190:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008192:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800819a:	4926      	ldr	r1, [pc, #152]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800819c:	4313      	orrs	r3, r2
 800819e:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d008      	beq.n	80081be <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80081ac:	4b21      	ldr	r3, [pc, #132]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80081ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081b0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081b8:	491e      	ldr	r1, [pc, #120]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80081ba:	4313      	orrs	r3, r2
 80081bc:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00d      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80081ca:	4b1a      	ldr	r3, [pc, #104]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	4a19      	ldr	r2, [pc, #100]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80081d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80081d4:	6113      	str	r3, [r2, #16]
 80081d6:	4b17      	ldr	r3, [pc, #92]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80081d8:	691a      	ldr	r2, [r3, #16]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80081e0:	4914      	ldr	r1, [pc, #80]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80081e2:	4313      	orrs	r3, r2
 80081e4:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	da08      	bge.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80081ee:	4b11      	ldr	r3, [pc, #68]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80081f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081fa:	490e      	ldr	r1, [pc, #56]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80081fc:	4313      	orrs	r3, r2
 80081fe:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008208:	2b00      	cmp	r3, #0
 800820a:	d009      	beq.n	8008220 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800820c:	4b09      	ldr	r3, [pc, #36]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800820e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008210:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800821a:	4906      	ldr	r1, [pc, #24]	; (8008234 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800821c:	4313      	orrs	r3, r2
 800821e:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8008220:	7dbb      	ldrb	r3, [r7, #22]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d101      	bne.n	800822a <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 8008226:	2300      	movs	r3, #0
 8008228:	e000      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
}
 800822c:	4618      	mov	r0, r3
 800822e:	3718      	adds	r7, #24
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	58024400 	.word	0x58024400

08008238 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b090      	sub	sp, #64	; 0x40
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008246:	f040 8089 	bne.w	800835c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800824a:	4b91      	ldr	r3, [pc, #580]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800824c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800824e:	f003 0307 	and.w	r3, r3, #7
 8008252:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008256:	2b04      	cmp	r3, #4
 8008258:	d87d      	bhi.n	8008356 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 800825a:	a201      	add	r2, pc, #4	; (adr r2, 8008260 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 800825c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008260:	08008275 	.word	0x08008275
 8008264:	08008299 	.word	0x08008299
 8008268:	080082bd 	.word	0x080082bd
 800826c:	08008351 	.word	0x08008351
 8008270:	080082e1 	.word	0x080082e1
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008274:	4b86      	ldr	r3, [pc, #536]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800827c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008280:	d107      	bne.n	8008292 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008282:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008286:	4618      	mov	r0, r3
 8008288:	f000 fec2 	bl	8009010 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800828c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800828e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008290:	e3f4      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8008292:	2300      	movs	r3, #0
 8008294:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008296:	e3f1      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008298:	4b7d      	ldr	r3, [pc, #500]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80082a4:	d107      	bne.n	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082a6:	f107 0318 	add.w	r3, r7, #24
 80082aa:	4618      	mov	r0, r3
 80082ac:	f000 fc08 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80082b4:	e3e2      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80082b6:	2300      	movs	r3, #0
 80082b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80082ba:	e3df      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80082bc:	4b74      	ldr	r3, [pc, #464]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082c8:	d107      	bne.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082ca:	f107 030c 	add.w	r3, r7, #12
 80082ce:	4618      	mov	r0, r3
 80082d0:	f000 fd4a 	bl	8008d68 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80082d8:	e3d0      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80082da:	2300      	movs	r3, #0
 80082dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80082de:	e3cd      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80082e0:	4b6b      	ldr	r3, [pc, #428]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80082e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80082e8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80082ea:	4b69      	ldr	r3, [pc, #420]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f003 0304 	and.w	r3, r3, #4
 80082f2:	2b04      	cmp	r3, #4
 80082f4:	d10c      	bne.n	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80082f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d109      	bne.n	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80082fc:	4b64      	ldr	r3, [pc, #400]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	08db      	lsrs	r3, r3, #3
 8008302:	f003 0303 	and.w	r3, r3, #3
 8008306:	4a63      	ldr	r2, [pc, #396]	; (8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 8008308:	fa22 f303 	lsr.w	r3, r2, r3
 800830c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800830e:	e01e      	b.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008310:	4b5f      	ldr	r3, [pc, #380]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008318:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800831c:	d106      	bne.n	800832c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800831e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008320:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008324:	d102      	bne.n	800832c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008326:	4b5c      	ldr	r3, [pc, #368]	; (8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 8008328:	63fb      	str	r3, [r7, #60]	; 0x3c
 800832a:	e010      	b.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800832c:	4b58      	ldr	r3, [pc, #352]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008334:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008338:	d106      	bne.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800833a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800833c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008340:	d102      	bne.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008342:	4b56      	ldr	r3, [pc, #344]	; (800849c <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8008344:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008346:	e002      	b.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008348:	2300      	movs	r3, #0
 800834a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800834c:	e396      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800834e:	e395      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008350:	4b53      	ldr	r3, [pc, #332]	; (80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008352:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008354:	e392      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      default :
        {
          frequency = 0;
 8008356:	2300      	movs	r3, #0
 8008358:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800835a:	e38f      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
    }
#endif /* SAI3 */

#if  defined(RCC_CDCCIP1R_SAI2ASEL)

    else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008362:	f040 809f 	bne.w	80084a4 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
    {
      saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
 8008366:	4b4a      	ldr	r3, [pc, #296]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8008368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800836a:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800836e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8008370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008376:	d04d      	beq.n	8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 8008378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800837a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800837e:	f200 8084 	bhi.w	800848a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8008382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008384:	2bc0      	cmp	r3, #192	; 0xc0
 8008386:	d07d      	beq.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>
 8008388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800838a:	2bc0      	cmp	r3, #192	; 0xc0
 800838c:	d87d      	bhi.n	800848a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 800838e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008390:	2b80      	cmp	r3, #128	; 0x80
 8008392:	d02d      	beq.n	80083f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8008394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008396:	2b80      	cmp	r3, #128	; 0x80
 8008398:	d877      	bhi.n	800848a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 800839a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800839c:	2b00      	cmp	r3, #0
 800839e:	d003      	beq.n	80083a8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 80083a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083a2:	2b40      	cmp	r3, #64	; 0x40
 80083a4:	d012      	beq.n	80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 80083a6:	e070      	b.n	800848a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
      {
      case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80083a8:	4b39      	ldr	r3, [pc, #228]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80083b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80083b4:	d107      	bne.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80083ba:	4618      	mov	r0, r3
 80083bc:	f000 fe28 	bl	8009010 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80083c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80083c4:	e35a      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80083c6:	2300      	movs	r3, #0
 80083c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80083ca:	e357      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80083cc:	4b30      	ldr	r3, [pc, #192]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80083d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80083d8:	d107      	bne.n	80083ea <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083da:	f107 0318 	add.w	r3, r7, #24
 80083de:	4618      	mov	r0, r3
 80083e0:	f000 fb6e 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80083e4:	69bb      	ldr	r3, [r7, #24]
 80083e6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80083e8:	e348      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80083ea:	2300      	movs	r3, #0
 80083ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80083ee:	e345      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80083f0:	4b27      	ldr	r3, [pc, #156]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80083f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80083fc:	d107      	bne.n	800840e <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083fe:	f107 030c 	add.w	r3, r7, #12
 8008402:	4618      	mov	r0, r3
 8008404:	f000 fcb0 	bl	8008d68 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800840c:	e336      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800840e:	2300      	movs	r3, #0
 8008410:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008412:	e333      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008414:	4b1e      	ldr	r3, [pc, #120]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8008416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008418:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800841c:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800841e:	4b1c      	ldr	r3, [pc, #112]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 0304 	and.w	r3, r3, #4
 8008426:	2b04      	cmp	r3, #4
 8008428:	d10c      	bne.n	8008444 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 800842a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800842c:	2b00      	cmp	r3, #0
 800842e:	d109      	bne.n	8008444 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008430:	4b17      	ldr	r3, [pc, #92]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	08db      	lsrs	r3, r3, #3
 8008436:	f003 0303 	and.w	r3, r3, #3
 800843a:	4a16      	ldr	r2, [pc, #88]	; (8008494 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 800843c:	fa22 f303 	lsr.w	r3, r2, r3
 8008440:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008442:	e01e      	b.n	8008482 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008444:	4b12      	ldr	r3, [pc, #72]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800844c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008450:	d106      	bne.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 8008452:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008454:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008458:	d102      	bne.n	8008460 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800845a:	4b0f      	ldr	r3, [pc, #60]	; (8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 800845c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800845e:	e010      	b.n	8008482 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008460:	4b0b      	ldr	r3, [pc, #44]	; (8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008468:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800846c:	d106      	bne.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800846e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008470:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008474:	d102      	bne.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008476:	4b09      	ldr	r3, [pc, #36]	; (800849c <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8008478:	63fb      	str	r3, [r7, #60]	; 0x3c
 800847a:	e002      	b.n	8008482 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800847c:	2300      	movs	r3, #0
 800847e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008480:	e2fc      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8008482:	e2fb      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008484:	4b06      	ldr	r3, [pc, #24]	; (80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008486:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008488:	e2f8      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 800848a:	2300      	movs	r3, #0
 800848c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800848e:	e2f5      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8008490:	58024400 	.word	0x58024400
 8008494:	03d09000 	.word	0x03d09000
 8008498:	003d0900 	.word	0x003d0900
 800849c:	016e3600 	.word	0x016e3600
 80084a0:	00bb8000 	.word	0x00bb8000

    }
#endif

#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084aa:	f040 809c 	bne.w	80085e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
    {

      saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
 80084ae:	4b9d      	ldr	r3, [pc, #628]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80084b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084b2:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 80084b6:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80084b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084be:	d054      	beq.n	800856a <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 80084c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084c6:	f200 808b 	bhi.w	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 80084ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084cc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80084d0:	f000 8083 	beq.w	80085da <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80084d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80084da:	f200 8081 	bhi.w	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 80084de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084e4:	d02f      	beq.n	8008546 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
 80084e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084ec:	d878      	bhi.n	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
 80084ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d004      	beq.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 80084f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084fa:	d012      	beq.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 80084fc:	e070      	b.n	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
      {
      case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80084fe:	4b89      	ldr	r3, [pc, #548]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008506:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800850a:	d107      	bne.n	800851c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800850c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008510:	4618      	mov	r0, r3
 8008512:	f000 fd7d 	bl	8009010 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008518:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800851a:	e2af      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800851c:	2300      	movs	r3, #0
 800851e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008520:	e2ac      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008522:	4b80      	ldr	r3, [pc, #512]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800852a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800852e:	d107      	bne.n	8008540 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008530:	f107 0318 	add.w	r3, r7, #24
 8008534:	4618      	mov	r0, r3
 8008536:	f000 fac3 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800853e:	e29d      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8008540:	2300      	movs	r3, #0
 8008542:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008544:	e29a      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008546:	4b77      	ldr	r3, [pc, #476]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800854e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008552:	d107      	bne.n	8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008554:	f107 030c 	add.w	r3, r7, #12
 8008558:	4618      	mov	r0, r3
 800855a:	f000 fc05 	bl	8008d68 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008562:	e28b      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8008564:	2300      	movs	r3, #0
 8008566:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008568:	e288      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800856a:	4b6e      	ldr	r3, [pc, #440]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800856c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800856e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008572:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008574:	4b6b      	ldr	r3, [pc, #428]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f003 0304 	and.w	r3, r3, #4
 800857c:	2b04      	cmp	r3, #4
 800857e:	d10c      	bne.n	800859a <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 8008580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008582:	2b00      	cmp	r3, #0
 8008584:	d109      	bne.n	800859a <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008586:	4b67      	ldr	r3, [pc, #412]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	08db      	lsrs	r3, r3, #3
 800858c:	f003 0303 	and.w	r3, r3, #3
 8008590:	4a65      	ldr	r2, [pc, #404]	; (8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>)
 8008592:	fa22 f303 	lsr.w	r3, r2, r3
 8008596:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008598:	e01e      	b.n	80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800859a:	4b62      	ldr	r3, [pc, #392]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085a6:	d106      	bne.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 80085a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085ae:	d102      	bne.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80085b0:	4b5e      	ldr	r3, [pc, #376]	; (800872c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 80085b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085b4:	e010      	b.n	80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085b6:	4b5b      	ldr	r3, [pc, #364]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80085c2:	d106      	bne.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 80085c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085ca:	d102      	bne.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80085cc:	4b58      	ldr	r3, [pc, #352]	; (8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>)
 80085ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085d0:	e002      	b.n	80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80085d2:	2300      	movs	r3, #0
 80085d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
          break;
 80085d6:	e251      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80085d8:	e250      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80085da:	4b56      	ldr	r3, [pc, #344]	; (8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 80085dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80085de:	e24d      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 80085e0:	2300      	movs	r3, #0
 80085e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80085e4:	e24a      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          break;
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ec:	f040 80a7 	bne.w	800873e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80085f0:	4b4c      	ldr	r3, [pc, #304]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80085f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085f4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80085f8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80085fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008600:	d055      	beq.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 8008602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008604:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008608:	f200 8096 	bhi.w	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 800860c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800860e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008612:	f000 8084 	beq.w	800871e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
 8008616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008618:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800861c:	f200 808c 	bhi.w	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 8008620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008622:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008626:	d030      	beq.n	800868a <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8008628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800862a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800862e:	f200 8083 	bhi.w	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
 8008632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008634:	2b00      	cmp	r3, #0
 8008636:	d004      	beq.n	8008642 <HAL_RCCEx_GetPeriphCLKFreq+0x40a>
 8008638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800863a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800863e:	d012      	beq.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
 8008640:	e07a      	b.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x500>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008642:	4b38      	ldr	r3, [pc, #224]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800864a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800864e:	d107      	bne.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008650:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008654:	4618      	mov	r0, r3
 8008656:	f000 fcdb 	bl	8009010 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800865a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800865c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800865e:	e20d      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8008660:	2300      	movs	r3, #0
 8008662:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008664:	e20a      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008666:	4b2f      	ldr	r3, [pc, #188]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800866e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008672:	d107      	bne.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008674:	f107 0318 	add.w	r3, r7, #24
 8008678:	4618      	mov	r0, r3
 800867a:	f000 fa21 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800867e:	69bb      	ldr	r3, [r7, #24]
 8008680:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008682:	e1fb      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 8008684:	2300      	movs	r3, #0
 8008686:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008688:	e1f8      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800868a:	4b26      	ldr	r3, [pc, #152]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008692:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008696:	d107      	bne.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008698:	f107 030c 	add.w	r3, r7, #12
 800869c:	4618      	mov	r0, r3
 800869e:	f000 fb63 	bl	8008d68 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80086a6:	e1e9      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80086a8:	2300      	movs	r3, #0
 80086aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80086ac:	e1e6      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80086ae:	4b1d      	ldr	r3, [pc, #116]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80086b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80086b6:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80086b8:	4b1a      	ldr	r3, [pc, #104]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f003 0304 	and.w	r3, r3, #4
 80086c0:	2b04      	cmp	r3, #4
 80086c2:	d10c      	bne.n	80086de <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 80086c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d109      	bne.n	80086de <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80086ca:	4b16      	ldr	r3, [pc, #88]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	08db      	lsrs	r3, r3, #3
 80086d0:	f003 0303 	and.w	r3, r3, #3
 80086d4:	4a14      	ldr	r2, [pc, #80]	; (8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>)
 80086d6:	fa22 f303 	lsr.w	r3, r2, r3
 80086da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086dc:	e01e      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80086de:	4b11      	ldr	r3, [pc, #68]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80086ea:	d106      	bne.n	80086fa <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
 80086ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80086f2:	d102      	bne.n	80086fa <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80086f4:	4b0d      	ldr	r3, [pc, #52]	; (800872c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 80086f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086f8:	e010      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80086fa:	4b0a      	ldr	r3, [pc, #40]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008702:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008706:	d106      	bne.n	8008716 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8008708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800870a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800870e:	d102      	bne.n	8008716 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008710:	4b07      	ldr	r3, [pc, #28]	; (8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>)
 8008712:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008714:	e002      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008716:	2300      	movs	r3, #0
 8008718:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800871a:	e1af      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800871c:	e1ae      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800871e:	4b05      	ldr	r3, [pc, #20]	; (8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008720:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008722:	e1ab      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8008724:	58024400 	.word	0x58024400
 8008728:	03d09000 	.word	0x03d09000
 800872c:	003d0900 	.word	0x003d0900
 8008730:	016e3600 	.word	0x016e3600
 8008734:	00bb8000 	.word	0x00bb8000
        }
      default :
        {
          frequency = 0;
 8008738:	2300      	movs	r3, #0
 800873a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800873c:	e19e      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008744:	d173      	bne.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8008746:	4b9d      	ldr	r3, [pc, #628]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800874a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800874e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008752:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008756:	d02f      	beq.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8008758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800875a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800875e:	d863      	bhi.n	8008828 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008762:	2b00      	cmp	r3, #0
 8008764:	d004      	beq.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800876c:	d012      	beq.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
 800876e:	e05b      	b.n	8008828 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008770:	4b92      	ldr	r3, [pc, #584]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008778:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800877c:	d107      	bne.n	800878e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800877e:	f107 0318 	add.w	r3, r7, #24
 8008782:	4618      	mov	r0, r3
 8008784:	f000 f99c 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800878c:	e176      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 800878e:	2300      	movs	r3, #0
 8008790:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008792:	e173      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008794:	4b89      	ldr	r3, [pc, #548]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800879c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80087a0:	d107      	bne.n	80087b2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087a2:	f107 030c 	add.w	r3, r7, #12
 80087a6:	4618      	mov	r0, r3
 80087a8:	f000 fade 	bl	8008d68 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80087b0:	e164      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80087b2:	2300      	movs	r3, #0
 80087b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80087b6:	e161      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80087b8:	4b80      	ldr	r3, [pc, #512]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80087ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80087c0:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80087c2:	4b7e      	ldr	r3, [pc, #504]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f003 0304 	and.w	r3, r3, #4
 80087ca:	2b04      	cmp	r3, #4
 80087cc:	d10c      	bne.n	80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
 80087ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d109      	bne.n	80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80087d4:	4b79      	ldr	r3, [pc, #484]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	08db      	lsrs	r3, r3, #3
 80087da:	f003 0303 	and.w	r3, r3, #3
 80087de:	4a78      	ldr	r2, [pc, #480]	; (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80087e0:	fa22 f303 	lsr.w	r3, r2, r3
 80087e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087e6:	e01e      	b.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087e8:	4b74      	ldr	r3, [pc, #464]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087f4:	d106      	bne.n	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80087f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80087fc:	d102      	bne.n	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80087fe:	4b71      	ldr	r3, [pc, #452]	; (80089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8008800:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008802:	e010      	b.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008804:	4b6d      	ldr	r3, [pc, #436]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800880c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008810:	d106      	bne.n	8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8008812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008814:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008818:	d102      	bne.n	8008820 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800881a:	4b6b      	ldr	r3, [pc, #428]	; (80089c8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 800881c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800881e:	e002      	b.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008820:	2300      	movs	r3, #0
 8008822:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8008824:	e12a      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8008826:	e129      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 8008828:	2300      	movs	r3, #0
 800882a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800882c:	e126      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008834:	d133      	bne.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x666>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8008836:	4b61      	ldr	r3, [pc, #388]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800883a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800883e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8008840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008842:	2b00      	cmp	r3, #0
 8008844:	d004      	beq.n	8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 8008846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008848:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800884c:	d012      	beq.n	8008874 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800884e:	e023      	b.n	8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008850:	4b5a      	ldr	r3, [pc, #360]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008858:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800885c:	d107      	bne.n	800886e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800885e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008862:	4618      	mov	r0, r3
 8008864:	f000 fbd4 	bl	8009010 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800886a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800886c:	e106      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 800886e:	2300      	movs	r3, #0
 8008870:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008872:	e103      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008874:	4b51      	ldr	r3, [pc, #324]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800887c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008880:	d107      	bne.n	8008892 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008882:	f107 0318 	add.w	r3, r7, #24
 8008886:	4618      	mov	r0, r3
 8008888:	f000 f91a 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800888c:	6a3b      	ldr	r3, [r7, #32]
 800888e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008890:	e0f4      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8008892:	2300      	movs	r3, #0
 8008894:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008896:	e0f1      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }

      default :
        {
          frequency = 0;
 8008898:	2300      	movs	r3, #0
 800889a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800889c:	e0ee      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80088a4:	f040 809b 	bne.w	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80088a8:	4b44      	ldr	r3, [pc, #272]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80088aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088ac:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80088b0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80088b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b4:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80088b8:	f000 808b 	beq.w	80089d2 <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 80088bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088be:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80088c2:	f200 8089 	bhi.w	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 80088c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80088cc:	d06c      	beq.n	80089a8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80088ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80088d4:	f200 8080 	bhi.w	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 80088d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088de:	d056      	beq.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80088e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088e6:	d877      	bhi.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 80088e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80088ee:	d03b      	beq.n	8008968 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 80088f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088f2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80088f6:	d86f      	bhi.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 80088f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80088fe:	d021      	beq.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
 8008900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008902:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008906:	d867      	bhi.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8008908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800890a:	2b00      	cmp	r3, #0
 800890c:	d004      	beq.n	8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 800890e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008910:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008914:	d004      	beq.n	8008920 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 8008916:	e05f      	b.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008918:	f000 f8bc 	bl	8008a94 <HAL_RCCEx_GetD3PCLK1Freq>
 800891c:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 800891e:	e0ad      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008920:	4b26      	ldr	r3, [pc, #152]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008928:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800892c:	d107      	bne.n	800893e <HAL_RCCEx_GetPeriphCLKFreq+0x706>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800892e:	f107 0318 	add.w	r3, r7, #24
 8008932:	4618      	mov	r0, r3
 8008934:	f000 f8c4 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800893c:	e09e      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 800893e:	2300      	movs	r3, #0
 8008940:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008942:	e09b      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008944:	4b1d      	ldr	r3, [pc, #116]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800894c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008950:	d107      	bne.n	8008962 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008952:	f107 030c 	add.w	r3, r7, #12
 8008956:	4618      	mov	r0, r3
 8008958:	f000 fa06 	bl	8008d68 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008960:	e08c      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8008962:	2300      	movs	r3, #0
 8008964:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008966:	e089      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008968:	4b14      	ldr	r3, [pc, #80]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f003 0304 	and.w	r3, r3, #4
 8008970:	2b04      	cmp	r3, #4
 8008972:	d109      	bne.n	8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008974:	4b11      	ldr	r3, [pc, #68]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	08db      	lsrs	r3, r3, #3
 800897a:	f003 0303 	and.w	r3, r3, #3
 800897e:	4a10      	ldr	r2, [pc, #64]	; (80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8008980:	fa22 f303 	lsr.w	r3, r2, r3
 8008984:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008986:	e079      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8008988:	2300      	movs	r3, #0
 800898a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800898c:	e076      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800898e:	4b0b      	ldr	r3, [pc, #44]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008996:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800899a:	d102      	bne.n	80089a2 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
         {
          frequency = CSI_VALUE;
 800899c:	4b09      	ldr	r3, [pc, #36]	; (80089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800899e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80089a0:	e06c      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
           frequency = 0;
 80089a2:	2300      	movs	r3, #0
 80089a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80089a6:	e069      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80089a8:	4b04      	ldr	r3, [pc, #16]	; (80089bc <HAL_RCCEx_GetPeriphCLKFreq+0x784>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80089b4:	d10a      	bne.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          frequency = HSE_VALUE;
 80089b6:	4b04      	ldr	r3, [pc, #16]	; (80089c8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 80089b8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80089ba:	e05f      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80089bc:	58024400 	.word	0x58024400
 80089c0:	03d09000 	.word	0x03d09000
 80089c4:	003d0900 	.word	0x003d0900
 80089c8:	016e3600 	.word	0x016e3600
          frequency = 0;
 80089cc:	2300      	movs	r3, #0
 80089ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80089d0:	e054      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
#if defined(RCC_SPI6CLKSOURCE_PIN)
      case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80089d2:	4b2d      	ldr	r3, [pc, #180]	; (8008a88 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 80089d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80089d6:	e051      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 80089d8:	2300      	movs	r3, #0
 80089da:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80089dc:	e04e      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089e4:	d148      	bne.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 80089e6:	4b29      	ldr	r3, [pc, #164]	; (8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 80089e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80089ee:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80089f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089f6:	d02a      	beq.n	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80089f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089fe:	d838      	bhi.n	8008a72 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d004      	beq.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x7d8>
 8008a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a0c:	d00d      	beq.n	8008a2a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008a0e:	e030      	b.n	8008a72 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008a10:	4b1e      	ldr	r3, [pc, #120]	; (8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a18:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008a1c:	d102      	bne.n	8008a24 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
         {
          frequency = HSE_VALUE;
 8008a1e:	4b1c      	ldr	r3, [pc, #112]	; (8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x858>)
 8008a20:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008a22:	e02b      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8008a24:	2300      	movs	r3, #0
 8008a26:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a28:	e028      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008a2a:	4b18      	ldr	r3, [pc, #96]	; (8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008a36:	d107      	bne.n	8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	f000 fae7 	bl	8009010 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a44:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008a46:	e019      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a4c:	e016      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a4e:	4b0f      	ldr	r3, [pc, #60]	; (8008a8c <HAL_RCCEx_GetPeriphCLKFreq+0x854>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a5a:	d107      	bne.n	8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a5c:	f107 0318 	add.w	r3, r7, #24
 8008a60:	4618      	mov	r0, r3
 8008a62:	f000 f82d 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8008a6a:	e007      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
          frequency = 0;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a70:	e004      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      default :
        {
          frequency = 0;
 8008a72:	2300      	movs	r3, #0
 8008a74:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8008a76:	e001      	b.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
        }
      }
    }
  else
    {
      frequency = 0;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8008a7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3740      	adds	r7, #64	; 0x40
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop
 8008a88:	00bb8000 	.word	0x00bb8000
 8008a8c:	58024400 	.word	0x58024400
 8008a90:	016e3600 	.word	0x016e3600

08008a94 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8008a98:	f7fe fc66 	bl	8007368 <HAL_RCC_GetHCLKFreq>
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	4b06      	ldr	r3, [pc, #24]	; (8008ab8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008aa0:	6a1b      	ldr	r3, [r3, #32]
 8008aa2:	091b      	lsrs	r3, r3, #4
 8008aa4:	f003 0307 	and.w	r3, r3, #7
 8008aa8:	4904      	ldr	r1, [pc, #16]	; (8008abc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008aaa:	5ccb      	ldrb	r3, [r1, r3]
 8008aac:	f003 031f 	and.w	r3, r3, #31
 8008ab0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	bd80      	pop	{r7, pc}
 8008ab8:	58024400 	.word	0x58024400
 8008abc:	0801289c 	.word	0x0801289c

08008ac0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b089      	sub	sp, #36	; 0x24
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ac8:	4ba1      	ldr	r3, [pc, #644]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008acc:	f003 0303 	and.w	r3, r3, #3
 8008ad0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008ad2:	4b9f      	ldr	r3, [pc, #636]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ad6:	0b1b      	lsrs	r3, r3, #12
 8008ad8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008adc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008ade:	4b9c      	ldr	r3, [pc, #624]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae2:	091b      	lsrs	r3, r3, #4
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008aea:	4b99      	ldr	r3, [pc, #612]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008aee:	08db      	lsrs	r3, r3, #3
 8008af0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008af4:	693a      	ldr	r2, [r7, #16]
 8008af6:	fb02 f303 	mul.w	r3, r2, r3
 8008afa:	ee07 3a90 	vmov	s15, r3
 8008afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b02:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f000 8111 	beq.w	8008d30 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008b0e:	69bb      	ldr	r3, [r7, #24]
 8008b10:	2b02      	cmp	r3, #2
 8008b12:	f000 8083 	beq.w	8008c1c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008b16:	69bb      	ldr	r3, [r7, #24]
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	f200 80a1 	bhi.w	8008c60 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008b1e:	69bb      	ldr	r3, [r7, #24]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d003      	beq.n	8008b2c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d056      	beq.n	8008bd8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008b2a:	e099      	b.n	8008c60 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b2c:	4b88      	ldr	r3, [pc, #544]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f003 0320 	and.w	r3, r3, #32
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d02d      	beq.n	8008b94 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008b38:	4b85      	ldr	r3, [pc, #532]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	08db      	lsrs	r3, r3, #3
 8008b3e:	f003 0303 	and.w	r3, r3, #3
 8008b42:	4a84      	ldr	r2, [pc, #528]	; (8008d54 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008b44:	fa22 f303 	lsr.w	r3, r2, r3
 8008b48:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	ee07 3a90 	vmov	s15, r3
 8008b50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	ee07 3a90 	vmov	s15, r3
 8008b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b62:	4b7b      	ldr	r3, [pc, #492]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b6a:	ee07 3a90 	vmov	s15, r3
 8008b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b72:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b76:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008d58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008b7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b8e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008b92:	e087      	b.n	8008ca4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	ee07 3a90 	vmov	s15, r3
 8008b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b9e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008d5c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ba6:	4b6a      	ldr	r3, [pc, #424]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bae:	ee07 3a90 	vmov	s15, r3
 8008bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008bba:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008d58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bd2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008bd6:	e065      	b.n	8008ca4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	ee07 3a90 	vmov	s15, r3
 8008bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008be2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008d60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008be6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bea:	4b59      	ldr	r3, [pc, #356]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bf2:	ee07 3a90 	vmov	s15, r3
 8008bf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8008bfe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008d58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c16:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c1a:	e043      	b.n	8008ca4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	ee07 3a90 	vmov	s15, r3
 8008c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c26:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008d64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008c2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c2e:	4b48      	ldr	r3, [pc, #288]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c36:	ee07 3a90 	vmov	s15, r3
 8008c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c42:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008d58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c5a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c5e:	e021      	b.n	8008ca4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	ee07 3a90 	vmov	s15, r3
 8008c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c6a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008d60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008c6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c72:	4b37      	ldr	r3, [pc, #220]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c7a:	ee07 3a90 	vmov	s15, r3
 8008c7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c82:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c86:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008d58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c9e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008ca2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008ca4:	4b2a      	ldr	r3, [pc, #168]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ca8:	0a5b      	lsrs	r3, r3, #9
 8008caa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cae:	ee07 3a90 	vmov	s15, r3
 8008cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cb6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008cba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008cbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008cca:	ee17 2a90 	vmov	r2, s15
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008cd2:	4b1f      	ldr	r3, [pc, #124]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cd6:	0c1b      	lsrs	r3, r3, #16
 8008cd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cdc:	ee07 3a90 	vmov	s15, r3
 8008ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ce4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008ce8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008cec:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008cf8:	ee17 2a90 	vmov	r2, s15
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008d00:	4b13      	ldr	r3, [pc, #76]	; (8008d50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d04:	0e1b      	lsrs	r3, r3, #24
 8008d06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d0a:	ee07 3a90 	vmov	s15, r3
 8008d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008d16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d26:	ee17 2a90 	vmov	r2, s15
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008d2e:	e008      	b.n	8008d42 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	609a      	str	r2, [r3, #8]
}
 8008d42:	bf00      	nop
 8008d44:	3724      	adds	r7, #36	; 0x24
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	58024400 	.word	0x58024400
 8008d54:	03d09000 	.word	0x03d09000
 8008d58:	46000000 	.word	0x46000000
 8008d5c:	4c742400 	.word	0x4c742400
 8008d60:	4a742400 	.word	0x4a742400
 8008d64:	4bb71b00 	.word	0x4bb71b00

08008d68 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b089      	sub	sp, #36	; 0x24
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d70:	4ba1      	ldr	r3, [pc, #644]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d74:	f003 0303 	and.w	r3, r3, #3
 8008d78:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008d7a:	4b9f      	ldr	r3, [pc, #636]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d7e:	0d1b      	lsrs	r3, r3, #20
 8008d80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008d84:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008d86:	4b9c      	ldr	r3, [pc, #624]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d8a:	0a1b      	lsrs	r3, r3, #8
 8008d8c:	f003 0301 	and.w	r3, r3, #1
 8008d90:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008d92:	4b99      	ldr	r3, [pc, #612]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d96:	08db      	lsrs	r3, r3, #3
 8008d98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008d9c:	693a      	ldr	r2, [r7, #16]
 8008d9e:	fb02 f303 	mul.w	r3, r2, r3
 8008da2:	ee07 3a90 	vmov	s15, r3
 8008da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008daa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	f000 8111 	beq.w	8008fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	2b02      	cmp	r3, #2
 8008dba:	f000 8083 	beq.w	8008ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	f200 80a1 	bhi.w	8008f08 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008dc6:	69bb      	ldr	r3, [r7, #24]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d003      	beq.n	8008dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008dcc:	69bb      	ldr	r3, [r7, #24]
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d056      	beq.n	8008e80 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008dd2:	e099      	b.n	8008f08 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008dd4:	4b88      	ldr	r3, [pc, #544]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 0320 	and.w	r3, r3, #32
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d02d      	beq.n	8008e3c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008de0:	4b85      	ldr	r3, [pc, #532]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	08db      	lsrs	r3, r3, #3
 8008de6:	f003 0303 	and.w	r3, r3, #3
 8008dea:	4a84      	ldr	r2, [pc, #528]	; (8008ffc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008dec:	fa22 f303 	lsr.w	r3, r2, r3
 8008df0:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	ee07 3a90 	vmov	s15, r3
 8008df8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	ee07 3a90 	vmov	s15, r3
 8008e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e0a:	4b7b      	ldr	r3, [pc, #492]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e12:	ee07 3a90 	vmov	s15, r3
 8008e16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e1e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009000 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008e22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e36:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008e3a:	e087      	b.n	8008f4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	ee07 3a90 	vmov	s15, r3
 8008e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e46:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8009004 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008e4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e4e:	4b6a      	ldr	r3, [pc, #424]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e56:	ee07 3a90 	vmov	s15, r3
 8008e5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e62:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009000 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008e66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e7a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008e7e:	e065      	b.n	8008f4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	ee07 3a90 	vmov	s15, r3
 8008e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e8a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009008 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e92:	4b59      	ldr	r3, [pc, #356]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e9a:	ee07 3a90 	vmov	s15, r3
 8008e9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ea2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ea6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009000 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008eaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008eb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ebe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008ec2:	e043      	b.n	8008f4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	ee07 3a90 	vmov	s15, r3
 8008eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ece:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800900c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ed6:	4b48      	ldr	r3, [pc, #288]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ede:	ee07 3a90 	vmov	s15, r3
 8008ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ee6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008eea:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009000 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ef6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008f06:	e021      	b.n	8008f4c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	ee07 3a90 	vmov	s15, r3
 8008f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f12:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009008 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f1a:	4b37      	ldr	r3, [pc, #220]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f22:	ee07 3a90 	vmov	s15, r3
 8008f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f2e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009000 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f46:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008f4a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008f4c:	4b2a      	ldr	r3, [pc, #168]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f50:	0a5b      	lsrs	r3, r3, #9
 8008f52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f56:	ee07 3a90 	vmov	s15, r3
 8008f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f5e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f66:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f72:	ee17 2a90 	vmov	r2, s15
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008f7a:	4b1f      	ldr	r3, [pc, #124]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f7e:	0c1b      	lsrs	r3, r3, #16
 8008f80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f84:	ee07 3a90 	vmov	s15, r3
 8008f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f8c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f90:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f94:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fa0:	ee17 2a90 	vmov	r2, s15
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008fa8:	4b13      	ldr	r3, [pc, #76]	; (8008ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fac:	0e1b      	lsrs	r3, r3, #24
 8008fae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fb2:	ee07 3a90 	vmov	s15, r3
 8008fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008fbe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fc2:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fce:	ee17 2a90 	vmov	r2, s15
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008fd6:	e008      	b.n	8008fea <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	609a      	str	r2, [r3, #8]
}
 8008fea:	bf00      	nop
 8008fec:	3724      	adds	r7, #36	; 0x24
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr
 8008ff6:	bf00      	nop
 8008ff8:	58024400 	.word	0x58024400
 8008ffc:	03d09000 	.word	0x03d09000
 8009000:	46000000 	.word	0x46000000
 8009004:	4c742400 	.word	0x4c742400
 8009008:	4a742400 	.word	0x4a742400
 800900c:	4bb71b00 	.word	0x4bb71b00

08009010 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8009010:	b480      	push	{r7}
 8009012:	b089      	sub	sp, #36	; 0x24
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009018:	4ba0      	ldr	r3, [pc, #640]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800901a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800901c:	f003 0303 	and.w	r3, r3, #3
 8009020:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009022:	4b9e      	ldr	r3, [pc, #632]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009026:	091b      	lsrs	r3, r3, #4
 8009028:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800902c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800902e:	4b9b      	ldr	r3, [pc, #620]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009032:	f003 0301 	and.w	r3, r3, #1
 8009036:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009038:	4b98      	ldr	r3, [pc, #608]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800903a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800903c:	08db      	lsrs	r3, r3, #3
 800903e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009042:	693a      	ldr	r2, [r7, #16]
 8009044:	fb02 f303 	mul.w	r3, r2, r3
 8009048:	ee07 3a90 	vmov	s15, r3
 800904c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009050:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	2b00      	cmp	r3, #0
 8009058:	f000 8111 	beq.w	800927e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800905c:	69bb      	ldr	r3, [r7, #24]
 800905e:	2b02      	cmp	r3, #2
 8009060:	f000 8083 	beq.w	800916a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	2b02      	cmp	r3, #2
 8009068:	f200 80a1 	bhi.w	80091ae <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800906c:	69bb      	ldr	r3, [r7, #24]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d003      	beq.n	800907a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009072:	69bb      	ldr	r3, [r7, #24]
 8009074:	2b01      	cmp	r3, #1
 8009076:	d056      	beq.n	8009126 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009078:	e099      	b.n	80091ae <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800907a:	4b88      	ldr	r3, [pc, #544]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f003 0320 	and.w	r3, r3, #32
 8009082:	2b00      	cmp	r3, #0
 8009084:	d02d      	beq.n	80090e2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009086:	4b85      	ldr	r3, [pc, #532]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	08db      	lsrs	r3, r3, #3
 800908c:	f003 0303 	and.w	r3, r3, #3
 8009090:	4a83      	ldr	r2, [pc, #524]	; (80092a0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009092:	fa22 f303 	lsr.w	r3, r2, r3
 8009096:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	ee07 3a90 	vmov	s15, r3
 800909e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	ee07 3a90 	vmov	s15, r3
 80090a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090b0:	4b7a      	ldr	r3, [pc, #488]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80090b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090b8:	ee07 3a90 	vmov	s15, r3
 80090bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090c0:	ed97 6a03 	vldr	s12, [r7, #12]
 80090c4:	eddf 5a77 	vldr	s11, [pc, #476]	; 80092a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80090c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090d0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80090d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090dc:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80090e0:	e087      	b.n	80091f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	ee07 3a90 	vmov	s15, r3
 80090e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ec:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80092a8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80090f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090f4:	4b69      	ldr	r3, [pc, #420]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80090f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090fc:	ee07 3a90 	vmov	s15, r3
 8009100:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009104:	ed97 6a03 	vldr	s12, [r7, #12]
 8009108:	eddf 5a66 	vldr	s11, [pc, #408]	; 80092a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800910c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009110:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009114:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009118:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800911c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009120:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009124:	e065      	b.n	80091f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	ee07 3a90 	vmov	s15, r3
 800912c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009130:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80092ac <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009134:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009138:	4b58      	ldr	r3, [pc, #352]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800913a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800913c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009140:	ee07 3a90 	vmov	s15, r3
 8009144:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009148:	ed97 6a03 	vldr	s12, [r7, #12]
 800914c:	eddf 5a55 	vldr	s11, [pc, #340]	; 80092a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009150:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009154:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009158:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800915c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009164:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009168:	e043      	b.n	80091f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	ee07 3a90 	vmov	s15, r3
 8009170:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009174:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80092b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009178:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800917c:	4b47      	ldr	r3, [pc, #284]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800917e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009180:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009184:	ee07 3a90 	vmov	s15, r3
 8009188:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800918c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009190:	eddf 5a44 	vldr	s11, [pc, #272]	; 80092a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009194:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009198:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800919c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80091a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091a8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80091ac:	e021      	b.n	80091f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	ee07 3a90 	vmov	s15, r3
 80091b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091b8:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80092a8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80091bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091c0:	4b36      	ldr	r3, [pc, #216]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091c8:	ee07 3a90 	vmov	s15, r3
 80091cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80091d4:	eddf 5a33 	vldr	s11, [pc, #204]	; 80092a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80091d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80091e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091ec:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80091f0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80091f2:	4b2a      	ldr	r3, [pc, #168]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091f6:	0a5b      	lsrs	r3, r3, #9
 80091f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091fc:	ee07 3a90 	vmov	s15, r3
 8009200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009204:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009208:	ee37 7a87 	vadd.f32	s14, s15, s14
 800920c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009210:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009214:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009218:	ee17 2a90 	vmov	r2, s15
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009220:	4b1e      	ldr	r3, [pc, #120]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009224:	0c1b      	lsrs	r3, r3, #16
 8009226:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800922a:	ee07 3a90 	vmov	s15, r3
 800922e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009232:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009236:	ee37 7a87 	vadd.f32	s14, s15, s14
 800923a:	edd7 6a07 	vldr	s13, [r7, #28]
 800923e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009242:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009246:	ee17 2a90 	vmov	r2, s15
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800924e:	4b13      	ldr	r3, [pc, #76]	; (800929c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009252:	0e1b      	lsrs	r3, r3, #24
 8009254:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009258:	ee07 3a90 	vmov	s15, r3
 800925c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009260:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009264:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009268:	edd7 6a07 	vldr	s13, [r7, #28]
 800926c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009270:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009274:	ee17 2a90 	vmov	r2, s15
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800927c:	e008      	b.n	8009290 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	609a      	str	r2, [r3, #8]
}
 8009290:	bf00      	nop
 8009292:	3724      	adds	r7, #36	; 0x24
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr
 800929c:	58024400 	.word	0x58024400
 80092a0:	03d09000 	.word	0x03d09000
 80092a4:	46000000 	.word	0x46000000
 80092a8:	4c742400 	.word	0x4c742400
 80092ac:	4a742400 	.word	0x4a742400
 80092b0:	4bb71b00 	.word	0x4bb71b00

080092b4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b084      	sub	sp, #16
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80092be:	2300      	movs	r3, #0
 80092c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80092c2:	4b53      	ldr	r3, [pc, #332]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80092c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c6:	f003 0303 	and.w	r3, r3, #3
 80092ca:	2b03      	cmp	r3, #3
 80092cc:	d101      	bne.n	80092d2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	e099      	b.n	8009406 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80092d2:	4b4f      	ldr	r3, [pc, #316]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a4e      	ldr	r2, [pc, #312]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80092d8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80092dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092de:	f7f9 fe77 	bl	8002fd0 <HAL_GetTick>
 80092e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80092e4:	e008      	b.n	80092f8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80092e6:	f7f9 fe73 	bl	8002fd0 <HAL_GetTick>
 80092ea:	4602      	mov	r2, r0
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	1ad3      	subs	r3, r2, r3
 80092f0:	2b02      	cmp	r3, #2
 80092f2:	d901      	bls.n	80092f8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80092f4:	2303      	movs	r3, #3
 80092f6:	e086      	b.n	8009406 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80092f8:	4b45      	ldr	r3, [pc, #276]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009300:	2b00      	cmp	r3, #0
 8009302:	d1f0      	bne.n	80092e6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009304:	4b42      	ldr	r3, [pc, #264]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 8009306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009308:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	031b      	lsls	r3, r3, #12
 8009312:	493f      	ldr	r1, [pc, #252]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 8009314:	4313      	orrs	r3, r2
 8009316:	628b      	str	r3, [r1, #40]	; 0x28
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	3b01      	subs	r3, #1
 800931e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	3b01      	subs	r3, #1
 8009328:	025b      	lsls	r3, r3, #9
 800932a:	b29b      	uxth	r3, r3
 800932c:	431a      	orrs	r2, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	68db      	ldr	r3, [r3, #12]
 8009332:	3b01      	subs	r3, #1
 8009334:	041b      	lsls	r3, r3, #16
 8009336:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800933a:	431a      	orrs	r2, r3
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	691b      	ldr	r3, [r3, #16]
 8009340:	3b01      	subs	r3, #1
 8009342:	061b      	lsls	r3, r3, #24
 8009344:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009348:	4931      	ldr	r1, [pc, #196]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 800934a:	4313      	orrs	r3, r2
 800934c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800934e:	4b30      	ldr	r3, [pc, #192]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 8009350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009352:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	695b      	ldr	r3, [r3, #20]
 800935a:	492d      	ldr	r1, [pc, #180]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 800935c:	4313      	orrs	r3, r2
 800935e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009360:	4b2b      	ldr	r3, [pc, #172]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 8009362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009364:	f023 0220 	bic.w	r2, r3, #32
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	4928      	ldr	r1, [pc, #160]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 800936e:	4313      	orrs	r3, r2
 8009370:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009372:	4b27      	ldr	r3, [pc, #156]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 8009374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009376:	4a26      	ldr	r2, [pc, #152]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 8009378:	f023 0310 	bic.w	r3, r3, #16
 800937c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800937e:	4b24      	ldr	r3, [pc, #144]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 8009380:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009382:	4b24      	ldr	r3, [pc, #144]	; (8009414 <RCCEx_PLL2_Config+0x160>)
 8009384:	4013      	ands	r3, r2
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	69d2      	ldr	r2, [r2, #28]
 800938a:	00d2      	lsls	r2, r2, #3
 800938c:	4920      	ldr	r1, [pc, #128]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 800938e:	4313      	orrs	r3, r2
 8009390:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009392:	4b1f      	ldr	r3, [pc, #124]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 8009394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009396:	4a1e      	ldr	r2, [pc, #120]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 8009398:	f043 0310 	orr.w	r3, r3, #16
 800939c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d106      	bne.n	80093b2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80093a4:	4b1a      	ldr	r3, [pc, #104]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80093a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093a8:	4a19      	ldr	r2, [pc, #100]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80093aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80093ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80093b0:	e00f      	b.n	80093d2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d106      	bne.n	80093c6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80093b8:	4b15      	ldr	r3, [pc, #84]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80093ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093bc:	4a14      	ldr	r2, [pc, #80]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80093be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80093c2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80093c4:	e005      	b.n	80093d2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80093c6:	4b12      	ldr	r3, [pc, #72]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80093c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093ca:	4a11      	ldr	r2, [pc, #68]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80093cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80093d0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80093d2:	4b0f      	ldr	r3, [pc, #60]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4a0e      	ldr	r2, [pc, #56]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80093d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80093dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093de:	f7f9 fdf7 	bl	8002fd0 <HAL_GetTick>
 80093e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80093e4:	e008      	b.n	80093f8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80093e6:	f7f9 fdf3 	bl	8002fd0 <HAL_GetTick>
 80093ea:	4602      	mov	r2, r0
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	1ad3      	subs	r3, r2, r3
 80093f0:	2b02      	cmp	r3, #2
 80093f2:	d901      	bls.n	80093f8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80093f4:	2303      	movs	r3, #3
 80093f6:	e006      	b.n	8009406 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80093f8:	4b05      	ldr	r3, [pc, #20]	; (8009410 <RCCEx_PLL2_Config+0x15c>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009400:	2b00      	cmp	r3, #0
 8009402:	d0f0      	beq.n	80093e6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009404:	7bfb      	ldrb	r3, [r7, #15]
}
 8009406:	4618      	mov	r0, r3
 8009408:	3710      	adds	r7, #16
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
 800940e:	bf00      	nop
 8009410:	58024400 	.word	0x58024400
 8009414:	ffff0007 	.word	0xffff0007

08009418 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b084      	sub	sp, #16
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
 8009420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009422:	2300      	movs	r3, #0
 8009424:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009426:	4b53      	ldr	r3, [pc, #332]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 8009428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800942a:	f003 0303 	and.w	r3, r3, #3
 800942e:	2b03      	cmp	r3, #3
 8009430:	d101      	bne.n	8009436 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009432:	2301      	movs	r3, #1
 8009434:	e099      	b.n	800956a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009436:	4b4f      	ldr	r3, [pc, #316]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	4a4e      	ldr	r2, [pc, #312]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 800943c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009440:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009442:	f7f9 fdc5 	bl	8002fd0 <HAL_GetTick>
 8009446:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009448:	e008      	b.n	800945c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800944a:	f7f9 fdc1 	bl	8002fd0 <HAL_GetTick>
 800944e:	4602      	mov	r2, r0
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	1ad3      	subs	r3, r2, r3
 8009454:	2b02      	cmp	r3, #2
 8009456:	d901      	bls.n	800945c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009458:	2303      	movs	r3, #3
 800945a:	e086      	b.n	800956a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800945c:	4b45      	ldr	r3, [pc, #276]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009464:	2b00      	cmp	r3, #0
 8009466:	d1f0      	bne.n	800944a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009468:	4b42      	ldr	r3, [pc, #264]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 800946a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800946c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	051b      	lsls	r3, r3, #20
 8009476:	493f      	ldr	r1, [pc, #252]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 8009478:	4313      	orrs	r3, r2
 800947a:	628b      	str	r3, [r1, #40]	; 0x28
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	3b01      	subs	r3, #1
 8009482:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	3b01      	subs	r3, #1
 800948c:	025b      	lsls	r3, r3, #9
 800948e:	b29b      	uxth	r3, r3
 8009490:	431a      	orrs	r2, r3
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	68db      	ldr	r3, [r3, #12]
 8009496:	3b01      	subs	r3, #1
 8009498:	041b      	lsls	r3, r3, #16
 800949a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800949e:	431a      	orrs	r2, r3
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	691b      	ldr	r3, [r3, #16]
 80094a4:	3b01      	subs	r3, #1
 80094a6:	061b      	lsls	r3, r3, #24
 80094a8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80094ac:	4931      	ldr	r1, [pc, #196]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094ae:	4313      	orrs	r3, r2
 80094b0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80094b2:	4b30      	ldr	r3, [pc, #192]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094b6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	695b      	ldr	r3, [r3, #20]
 80094be:	492d      	ldr	r1, [pc, #180]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094c0:	4313      	orrs	r3, r2
 80094c2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80094c4:	4b2b      	ldr	r3, [pc, #172]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	699b      	ldr	r3, [r3, #24]
 80094d0:	4928      	ldr	r1, [pc, #160]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094d2:	4313      	orrs	r3, r2
 80094d4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80094d6:	4b27      	ldr	r3, [pc, #156]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094da:	4a26      	ldr	r2, [pc, #152]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80094e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80094e2:	4b24      	ldr	r3, [pc, #144]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80094e6:	4b24      	ldr	r3, [pc, #144]	; (8009578 <RCCEx_PLL3_Config+0x160>)
 80094e8:	4013      	ands	r3, r2
 80094ea:	687a      	ldr	r2, [r7, #4]
 80094ec:	69d2      	ldr	r2, [r2, #28]
 80094ee:	00d2      	lsls	r2, r2, #3
 80094f0:	4920      	ldr	r1, [pc, #128]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094f2:	4313      	orrs	r3, r2
 80094f4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80094f6:	4b1f      	ldr	r3, [pc, #124]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094fa:	4a1e      	ldr	r2, [pc, #120]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 80094fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009500:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d106      	bne.n	8009516 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009508:	4b1a      	ldr	r3, [pc, #104]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 800950a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800950c:	4a19      	ldr	r2, [pc, #100]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 800950e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009512:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009514:	e00f      	b.n	8009536 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	2b01      	cmp	r3, #1
 800951a:	d106      	bne.n	800952a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800951c:	4b15      	ldr	r3, [pc, #84]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 800951e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009520:	4a14      	ldr	r2, [pc, #80]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 8009522:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009526:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009528:	e005      	b.n	8009536 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800952a:	4b12      	ldr	r3, [pc, #72]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 800952c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800952e:	4a11      	ldr	r2, [pc, #68]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 8009530:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009534:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009536:	4b0f      	ldr	r3, [pc, #60]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a0e      	ldr	r2, [pc, #56]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 800953c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009540:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009542:	f7f9 fd45 	bl	8002fd0 <HAL_GetTick>
 8009546:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009548:	e008      	b.n	800955c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800954a:	f7f9 fd41 	bl	8002fd0 <HAL_GetTick>
 800954e:	4602      	mov	r2, r0
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	1ad3      	subs	r3, r2, r3
 8009554:	2b02      	cmp	r3, #2
 8009556:	d901      	bls.n	800955c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009558:	2303      	movs	r3, #3
 800955a:	e006      	b.n	800956a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800955c:	4b05      	ldr	r3, [pc, #20]	; (8009574 <RCCEx_PLL3_Config+0x15c>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009564:	2b00      	cmp	r3, #0
 8009566:	d0f0      	beq.n	800954a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009568:	7bfb      	ldrb	r3, [r7, #15]
}
 800956a:	4618      	mov	r0, r3
 800956c:	3710      	adds	r7, #16
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
 8009572:	bf00      	nop
 8009574:	58024400 	.word	0x58024400
 8009578:	ffff0007 	.word	0xffff0007

0800957c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b08a      	sub	sp, #40	; 0x28
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d101      	bne.n	800958e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800958a:	2301      	movs	r3, #1
 800958c:	e075      	b.n	800967a <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009594:	b2db      	uxtb	r3, r3
 8009596:	2b00      	cmp	r3, #0
 8009598:	d105      	bne.n	80095a6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f7f8 fd9d 	bl	80020e0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2204      	movs	r2, #4
 80095aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f000 f868 	bl	8009684 <HAL_SD_InitCard>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d001      	beq.n	80095be <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80095ba:	2301      	movs	r3, #1
 80095bc:	e05d      	b.n	800967a <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 80095be:	f107 0308 	add.w	r3, r7, #8
 80095c2:	4619      	mov	r1, r3
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 fda9 	bl	800a11c <HAL_SD_GetCardStatus>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d001      	beq.n	80095d4 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	e052      	b.n	800967a <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 80095d4:	7e3b      	ldrb	r3, [r7, #24]
 80095d6:	b2db      	uxtb	r3, r3
 80095d8:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80095da:	7e7b      	ldrb	r3, [r7, #25]
 80095dc:	b2db      	uxtb	r3, r3
 80095de:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d10a      	bne.n	80095fe <HAL_SD_Init+0x82>
 80095e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d102      	bne.n	80095f4 <HAL_SD_Init+0x78>
 80095ee:	6a3b      	ldr	r3, [r7, #32]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d004      	beq.n	80095fe <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80095fa:	659a      	str	r2, [r3, #88]	; 0x58
 80095fc:	e00b      	b.n	8009616 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009602:	2b01      	cmp	r3, #1
 8009604:	d104      	bne.n	8009610 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f44f 7280 	mov.w	r2, #256	; 0x100
 800960c:	659a      	str	r2, [r3, #88]	; 0x58
 800960e:	e002      	b.n	8009616 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	68db      	ldr	r3, [r3, #12]
 800961a:	4619      	mov	r1, r3
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 fe67 	bl	800a2f0 <HAL_SD_ConfigWideBusOperation>
 8009622:	4603      	mov	r3, r0
 8009624:	2b00      	cmp	r3, #0
 8009626:	d001      	beq.n	800962c <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8009628:	2301      	movs	r3, #1
 800962a:	e026      	b.n	800967a <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800962c:	f7f9 fcd0 	bl	8002fd0 <HAL_GetTick>
 8009630:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8009632:	e011      	b.n	8009658 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009634:	f7f9 fccc 	bl	8002fd0 <HAL_GetTick>
 8009638:	4602      	mov	r2, r0
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	1ad3      	subs	r3, r2, r3
 800963e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009642:	d109      	bne.n	8009658 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800964a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2201      	movs	r2, #1
 8009650:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 8009654:	2303      	movs	r3, #3
 8009656:	e010      	b.n	800967a <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 ff5b 	bl	800a514 <HAL_SD_GetCardState>
 800965e:	4603      	mov	r3, r0
 8009660:	2b04      	cmp	r3, #4
 8009662:	d1e7      	bne.n	8009634 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2200      	movs	r2, #0
 8009668:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2200      	movs	r2, #0
 800966e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8009678:	2300      	movs	r3, #0
}
 800967a:	4618      	mov	r0, r3
 800967c:	3728      	adds	r7, #40	; 0x28
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
	...

08009684 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009684:	b590      	push	{r4, r7, lr}
 8009686:	b08d      	sub	sp, #52	; 0x34
 8009688:	af02      	add	r7, sp, #8
 800968a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk = 0U;
 800968c:	2300      	movs	r3, #0
 800968e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8009690:	2300      	movs	r3, #0
 8009692:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8009694:	2300      	movs	r3, #0
 8009696:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8009698:	2300      	movs	r3, #0
 800969a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800969c:	2300      	movs	r3, #0
 800969e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80096a0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80096a4:	f7fe fdc8 	bl	8008238 <HAL_RCCEx_GetPeriphCLKFreq>
 80096a8:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 80096aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d109      	bne.n	80096c4 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2201      	movs	r2, #1
 80096b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80096be:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80096c0:	2301      	movs	r3, #1
 80096c2:	e06a      	b.n	800979a <HAL_SD_InitCard+0x116>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 80096c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c6:	0a1b      	lsrs	r3, r3, #8
 80096c8:	4a36      	ldr	r2, [pc, #216]	; (80097a4 <HAL_SD_InitCard+0x120>)
 80096ca:	fba2 2303 	umull	r2, r3, r2, r3
 80096ce:	091b      	lsrs	r3, r3, #4
 80096d0:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681c      	ldr	r4, [r3, #0]
 80096d6:	466a      	mov	r2, sp
 80096d8:	f107 0318 	add.w	r3, r7, #24
 80096dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80096e0:	e882 0003 	stmia.w	r2, {r0, r1}
 80096e4:	f107 030c 	add.w	r3, r7, #12
 80096e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80096ea:	4620      	mov	r0, r4
 80096ec:	f006 ff32 	bl	8010554 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4618      	mov	r0, r3
 80096f6:	f006 ff75 	bl	80105e4 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 80096fa:	69fb      	ldr	r3, [r7, #28]
 80096fc:	005b      	lsls	r3, r3, #1
 80096fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009700:	fbb2 f3f3 	udiv	r3, r2, r3
 8009704:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8009706:	4a28      	ldr	r2, [pc, #160]	; (80097a8 <HAL_SD_InitCard+0x124>)
 8009708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800970a:	fbb2 f3f3 	udiv	r3, r2, r3
 800970e:	3301      	adds	r3, #1
 8009710:	4618      	mov	r0, r3
 8009712:	f7f9 fc69 	bl	8002fe8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 ffea 	bl	800a6f0 <SD_PowerON>
 800971c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800971e:	6a3b      	ldr	r3, [r7, #32]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d00b      	beq.n	800973c <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009730:	6a3b      	ldr	r3, [r7, #32]
 8009732:	431a      	orrs	r2, r3
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009738:	2301      	movs	r3, #1
 800973a:	e02e      	b.n	800979a <HAL_SD_InitCard+0x116>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f000 ff09 	bl	800a554 <SD_InitCard>
 8009742:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009744:	6a3b      	ldr	r3, [r7, #32]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d00b      	beq.n	8009762 <HAL_SD_InitCard+0xde>
  {
    hsd->State = HAL_SD_STATE_READY;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2201      	movs	r2, #1
 800974e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009756:	6a3b      	ldr	r3, [r7, #32]
 8009758:	431a      	orrs	r2, r3
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800975e:	2301      	movs	r3, #1
 8009760:	e01b      	b.n	800979a <HAL_SD_InitCard+0x116>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f44f 7100 	mov.w	r1, #512	; 0x200
 800976a:	4618      	mov	r0, r3
 800976c:	f006 ffd0 	bl	8010710 <SDMMC_CmdBlockLength>
 8009770:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009772:	6a3b      	ldr	r3, [r7, #32]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d00f      	beq.n	8009798 <HAL_SD_InitCard+0x114>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4a0b      	ldr	r2, [pc, #44]	; (80097ac <HAL_SD_InitCard+0x128>)
 800977e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009784:	6a3b      	ldr	r3, [r7, #32]
 8009786:	431a      	orrs	r2, r3
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2201      	movs	r2, #1
 8009790:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8009794:	2301      	movs	r3, #1
 8009796:	e000      	b.n	800979a <HAL_SD_InitCard+0x116>
  }

  return HAL_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	372c      	adds	r7, #44	; 0x2c
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd90      	pop	{r4, r7, pc}
 80097a2:	bf00      	nop
 80097a4:	014f8b59 	.word	0x014f8b59
 80097a8:	00012110 	.word	0x00012110
 80097ac:	1fe00fff 	.word	0x1fe00fff

080097b0 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b08c      	sub	sp, #48	; 0x30
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	60f8      	str	r0, [r7, #12]
 80097b8:	60b9      	str	r1, [r7, #8]
 80097ba:	607a      	str	r2, [r7, #4]
 80097bc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d107      	bne.n	80097d8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097cc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	e08d      	b.n	80098f4 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80097de:	b2db      	uxtb	r3, r3
 80097e0:	2b01      	cmp	r3, #1
 80097e2:	f040 8086 	bne.w	80098f2 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2200      	movs	r2, #0
 80097ea:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80097ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	441a      	add	r2, r3
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d907      	bls.n	800980a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097fe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8009806:	2301      	movs	r3, #1
 8009808:	e074      	b.n	80098f4 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2203      	movs	r2, #3
 800980e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2200      	movs	r2, #0
 8009818:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	68ba      	ldr	r2, [r7, #8]
 800981e:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	025a      	lsls	r2, r3, #9
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800982c:	2b01      	cmp	r3, #1
 800982e:	d002      	beq.n	8009836 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 8009830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009832:	025b      	lsls	r3, r3, #9
 8009834:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009836:	f04f 33ff 	mov.w	r3, #4294967295
 800983a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	025b      	lsls	r3, r3, #9
 8009840:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009842:	2390      	movs	r3, #144	; 0x90
 8009844:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009846:	2302      	movs	r3, #2
 8009848:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800984a:	2300      	movs	r3, #0
 800984c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800984e:	2300      	movs	r3, #0
 8009850:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f107 0210 	add.w	r2, r7, #16
 800985a:	4611      	mov	r1, r2
 800985c:	4618      	mov	r0, r3
 800985e:	f006 ff2b 	bl	80106b8 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68da      	ldr	r2, [r3, #12]
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009870:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	68ba      	ldr	r2, [r7, #8]
 8009878:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	2201      	movs	r2, #1
 8009880:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	2b01      	cmp	r3, #1
 8009886:	d90a      	bls.n	800989e <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	2282      	movs	r2, #130	; 0x82
 800988c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009894:	4618      	mov	r0, r3
 8009896:	f006 ff81 	bl	801079c <SDMMC_CmdReadMultiBlock>
 800989a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800989c:	e009      	b.n	80098b2 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2281      	movs	r2, #129	; 0x81
 80098a2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80098aa:	4618      	mov	r0, r3
 80098ac:	f006 ff53 	bl	8010756 <SDMMC_CmdReadSingleBlock>
 80098b0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 80098b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d012      	beq.n	80098de <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	4a0f      	ldr	r2, [pc, #60]	; (80098fc <HAL_SD_ReadBlocks_DMA+0x14c>)
 80098be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098c6:	431a      	orrs	r2, r3
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	2201      	movs	r2, #1
 80098d0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2200      	movs	r2, #0
 80098d8:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	e00a      	b.n	80098f4 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 80098ec:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 80098ee:	2300      	movs	r3, #0
 80098f0:	e000      	b.n	80098f4 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 80098f2:	2302      	movs	r3, #2
  }
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3730      	adds	r7, #48	; 0x30
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	1fe00fff 	.word	0x1fe00fff

08009900 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b08c      	sub	sp, #48	; 0x30
 8009904:	af00      	add	r7, sp, #0
 8009906:	60f8      	str	r0, [r7, #12]
 8009908:	60b9      	str	r1, [r7, #8]
 800990a:	607a      	str	r2, [r7, #4]
 800990c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d107      	bne.n	8009928 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800991c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009924:	2301      	movs	r3, #1
 8009926:	e08d      	b.n	8009a44 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800992e:	b2db      	uxtb	r3, r3
 8009930:	2b01      	cmp	r3, #1
 8009932:	f040 8086 	bne.w	8009a42 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2200      	movs	r2, #0
 800993a:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800993c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	441a      	add	r2, r3
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009946:	429a      	cmp	r2, r3
 8009948:	d907      	bls.n	800995a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800994e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8009956:	2301      	movs	r3, #1
 8009958:	e074      	b.n	8009a44 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2203      	movs	r2, #3
 800995e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	2200      	movs	r2, #0
 8009968:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	68ba      	ldr	r2, [r7, #8]
 800996e:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	025a      	lsls	r2, r3, #9
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800997c:	2b01      	cmp	r3, #1
 800997e:	d002      	beq.n	8009986 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 8009980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009982:	025b      	lsls	r3, r3, #9
 8009984:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009986:	f04f 33ff 	mov.w	r3, #4294967295
 800998a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	025b      	lsls	r3, r3, #9
 8009990:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009992:	2390      	movs	r3, #144	; 0x90
 8009994:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009996:	2300      	movs	r3, #0
 8009998:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800999a:	2300      	movs	r3, #0
 800999c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800999e:	2300      	movs	r3, #0
 80099a0:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f107 0210 	add.w	r2, r7, #16
 80099aa:	4611      	mov	r1, r2
 80099ac:	4618      	mov	r0, r3
 80099ae:	f006 fe83 	bl	80106b8 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	68da      	ldr	r2, [r3, #12]
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80099c0:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	68ba      	ldr	r2, [r7, #8]
 80099c8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	2201      	movs	r2, #1
 80099d0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d90a      	bls.n	80099ee <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	22a0      	movs	r2, #160	; 0xa0
 80099dc:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80099e4:	4618      	mov	r0, r3
 80099e6:	f006 ff1f 	bl	8010828 <SDMMC_CmdWriteMultiBlock>
 80099ea:	62f8      	str	r0, [r7, #44]	; 0x2c
 80099ec:	e009      	b.n	8009a02 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2290      	movs	r2, #144	; 0x90
 80099f2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80099fa:	4618      	mov	r0, r3
 80099fc:	f006 fef1 	bl	80107e2 <SDMMC_CmdWriteSingleBlock>
 8009a00:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8009a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d012      	beq.n	8009a2e <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4a0f      	ldr	r2, [pc, #60]	; (8009a4c <HAL_SD_WriteBlocks_DMA+0x14c>)
 8009a0e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a16:	431a      	orrs	r2, r3
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2200      	movs	r2, #0
 8009a28:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e00a      	b.n	8009a44 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 8009a3c:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	e000      	b.n	8009a44 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8009a42:	2302      	movs	r3, #2
  }
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3730      	adds	r7, #48	; 0x30
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}
 8009a4c:	1fe00fff 	.word	0x1fe00fff

08009a50 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a5c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d008      	beq.n	8009a7e <HAL_SD_IRQHandler+0x2e>
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f003 0308 	and.w	r3, r3, #8
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d003      	beq.n	8009a7e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f001 f926 	bl	800acc8 <SD_Read_IT>
 8009a7c:	e19a      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	f000 80ac 	beq.w	8009be6 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009a96:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	4b59      	ldr	r3, [pc, #356]	; (8009c08 <HAL_SD_IRQHandler+0x1b8>)
 8009aa4:	400b      	ands	r3, r1
 8009aa6:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009ab6:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68da      	ldr	r2, [r3, #12]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ac6:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f003 0308 	and.w	r3, r3, #8
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d038      	beq.n	8009b44 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	f003 0302 	and.w	r3, r3, #2
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d104      	bne.n	8009ae6 <HAL_SD_IRQHandler+0x96>
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	f003 0320 	and.w	r3, r3, #32
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d011      	beq.n	8009b0a <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4618      	mov	r0, r3
 8009aec:	f006 fec0 	bl	8010870 <SDMMC_CmdStopTransfer>
 8009af0:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d008      	beq.n	8009b0a <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	431a      	orrs	r2, r3
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f000 f95b 	bl	8009dc0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a3f      	ldr	r2, [pc, #252]	; (8009c0c <HAL_SD_IRQHandler+0x1bc>)
 8009b10:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2201      	movs	r2, #1
 8009b16:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	f003 0301 	and.w	r3, r3, #1
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d104      	bne.n	8009b34 <HAL_SD_IRQHandler+0xe4>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	f003 0302 	and.w	r3, r3, #2
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d003      	beq.n	8009b3c <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f007 fb6b 	bl	8011210 <HAL_SD_RxCpltCallback>
 8009b3a:	e13b      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f007 fb5d 	bl	80111fc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009b42:	e137      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	f000 8132 	beq.w	8009db4 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	2200      	movs	r2, #0
 8009b56:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	2200      	movs	r2, #0
 8009b66:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	f003 0302 	and.w	r3, r3, #2
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d104      	bne.n	8009b7c <HAL_SD_IRQHandler+0x12c>
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	f003 0320 	and.w	r3, r3, #32
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d011      	beq.n	8009ba0 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4618      	mov	r0, r3
 8009b82:	f006 fe75 	bl	8010870 <SDMMC_CmdStopTransfer>
 8009b86:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d008      	beq.n	8009ba0 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	431a      	orrs	r2, r3
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 f910 	bl	8009dc0 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f003 0310 	and.w	r3, r3, #16
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d104      	bne.n	8009bc2 <HAL_SD_IRQHandler+0x172>
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	f003 0320 	and.w	r3, r3, #32
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d002      	beq.n	8009bc8 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f007 fb1a 	bl	80111fc <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f003 0301 	and.w	r3, r3, #1
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d105      	bne.n	8009bde <HAL_SD_IRQHandler+0x18e>
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f003 0302 	and.w	r3, r3, #2
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	f000 80eb 	beq.w	8009db4 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f007 fb16 	bl	8011210 <HAL_SD_RxCpltCallback>
}
 8009be4:	e0e6      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d00d      	beq.n	8009c10 <HAL_SD_IRQHandler+0x1c0>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f003 0308 	and.w	r3, r3, #8
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d008      	beq.n	8009c10 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f001 f8a8 	bl	800ad54 <SD_Write_IT>
 8009c04:	e0d6      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
 8009c06:	bf00      	nop
 8009c08:	ffff3ec5 	.word	0xffff3ec5
 8009c0c:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c16:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	f000 809d 	beq.w	8009d5a <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c26:	f003 0302 	and.w	r3, r3, #2
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d005      	beq.n	8009c3a <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c32:	f043 0202 	orr.w	r2, r3, #2
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c40:	f003 0308 	and.w	r3, r3, #8
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d005      	beq.n	8009c54 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c4c:	f043 0208 	orr.w	r2, r3, #8
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c5a:	f003 0320 	and.w	r3, r3, #32
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d005      	beq.n	8009c6e <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c66:	f043 0220 	orr.w	r2, r3, #32
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c74:	f003 0310 	and.w	r3, r3, #16
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d005      	beq.n	8009c88 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c80:	f043 0210 	orr.w	r2, r3, #16
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a4b      	ldr	r2, [pc, #300]	; (8009dbc <HAL_SD_IRQHandler+0x36c>)
 8009c8e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009c9e:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	68da      	ldr	r2, [r3, #12]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009cae:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009cbe:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	68da      	ldr	r2, [r3, #12]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009cce:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f006 fdcb 	bl	8010870 <SDMMC_CmdStopTransfer>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ce0:	431a      	orrs	r2, r3
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	68da      	ldr	r2, [r3, #12]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009cf4:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009cfe:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f003 0308 	and.w	r3, r3, #8
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d00a      	beq.n	8009d20 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2200      	movs	r2, #0
 8009d16:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f000 f851 	bl	8009dc0 <HAL_SD_ErrorCallback>
}
 8009d1e:	e049      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d044      	beq.n	8009db4 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d040      	beq.n	8009db4 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009d40:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	2200      	movs	r2, #0
 8009d48:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 f834 	bl	8009dc0 <HAL_SD_ErrorCallback>
}
 8009d58:	e02c      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d025      	beq.n	8009db4 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d70:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d78:	f003 0304 	and.w	r3, r3, #4
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d10c      	bne.n	8009d9a <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f003 0320 	and.w	r3, r3, #32
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d003      	beq.n	8009d92 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f001 f84a 	bl	800ae24 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 8009d90:	e010      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f001 f832 	bl	800adfc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8009d98:	e00c      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f003 0320 	and.w	r3, r3, #32
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d003      	beq.n	8009dac <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f001 f833 	bl	800ae10 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8009daa:	e003      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	f001 f81b 	bl	800ade8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 8009db2:	e7ff      	b.n	8009db4 <HAL_SD_IRQHandler+0x364>
 8009db4:	bf00      	nop
 8009db6:	3710      	adds	r7, #16
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}
 8009dbc:	18000f3a 	.word	0x18000f3a

08009dc0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009dc8:	bf00      	nop
 8009dca:	370c      	adds	r7, #12
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	b083      	sub	sp, #12
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009de2:	0f9b      	lsrs	r3, r3, #30
 8009de4:	b2da      	uxtb	r2, r3
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009dee:	0e9b      	lsrs	r3, r3, #26
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	f003 030f 	and.w	r3, r3, #15
 8009df6:	b2da      	uxtb	r2, r3
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e00:	0e1b      	lsrs	r3, r3, #24
 8009e02:	b2db      	uxtb	r3, r3
 8009e04:	f003 0303 	and.w	r3, r3, #3
 8009e08:	b2da      	uxtb	r2, r3
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e12:	0c1b      	lsrs	r3, r3, #16
 8009e14:	b2da      	uxtb	r2, r3
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e1e:	0a1b      	lsrs	r3, r3, #8
 8009e20:	b2da      	uxtb	r2, r3
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e2a:	b2da      	uxtb	r2, r3
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e34:	0d1b      	lsrs	r3, r3, #20
 8009e36:	b29a      	uxth	r2, r3
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e40:	0c1b      	lsrs	r3, r3, #16
 8009e42:	b2db      	uxtb	r3, r3
 8009e44:	f003 030f 	and.w	r3, r3, #15
 8009e48:	b2da      	uxtb	r2, r3
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e52:	0bdb      	lsrs	r3, r3, #15
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	f003 0301 	and.w	r3, r3, #1
 8009e5a:	b2da      	uxtb	r2, r3
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e64:	0b9b      	lsrs	r3, r3, #14
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	f003 0301 	and.w	r3, r3, #1
 8009e6c:	b2da      	uxtb	r2, r3
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e76:	0b5b      	lsrs	r3, r3, #13
 8009e78:	b2db      	uxtb	r3, r3
 8009e7a:	f003 0301 	and.w	r3, r3, #1
 8009e7e:	b2da      	uxtb	r2, r3
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e88:	0b1b      	lsrs	r3, r3, #12
 8009e8a:	b2db      	uxtb	r3, r3
 8009e8c:	f003 0301 	and.w	r3, r3, #1
 8009e90:	b2da      	uxtb	r2, r3
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d163      	bne.n	8009f6c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ea8:	009a      	lsls	r2, r3, #2
 8009eaa:	f640 73fc 	movw	r3, #4092	; 0xffc
 8009eae:	4013      	ands	r3, r2
 8009eb0:	687a      	ldr	r2, [r7, #4]
 8009eb2:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8009eb4:	0f92      	lsrs	r2, r2, #30
 8009eb6:	431a      	orrs	r2, r3
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ec0:	0edb      	lsrs	r3, r3, #27
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	f003 0307 	and.w	r3, r3, #7
 8009ec8:	b2da      	uxtb	r2, r3
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ed2:	0e1b      	lsrs	r3, r3, #24
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	f003 0307 	and.w	r3, r3, #7
 8009eda:	b2da      	uxtb	r2, r3
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ee4:	0d5b      	lsrs	r3, r3, #21
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	f003 0307 	and.w	r3, r3, #7
 8009eec:	b2da      	uxtb	r2, r3
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ef6:	0c9b      	lsrs	r3, r3, #18
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	f003 0307 	and.w	r3, r3, #7
 8009efe:	b2da      	uxtb	r2, r3
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009f08:	0bdb      	lsrs	r3, r3, #15
 8009f0a:	b2db      	uxtb	r3, r3
 8009f0c:	f003 0307 	and.w	r3, r3, #7
 8009f10:	b2da      	uxtb	r2, r3
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	691b      	ldr	r3, [r3, #16]
 8009f1a:	1c5a      	adds	r2, r3, #1
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	7e1b      	ldrb	r3, [r3, #24]
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	f003 0307 	and.w	r3, r3, #7
 8009f2a:	3302      	adds	r3, #2
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f32:	687a      	ldr	r2, [r7, #4]
 8009f34:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009f36:	fb03 f202 	mul.w	r2, r3, r2
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	7a1b      	ldrb	r3, [r3, #8]
 8009f42:	b2db      	uxtb	r3, r3
 8009f44:	f003 030f 	and.w	r3, r3, #15
 8009f48:	2201      	movs	r2, #1
 8009f4a:	409a      	lsls	r2, r3
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8009f58:	0a52      	lsrs	r2, r2, #9
 8009f5a:	fb03 f202 	mul.w	r2, r3, r2
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009f68:	655a      	str	r2, [r3, #84]	; 0x54
 8009f6a:	e031      	b.n	8009fd0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d11d      	bne.n	8009fb0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f78:	041b      	lsls	r3, r3, #16
 8009f7a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009f82:	0c1b      	lsrs	r3, r3, #16
 8009f84:	431a      	orrs	r2, r3
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	691b      	ldr	r3, [r3, #16]
 8009f8e:	3301      	adds	r3, #1
 8009f90:	029a      	lsls	r2, r3, #10
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009fa4:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	655a      	str	r2, [r3, #84]	; 0x54
 8009fae:	e00f      	b.n	8009fd0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a58      	ldr	r2, [pc, #352]	; (800a118 <HAL_SD_GetCardCSD+0x344>)
 8009fb6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fbc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e09d      	b.n	800a10c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fd4:	0b9b      	lsrs	r3, r3, #14
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	f003 0301 	and.w	r3, r3, #1
 8009fdc:	b2da      	uxtb	r2, r3
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fe6:	09db      	lsrs	r3, r3, #7
 8009fe8:	b2db      	uxtb	r3, r3
 8009fea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fee:	b2da      	uxtb	r2, r3
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009ff8:	b2db      	uxtb	r3, r3
 8009ffa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ffe:	b2da      	uxtb	r2, r3
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a008:	0fdb      	lsrs	r3, r3, #31
 800a00a:	b2da      	uxtb	r2, r3
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a014:	0f5b      	lsrs	r3, r3, #29
 800a016:	b2db      	uxtb	r3, r3
 800a018:	f003 0303 	and.w	r3, r3, #3
 800a01c:	b2da      	uxtb	r2, r3
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a026:	0e9b      	lsrs	r3, r3, #26
 800a028:	b2db      	uxtb	r3, r3
 800a02a:	f003 0307 	and.w	r3, r3, #7
 800a02e:	b2da      	uxtb	r2, r3
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a038:	0d9b      	lsrs	r3, r3, #22
 800a03a:	b2db      	uxtb	r3, r3
 800a03c:	f003 030f 	and.w	r3, r3, #15
 800a040:	b2da      	uxtb	r2, r3
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a04a:	0d5b      	lsrs	r3, r3, #21
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	f003 0301 	and.w	r3, r3, #1
 800a052:	b2da      	uxtb	r2, r3
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	2200      	movs	r2, #0
 800a05e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a066:	0c1b      	lsrs	r3, r3, #16
 800a068:	b2db      	uxtb	r3, r3
 800a06a:	f003 0301 	and.w	r3, r3, #1
 800a06e:	b2da      	uxtb	r2, r3
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a07a:	0bdb      	lsrs	r3, r3, #15
 800a07c:	b2db      	uxtb	r3, r3
 800a07e:	f003 0301 	and.w	r3, r3, #1
 800a082:	b2da      	uxtb	r2, r3
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a08e:	0b9b      	lsrs	r3, r3, #14
 800a090:	b2db      	uxtb	r3, r3
 800a092:	f003 0301 	and.w	r3, r3, #1
 800a096:	b2da      	uxtb	r2, r3
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a0a2:	0b5b      	lsrs	r3, r3, #13
 800a0a4:	b2db      	uxtb	r3, r3
 800a0a6:	f003 0301 	and.w	r3, r3, #1
 800a0aa:	b2da      	uxtb	r2, r3
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a0b6:	0b1b      	lsrs	r3, r3, #12
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	f003 0301 	and.w	r3, r3, #1
 800a0be:	b2da      	uxtb	r2, r3
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a0ca:	0a9b      	lsrs	r3, r3, #10
 800a0cc:	b2db      	uxtb	r3, r3
 800a0ce:	f003 0303 	and.w	r3, r3, #3
 800a0d2:	b2da      	uxtb	r2, r3
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a0de:	0a1b      	lsrs	r3, r3, #8
 800a0e0:	b2db      	uxtb	r3, r3
 800a0e2:	f003 0303 	and.w	r3, r3, #3
 800a0e6:	b2da      	uxtb	r2, r3
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a0f2:	085b      	lsrs	r3, r3, #1
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0fa:	b2da      	uxtb	r2, r3
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	2201      	movs	r2, #1
 800a106:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800a10a:	2300      	movs	r3, #0
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	370c      	adds	r7, #12
 800a110:	46bd      	mov	sp, r7
 800a112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a116:	4770      	bx	lr
 800a118:	1fe00fff 	.word	0x1fe00fff

0800a11c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b094      	sub	sp, #80	; 0x50
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a126:	2300      	movs	r3, #0
 800a128:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a132:	b2db      	uxtb	r3, r3
 800a134:	2b03      	cmp	r3, #3
 800a136:	d101      	bne.n	800a13c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	e0a7      	b.n	800a28c <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800a13c:	f107 0308 	add.w	r3, r7, #8
 800a140:	4619      	mov	r1, r3
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 fb62 	bl	800a80c <SD_SendSDStatus>
 800a148:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800a14a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d011      	beq.n	800a174 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a4f      	ldr	r2, [pc, #316]	; (800a294 <HAL_SD_GetCardStatus+0x178>)
 800a156:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a15c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a15e:	431a      	orrs	r2, r3
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800a16c:	2301      	movs	r3, #1
 800a16e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800a172:	e070      	b.n	800a256 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	099b      	lsrs	r3, r3, #6
 800a178:	b2db      	uxtb	r3, r3
 800a17a:	f003 0303 	and.w	r3, r3, #3
 800a17e:	b2da      	uxtb	r2, r3
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	095b      	lsrs	r3, r3, #5
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	f003 0301 	and.w	r3, r3, #1
 800a18e:	b2da      	uxtb	r2, r3
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	0a1b      	lsrs	r3, r3, #8
 800a198:	b29b      	uxth	r3, r3
 800a19a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a19e:	b29a      	uxth	r2, r3
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	0e1b      	lsrs	r3, r3, #24
 800a1a4:	b29b      	uxth	r3, r3
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	b29a      	uxth	r2, r3
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	061a      	lsls	r2, r3, #24
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	021b      	lsls	r3, r3, #8
 800a1b6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a1ba:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	0a1b      	lsrs	r3, r3, #8
 800a1c0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a1c4:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	0e1b      	lsrs	r3, r3, #24
 800a1ca:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800a1d0:	693b      	ldr	r3, [r7, #16]
 800a1d2:	b2da      	uxtb	r2, r3
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	0a1b      	lsrs	r3, r3, #8
 800a1dc:	b2da      	uxtb	r2, r3
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	0d1b      	lsrs	r3, r3, #20
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	f003 030f 	and.w	r3, r3, #15
 800a1ec:	b2da      	uxtb	r2, r3
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	0c1b      	lsrs	r3, r3, #16
 800a1f6:	b29b      	uxth	r3, r3
 800a1f8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a1fc:	b29a      	uxth	r2, r3
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	b29b      	uxth	r3, r3
 800a202:	b2db      	uxtb	r3, r3
 800a204:	b29b      	uxth	r3, r3
 800a206:	4313      	orrs	r3, r2
 800a208:	b29a      	uxth	r2, r3
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	0a9b      	lsrs	r3, r3, #10
 800a212:	b2db      	uxtb	r3, r3
 800a214:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a218:	b2da      	uxtb	r2, r3
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800a21e:	697b      	ldr	r3, [r7, #20]
 800a220:	0a1b      	lsrs	r3, r3, #8
 800a222:	b2db      	uxtb	r3, r3
 800a224:	f003 0303 	and.w	r3, r3, #3
 800a228:	b2da      	uxtb	r2, r3
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	091b      	lsrs	r3, r3, #4
 800a232:	b2db      	uxtb	r3, r3
 800a234:	f003 030f 	and.w	r3, r3, #15
 800a238:	b2da      	uxtb	r2, r3
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	b2db      	uxtb	r3, r3
 800a242:	f003 030f 	and.w	r3, r3, #15
 800a246:	b2da      	uxtb	r2, r3
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800a24c:	69bb      	ldr	r3, [r7, #24]
 800a24e:	0e1b      	lsrs	r3, r3, #24
 800a250:	b2da      	uxtb	r2, r3
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a25e:	4618      	mov	r0, r3
 800a260:	f006 fa56 	bl	8010710 <SDMMC_CmdBlockLength>
 800a264:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800a266:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d00d      	beq.n	800a288 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a08      	ldr	r2, [pc, #32]	; (800a294 <HAL_SD_GetCardStatus+0x178>)
 800a272:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a278:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2201      	movs	r2, #1
 800a27e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800a282:	2301      	movs	r3, #1
 800a284:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800a288:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3750      	adds	r7, #80	; 0x50
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}
 800a294:	1fe00fff 	.word	0x1fe00fff

0800a298 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a298:	b480      	push	{r7}
 800a29a:	b083      	sub	sp, #12
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a2e2:	2300      	movs	r3, #0
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	370c      	adds	r7, #12
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr

0800a2f0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a2f0:	b590      	push	{r4, r7, lr}
 800a2f2:	b08d      	sub	sp, #52	; 0x34
 800a2f4:	af02      	add	r7, sp, #8
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk = 0U;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	623b      	str	r3, [r7, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800a2fe:	2300      	movs	r3, #0
 800a300:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2203      	movs	r2, #3
 800a308:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a310:	2b03      	cmp	r3, #3
 800a312:	d02e      	beq.n	800a372 <HAL_SD_ConfigWideBusOperation+0x82>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a31a:	d106      	bne.n	800a32a <HAL_SD_ConfigWideBusOperation+0x3a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a320:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	635a      	str	r2, [r3, #52]	; 0x34
 800a328:	e029      	b.n	800a37e <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a330:	d10a      	bne.n	800a348 <HAL_SD_ConfigWideBusOperation+0x58>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f000 fb62 	bl	800a9fc <SD_WideBus_Enable>
 800a338:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a33e:	69fb      	ldr	r3, [r7, #28]
 800a340:	431a      	orrs	r2, r3
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	635a      	str	r2, [r3, #52]	; 0x34
 800a346:	e01a      	b.n	800a37e <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d10a      	bne.n	800a364 <HAL_SD_ConfigWideBusOperation+0x74>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f000 fb9f 	bl	800aa92 <SD_WideBus_Disable>
 800a354:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a35a:	69fb      	ldr	r3, [r7, #28]
 800a35c:	431a      	orrs	r2, r3
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	635a      	str	r2, [r3, #52]	; 0x34
 800a362:	e00c      	b.n	800a37e <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a368:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	635a      	str	r2, [r3, #52]	; 0x34
 800a370:	e005      	b.n	800a37e <HAL_SD_ConfigWideBusOperation+0x8e>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a376:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a382:	2b00      	cmp	r3, #0
 800a384:	d007      	beq.n	800a396 <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4a5e      	ldr	r2, [pc, #376]	; (800a504 <HAL_SD_ConfigWideBusOperation+0x214>)
 800a38c:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a394:	e094      	b.n	800a4c0 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a396:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800a39a:	f7fd ff4d 	bl	8008238 <HAL_RCCEx_GetPeriphCLKFreq>
 800a39e:	6238      	str	r0, [r7, #32]
    if (sdmmc_clk != 0U)
 800a3a0:	6a3b      	ldr	r3, [r7, #32]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	f000 8083 	beq.w	800a4ae <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	685b      	ldr	r3, [r3, #4]
 800a3ac:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	695a      	ldr	r2, [r3, #20]
 800a3c2:	6a3b      	ldr	r3, [r7, #32]
 800a3c4:	4950      	ldr	r1, [pc, #320]	; (800a508 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a3c6:	fba1 1303 	umull	r1, r3, r1, r3
 800a3ca:	0e1b      	lsrs	r3, r3, #24
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d303      	bcc.n	800a3d8 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	695b      	ldr	r3, [r3, #20]
 800a3d4:	61bb      	str	r3, [r7, #24]
 800a3d6:	e05a      	b.n	800a48e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3e0:	d103      	bne.n	800a3ea <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	695b      	ldr	r3, [r3, #20]
 800a3e6:	61bb      	str	r3, [r7, #24]
 800a3e8:	e051      	b.n	800a48e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3f2:	d126      	bne.n	800a442 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	695b      	ldr	r3, [r3, #20]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d10e      	bne.n	800a41a <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800a3fc:	6a3b      	ldr	r3, [r7, #32]
 800a3fe:	4a43      	ldr	r2, [pc, #268]	; (800a50c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800a400:	4293      	cmp	r3, r2
 800a402:	d906      	bls.n	800a412 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800a404:	6a3b      	ldr	r3, [r7, #32]
 800a406:	4a40      	ldr	r2, [pc, #256]	; (800a508 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a408:	fba2 2303 	umull	r2, r3, r2, r3
 800a40c:	0e5b      	lsrs	r3, r3, #25
 800a40e:	61bb      	str	r3, [r7, #24]
 800a410:	e03d      	b.n	800a48e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	695b      	ldr	r3, [r3, #20]
 800a416:	61bb      	str	r3, [r7, #24]
 800a418:	e039      	b.n	800a48e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	695b      	ldr	r3, [r3, #20]
 800a41e:	005b      	lsls	r3, r3, #1
 800a420:	6a3a      	ldr	r2, [r7, #32]
 800a422:	fbb2 f3f3 	udiv	r3, r2, r3
 800a426:	4a39      	ldr	r2, [pc, #228]	; (800a50c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d906      	bls.n	800a43a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800a42c:	6a3b      	ldr	r3, [r7, #32]
 800a42e:	4a36      	ldr	r2, [pc, #216]	; (800a508 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a430:	fba2 2303 	umull	r2, r3, r2, r3
 800a434:	0e5b      	lsrs	r3, r3, #25
 800a436:	61bb      	str	r3, [r7, #24]
 800a438:	e029      	b.n	800a48e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	695b      	ldr	r3, [r3, #20]
 800a43e:	61bb      	str	r3, [r7, #24]
 800a440:	e025      	b.n	800a48e <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	695b      	ldr	r3, [r3, #20]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d10e      	bne.n	800a468 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800a44a:	6a3b      	ldr	r3, [r7, #32]
 800a44c:	4a30      	ldr	r2, [pc, #192]	; (800a510 <HAL_SD_ConfigWideBusOperation+0x220>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d906      	bls.n	800a460 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800a452:	6a3b      	ldr	r3, [r7, #32]
 800a454:	4a2c      	ldr	r2, [pc, #176]	; (800a508 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a456:	fba2 2303 	umull	r2, r3, r2, r3
 800a45a:	0e1b      	lsrs	r3, r3, #24
 800a45c:	61bb      	str	r3, [r7, #24]
 800a45e:	e016      	b.n	800a48e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	695b      	ldr	r3, [r3, #20]
 800a464:	61bb      	str	r3, [r7, #24]
 800a466:	e012      	b.n	800a48e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	695b      	ldr	r3, [r3, #20]
 800a46c:	005b      	lsls	r3, r3, #1
 800a46e:	6a3a      	ldr	r2, [r7, #32]
 800a470:	fbb2 f3f3 	udiv	r3, r2, r3
 800a474:	4a26      	ldr	r2, [pc, #152]	; (800a510 <HAL_SD_ConfigWideBusOperation+0x220>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d906      	bls.n	800a488 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800a47a:	6a3b      	ldr	r3, [r7, #32]
 800a47c:	4a22      	ldr	r2, [pc, #136]	; (800a508 <HAL_SD_ConfigWideBusOperation+0x218>)
 800a47e:	fba2 2303 	umull	r2, r3, r2, r3
 800a482:	0e1b      	lsrs	r3, r3, #24
 800a484:	61bb      	str	r3, [r7, #24]
 800a486:	e002      	b.n	800a48e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	695b      	ldr	r3, [r3, #20]
 800a48c:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681c      	ldr	r4, [r3, #0]
 800a492:	466a      	mov	r2, sp
 800a494:	f107 0314 	add.w	r3, r7, #20
 800a498:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a49c:	e882 0003 	stmia.w	r2, {r0, r1}
 800a4a0:	f107 0308 	add.w	r3, r7, #8
 800a4a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a4a6:	4620      	mov	r0, r4
 800a4a8:	f006 f854 	bl	8010554 <SDMMC_Init>
 800a4ac:	e008      	b.n	800a4c0 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4b2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f006 f921 	bl	8010710 <SDMMC_CmdBlockLength>
 800a4ce:	61f8      	str	r0, [r7, #28]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a4d0:	69fb      	ldr	r3, [r7, #28]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d00c      	beq.n	800a4f0 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4a0a      	ldr	r2, [pc, #40]	; (800a504 <HAL_SD_ConfigWideBusOperation+0x214>)
 800a4dc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4e2:	69fb      	ldr	r3, [r7, #28]
 800a4e4:	431a      	orrs	r2, r3
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800a4f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	372c      	adds	r7, #44	; 0x2c
 800a500:	46bd      	mov	sp, r7
 800a502:	bd90      	pop	{r4, r7, pc}
 800a504:	1fe00fff 	.word	0x1fe00fff
 800a508:	55e63b89 	.word	0x55e63b89
 800a50c:	02faf080 	.word	0x02faf080
 800a510:	017d7840 	.word	0x017d7840

0800a514 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b086      	sub	sp, #24
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800a51c:	2300      	movs	r3, #0
 800a51e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800a520:	f107 030c 	add.w	r3, r7, #12
 800a524:	4619      	mov	r1, r3
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f000 fa40 	bl	800a9ac <SD_SendStatus>
 800a52c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d005      	beq.n	800a540 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	431a      	orrs	r2, r3
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	0a5b      	lsrs	r3, r3, #9
 800a544:	f003 030f 	and.w	r3, r3, #15
 800a548:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800a54a:	693b      	ldr	r3, [r7, #16]
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3718      	adds	r7, #24
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}

0800a554 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b090      	sub	sp, #64	; 0x40
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800a55c:	2300      	movs	r3, #0
 800a55e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800a560:	f7f8 fd36 	bl	8002fd0 <HAL_GetTick>
 800a564:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4618      	mov	r0, r3
 800a56c:	f006 f84b 	bl	8010606 <SDMMC_GetPowerState>
 800a570:	4603      	mov	r3, r0
 800a572:	2b00      	cmp	r3, #0
 800a574:	d102      	bne.n	800a57c <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a576:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800a57a:	e0b5      	b.n	800a6e8 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a580:	2b03      	cmp	r3, #3
 800a582:	d02e      	beq.n	800a5e2 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	4618      	mov	r0, r3
 800a58a:	f006 fa96 	bl	8010aba <SDMMC_CmdSendCID>
 800a58e:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800a590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a592:	2b00      	cmp	r3, #0
 800a594:	d001      	beq.n	800a59a <SD_InitCard+0x46>
    {
      return errorstate;
 800a596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a598:	e0a6      	b.n	800a6e8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	2100      	movs	r1, #0
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	f006 f876 	bl	8010692 <SDMMC_GetResponse>
 800a5a6:	4602      	mov	r2, r0
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	2104      	movs	r1, #4
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f006 f86d 	bl	8010692 <SDMMC_GetResponse>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	2108      	movs	r1, #8
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	f006 f864 	bl	8010692 <SDMMC_GetResponse>
 800a5ca:	4602      	mov	r2, r0
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	210c      	movs	r1, #12
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f006 f85b 	bl	8010692 <SDMMC_GetResponse>
 800a5dc:	4602      	mov	r2, r0
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5e6:	2b03      	cmp	r3, #3
 800a5e8:	d01d      	beq.n	800a626 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800a5ea:	e019      	b.n	800a620 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f107 020a 	add.w	r2, r7, #10
 800a5f4:	4611      	mov	r1, r2
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f006 fa9e 	bl	8010b38 <SDMMC_CmdSetRelAdd>
 800a5fc:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800a5fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a600:	2b00      	cmp	r3, #0
 800a602:	d001      	beq.n	800a608 <SD_InitCard+0xb4>
      {
        return errorstate;
 800a604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a606:	e06f      	b.n	800a6e8 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800a608:	f7f8 fce2 	bl	8002fd0 <HAL_GetTick>
 800a60c:	4602      	mov	r2, r0
 800a60e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a610:	1ad3      	subs	r3, r2, r3
 800a612:	f241 3287 	movw	r2, #4999	; 0x1387
 800a616:	4293      	cmp	r3, r2
 800a618:	d902      	bls.n	800a620 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800a61a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a61e:	e063      	b.n	800a6e8 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800a620:	897b      	ldrh	r3, [r7, #10]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d0e2      	beq.n	800a5ec <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a62a:	2b03      	cmp	r3, #3
 800a62c:	d036      	beq.n	800a69c <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800a62e:	897b      	ldrh	r3, [r7, #10]
 800a630:	461a      	mov	r2, r3
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a63e:	041b      	lsls	r3, r3, #16
 800a640:	4619      	mov	r1, r3
 800a642:	4610      	mov	r0, r2
 800a644:	f006 fa58 	bl	8010af8 <SDMMC_CmdSendCSD>
 800a648:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800a64a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d001      	beq.n	800a654 <SD_InitCard+0x100>
    {
      return errorstate;
 800a650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a652:	e049      	b.n	800a6e8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	2100      	movs	r1, #0
 800a65a:	4618      	mov	r0, r3
 800a65c:	f006 f819 	bl	8010692 <SDMMC_GetResponse>
 800a660:	4602      	mov	r2, r0
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	2104      	movs	r1, #4
 800a66c:	4618      	mov	r0, r3
 800a66e:	f006 f810 	bl	8010692 <SDMMC_GetResponse>
 800a672:	4602      	mov	r2, r0
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	2108      	movs	r1, #8
 800a67e:	4618      	mov	r0, r3
 800a680:	f006 f807 	bl	8010692 <SDMMC_GetResponse>
 800a684:	4602      	mov	r2, r0
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	210c      	movs	r1, #12
 800a690:	4618      	mov	r0, r3
 800a692:	f005 fffe 	bl	8010692 <SDMMC_GetResponse>
 800a696:	4602      	mov	r2, r0
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	2104      	movs	r1, #4
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f005 fff5 	bl	8010692 <SDMMC_GetResponse>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	0d1a      	lsrs	r2, r3, #20
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a6b0:	f107 030c 	add.w	r3, r7, #12
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f7ff fb8c 	bl	8009dd4 <HAL_SD_GetCardCSD>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d002      	beq.n	800a6c8 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a6c2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a6c6:	e00f      	b.n	800a6e8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681a      	ldr	r2, [r3, #0]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6d0:	041b      	lsls	r3, r3, #16
 800a6d2:	4619      	mov	r1, r3
 800a6d4:	4610      	mov	r0, r2
 800a6d6:	f006 f907 	bl	80108e8 <SDMMC_CmdSelDesel>
 800a6da:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800a6dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d001      	beq.n	800a6e6 <SD_InitCard+0x192>
  {
    return errorstate;
 800a6e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6e4:	e000      	b.n	800a6e8 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a6e6:	2300      	movs	r3, #0
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3740      	adds	r7, #64	; 0x40
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b086      	sub	sp, #24
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800a700:	2300      	movs	r3, #0
 800a702:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4618      	mov	r0, r3
 800a70a:	f006 f910 	bl	801092e <SDMMC_CmdGoIdleState>
 800a70e:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d001      	beq.n	800a71a <SD_PowerON+0x2a>
  {
    return errorstate;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	e072      	b.n	800a800 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	4618      	mov	r0, r3
 800a720:	f006 f923 	bl	801096a <SDMMC_CmdOperCond>
 800a724:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a72c:	d10d      	bne.n	800a74a <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2200      	movs	r2, #0
 800a732:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4618      	mov	r0, r3
 800a73a:	f006 f8f8 	bl	801092e <SDMMC_CmdGoIdleState>
 800a73e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d004      	beq.n	800a750 <SD_PowerON+0x60>
    {
      return errorstate;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	e05a      	b.n	800a800 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2201      	movs	r2, #1
 800a74e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a754:	2b01      	cmp	r3, #1
 800a756:	d137      	bne.n	800a7c8 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	2100      	movs	r1, #0
 800a75e:	4618      	mov	r0, r3
 800a760:	f006 f923 	bl	80109aa <SDMMC_CmdAppCommand>
 800a764:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d02d      	beq.n	800a7c8 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a76c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a770:	e046      	b.n	800a800 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	2100      	movs	r1, #0
 800a778:	4618      	mov	r0, r3
 800a77a:	f006 f916 	bl	80109aa <SDMMC_CmdAppCommand>
 800a77e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d001      	beq.n	800a78a <SD_PowerON+0x9a>
    {
      return errorstate;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	e03a      	b.n	800a800 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	491e      	ldr	r1, [pc, #120]	; (800a808 <SD_PowerON+0x118>)
 800a790:	4618      	mov	r0, r3
 800a792:	f006 f92d 	bl	80109f0 <SDMMC_CmdAppOperCommand>
 800a796:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d002      	beq.n	800a7a4 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a79e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a7a2:	e02d      	b.n	800a800 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	2100      	movs	r1, #0
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	f005 ff71 	bl	8010692 <SDMMC_GetResponse>
 800a7b0:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	0fdb      	lsrs	r3, r3, #31
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d101      	bne.n	800a7be <SD_PowerON+0xce>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e000      	b.n	800a7c0 <SD_PowerON+0xd0>
 800a7be:	2300      	movs	r3, #0
 800a7c0:	613b      	str	r3, [r7, #16]

    count++;
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	3301      	adds	r3, #1
 800a7c6:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d802      	bhi.n	800a7d8 <SD_PowerON+0xe8>
 800a7d2:	693b      	ldr	r3, [r7, #16]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d0cc      	beq.n	800a772 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d902      	bls.n	800a7e8 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a7e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a7e6:	e00b      	b.n	800a800 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d002      	beq.n	800a7fe <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800a7fe:	2300      	movs	r3, #0
}
 800a800:	4618      	mov	r0, r3
 800a802:	3718      	adds	r7, #24
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}
 800a808:	c1100000 	.word	0xc1100000

0800a80c <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b08c      	sub	sp, #48	; 0x30
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a816:	f7f8 fbdb 	bl	8002fd0 <HAL_GetTick>
 800a81a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	2100      	movs	r1, #0
 800a826:	4618      	mov	r0, r3
 800a828:	f005 ff33 	bl	8010692 <SDMMC_GetResponse>
 800a82c:	4603      	mov	r3, r0
 800a82e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a832:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a836:	d102      	bne.n	800a83e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a838:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a83c:	e0b0      	b.n	800a9a0 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	2140      	movs	r1, #64	; 0x40
 800a844:	4618      	mov	r0, r3
 800a846:	f005 ff63 	bl	8010710 <SDMMC_CmdBlockLength>
 800a84a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a84c:	6a3b      	ldr	r3, [r7, #32]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d005      	beq.n	800a85e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800a85a:	6a3b      	ldr	r3, [r7, #32]
 800a85c:	e0a0      	b.n	800a9a0 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681a      	ldr	r2, [r3, #0]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a866:	041b      	lsls	r3, r3, #16
 800a868:	4619      	mov	r1, r3
 800a86a:	4610      	mov	r0, r2
 800a86c:	f006 f89d 	bl	80109aa <SDMMC_CmdAppCommand>
 800a870:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a872:	6a3b      	ldr	r3, [r7, #32]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d005      	beq.n	800a884 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800a880:	6a3b      	ldr	r3, [r7, #32]
 800a882:	e08d      	b.n	800a9a0 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a884:	f04f 33ff 	mov.w	r3, #4294967295
 800a888:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800a88a:	2340      	movs	r3, #64	; 0x40
 800a88c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800a88e:	2360      	movs	r3, #96	; 0x60
 800a890:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a892:	2302      	movs	r3, #2
 800a894:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a896:	2300      	movs	r3, #0
 800a898:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a89a:	2301      	movs	r3, #1
 800a89c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f107 0208 	add.w	r2, r7, #8
 800a8a6:	4611      	mov	r1, r2
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f005 ff05 	bl	80106b8 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f006 f985 	bl	8010bc2 <SDMMC_CmdStatusRegister>
 800a8b8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a8ba:	6a3b      	ldr	r3, [r7, #32]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d02b      	beq.n	800a918 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800a8c8:	6a3b      	ldr	r3, [r7, #32]
 800a8ca:	e069      	b.n	800a9a0 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d013      	beq.n	800a902 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800a8da:	2300      	movs	r3, #0
 800a8dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a8de:	e00d      	b.n	800a8fc <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f005 fe5f 	bl	80105a8 <SDMMC_ReadFIFO>
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ee:	601a      	str	r2, [r3, #0]
        pData++;
 800a8f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8f2:	3304      	adds	r3, #4
 800a8f4:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800a8f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8f8:	3301      	adds	r3, #1
 800a8fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a8fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8fe:	2b07      	cmp	r3, #7
 800a900:	d9ee      	bls.n	800a8e0 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a902:	f7f8 fb65 	bl	8002fd0 <HAL_GetTick>
 800a906:	4602      	mov	r2, r0
 800a908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a90a:	1ad3      	subs	r3, r2, r3
 800a90c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a910:	d102      	bne.n	800a918 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a912:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a916:	e043      	b.n	800a9a0 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a91e:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800a922:	2b00      	cmp	r3, #0
 800a924:	d0d2      	beq.n	800a8cc <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a92c:	f003 0308 	and.w	r3, r3, #8
 800a930:	2b00      	cmp	r3, #0
 800a932:	d001      	beq.n	800a938 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a934:	2308      	movs	r3, #8
 800a936:	e033      	b.n	800a9a0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a93e:	f003 0302 	and.w	r3, r3, #2
 800a942:	2b00      	cmp	r3, #0
 800a944:	d001      	beq.n	800a94a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a946:	2302      	movs	r3, #2
 800a948:	e02a      	b.n	800a9a0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a950:	f003 0320 	and.w	r3, r3, #32
 800a954:	2b00      	cmp	r3, #0
 800a956:	d017      	beq.n	800a988 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800a958:	2320      	movs	r3, #32
 800a95a:	e021      	b.n	800a9a0 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4618      	mov	r0, r3
 800a962:	f005 fe21 	bl	80105a8 <SDMMC_ReadFIFO>
 800a966:	4602      	mov	r2, r0
 800a968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a96a:	601a      	str	r2, [r3, #0]
    pData++;
 800a96c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a96e:	3304      	adds	r3, #4
 800a970:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a972:	f7f8 fb2d 	bl	8002fd0 <HAL_GetTick>
 800a976:	4602      	mov	r2, r0
 800a978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a97a:	1ad3      	subs	r3, r2, r3
 800a97c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a980:	d102      	bne.n	800a988 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a982:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a986:	e00b      	b.n	800a9a0 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a98e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a992:	2b00      	cmp	r3, #0
 800a994:	d1e2      	bne.n	800a95c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	4a03      	ldr	r2, [pc, #12]	; (800a9a8 <SD_SendSDStatus+0x19c>)
 800a99c:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800a99e:	2300      	movs	r3, #0
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	3730      	adds	r7, #48	; 0x30
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}
 800a9a8:	18000f3a 	.word	0x18000f3a

0800a9ac <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b084      	sub	sp, #16
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d102      	bne.n	800a9c2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a9bc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a9c0:	e018      	b.n	800a9f4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681a      	ldr	r2, [r3, #0]
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9ca:	041b      	lsls	r3, r3, #16
 800a9cc:	4619      	mov	r1, r3
 800a9ce:	4610      	mov	r0, r2
 800a9d0:	f006 f8d4 	bl	8010b7c <SDMMC_CmdSendStatus>
 800a9d4:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d001      	beq.n	800a9e0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	e009      	b.n	800a9f4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	f005 fe53 	bl	8010692 <SDMMC_GetResponse>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a9f2:	2300      	movs	r3, #0
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3710      	adds	r7, #16
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b086      	sub	sp, #24
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800aa04:	2300      	movs	r3, #0
 800aa06:	60fb      	str	r3, [r7, #12]
 800aa08:	2300      	movs	r3, #0
 800aa0a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	2100      	movs	r1, #0
 800aa12:	4618      	mov	r0, r3
 800aa14:	f005 fe3d 	bl	8010692 <SDMMC_GetResponse>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aa22:	d102      	bne.n	800aa2a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800aa24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aa28:	e02f      	b.n	800aa8a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800aa2a:	f107 030c 	add.w	r3, r7, #12
 800aa2e:	4619      	mov	r1, r3
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 f879 	bl	800ab28 <SD_FindSCR>
 800aa36:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d001      	beq.n	800aa42 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	e023      	b.n	800aa8a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800aa42:	693b      	ldr	r3, [r7, #16]
 800aa44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d01c      	beq.n	800aa86 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681a      	ldr	r2, [r3, #0]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa54:	041b      	lsls	r3, r3, #16
 800aa56:	4619      	mov	r1, r3
 800aa58:	4610      	mov	r0, r2
 800aa5a:	f005 ffa6 	bl	80109aa <SDMMC_CmdAppCommand>
 800aa5e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d001      	beq.n	800aa6a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	e00f      	b.n	800aa8a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	2102      	movs	r1, #2
 800aa70:	4618      	mov	r0, r3
 800aa72:	f005 ffdd 	bl	8010a30 <SDMMC_CmdBusWidth>
 800aa76:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d001      	beq.n	800aa82 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	e003      	b.n	800aa8a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800aa82:	2300      	movs	r3, #0
 800aa84:	e001      	b.n	800aa8a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800aa86:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	3718      	adds	r7, #24
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}

0800aa92 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800aa92:	b580      	push	{r7, lr}
 800aa94:	b086      	sub	sp, #24
 800aa96:	af00      	add	r7, sp, #0
 800aa98:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	60fb      	str	r3, [r7, #12]
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	2100      	movs	r1, #0
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f005 fdf2 	bl	8010692 <SDMMC_GetResponse>
 800aaae:	4603      	mov	r3, r0
 800aab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aab4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aab8:	d102      	bne.n	800aac0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800aaba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800aabe:	e02f      	b.n	800ab20 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800aac0:	f107 030c 	add.w	r3, r7, #12
 800aac4:	4619      	mov	r1, r3
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	f000 f82e 	bl	800ab28 <SD_FindSCR>
 800aacc:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aace:	697b      	ldr	r3, [r7, #20]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d001      	beq.n	800aad8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	e023      	b.n	800ab20 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d01c      	beq.n	800ab1c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681a      	ldr	r2, [r3, #0]
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aaea:	041b      	lsls	r3, r3, #16
 800aaec:	4619      	mov	r1, r3
 800aaee:	4610      	mov	r0, r2
 800aaf0:	f005 ff5b 	bl	80109aa <SDMMC_CmdAppCommand>
 800aaf4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d001      	beq.n	800ab00 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	e00f      	b.n	800ab20 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	2100      	movs	r1, #0
 800ab06:	4618      	mov	r0, r3
 800ab08:	f005 ff92 	bl	8010a30 <SDMMC_CmdBusWidth>
 800ab0c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800ab0e:	697b      	ldr	r3, [r7, #20]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d001      	beq.n	800ab18 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	e003      	b.n	800ab20 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	e001      	b.n	800ab20 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800ab1c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800ab20:	4618      	mov	r0, r3
 800ab22:	3718      	adds	r7, #24
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}

0800ab28 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b08e      	sub	sp, #56	; 0x38
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
 800ab30:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ab32:	f7f8 fa4d 	bl	8002fd0 <HAL_GetTick>
 800ab36:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	60bb      	str	r3, [r7, #8]
 800ab40:	2300      	movs	r3, #0
 800ab42:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	2108      	movs	r1, #8
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f005 fdde 	bl	8010710 <SDMMC_CmdBlockLength>
 800ab54:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800ab56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d001      	beq.n	800ab60 <SD_FindSCR+0x38>
  {
    return errorstate;
 800ab5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab5e:	e0ad      	b.n	800acbc <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab68:	041b      	lsls	r3, r3, #16
 800ab6a:	4619      	mov	r1, r3
 800ab6c:	4610      	mov	r0, r2
 800ab6e:	f005 ff1c 	bl	80109aa <SDMMC_CmdAppCommand>
 800ab72:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800ab74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d001      	beq.n	800ab7e <SD_FindSCR+0x56>
  {
    return errorstate;
 800ab7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab7c:	e09e      	b.n	800acbc <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ab7e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab82:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800ab84:	2308      	movs	r3, #8
 800ab86:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800ab88:	2330      	movs	r3, #48	; 0x30
 800ab8a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800ab8c:	2302      	movs	r3, #2
 800ab8e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800ab90:	2300      	movs	r3, #0
 800ab92:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800ab94:	2301      	movs	r3, #1
 800ab96:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f107 0210 	add.w	r2, r7, #16
 800aba0:	4611      	mov	r1, r2
 800aba2:	4618      	mov	r0, r3
 800aba4:	f005 fd88 	bl	80106b8 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4618      	mov	r0, r3
 800abae:	f005 ff62 	bl	8010a76 <SDMMC_CmdSendSCR>
 800abb2:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800abb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d027      	beq.n	800ac0a <SD_FindSCR+0xe2>
  {
    return errorstate;
 800abba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abbc:	e07e      	b.n	800acbc <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d113      	bne.n	800abf4 <SD_FindSCR+0xcc>
 800abcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d110      	bne.n	800abf4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	4618      	mov	r0, r3
 800abd8:	f005 fce6 	bl	80105a8 <SDMMC_ReadFIFO>
 800abdc:	4603      	mov	r3, r0
 800abde:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	4618      	mov	r0, r3
 800abe6:	f005 fcdf 	bl	80105a8 <SDMMC_ReadFIFO>
 800abea:	4603      	mov	r3, r0
 800abec:	60fb      	str	r3, [r7, #12]
      index++;
 800abee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abf0:	3301      	adds	r3, #1
 800abf2:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800abf4:	f7f8 f9ec 	bl	8002fd0 <HAL_GetTick>
 800abf8:	4602      	mov	r2, r0
 800abfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abfc:	1ad3      	subs	r3, r2, r3
 800abfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac02:	d102      	bne.n	800ac0a <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800ac04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ac08:	e058      	b.n	800acbc <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ac10:	f240 532a 	movw	r3, #1322	; 0x52a
 800ac14:	4013      	ands	r3, r2
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d0d1      	beq.n	800abbe <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac20:	f003 0308 	and.w	r3, r3, #8
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d005      	beq.n	800ac34 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	2208      	movs	r2, #8
 800ac2e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800ac30:	2308      	movs	r3, #8
 800ac32:	e043      	b.n	800acbc <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac3a:	f003 0302 	and.w	r3, r3, #2
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d005      	beq.n	800ac4e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	2202      	movs	r2, #2
 800ac48:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800ac4a:	2302      	movs	r3, #2
 800ac4c:	e036      	b.n	800acbc <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac54:	f003 0320 	and.w	r3, r3, #32
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d005      	beq.n	800ac68 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	2220      	movs	r2, #32
 800ac62:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800ac64:	2320      	movs	r3, #32
 800ac66:	e029      	b.n	800acbc <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	4a15      	ldr	r2, [pc, #84]	; (800acc4 <SD_FindSCR+0x19c>)
 800ac6e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	061a      	lsls	r2, r3, #24
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	021b      	lsls	r3, r3, #8
 800ac78:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ac7c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	0a1b      	lsrs	r3, r3, #8
 800ac82:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800ac86:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	0e1b      	lsrs	r3, r3, #24
 800ac8c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800ac8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac90:	601a      	str	r2, [r3, #0]
    scr++;
 800ac92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac94:	3304      	adds	r3, #4
 800ac96:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	061a      	lsls	r2, r3, #24
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	021b      	lsls	r3, r3, #8
 800aca0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aca4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	0a1b      	lsrs	r3, r3, #8
 800acaa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800acae:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	0e1b      	lsrs	r3, r3, #24
 800acb4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800acb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acb8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800acba:	2300      	movs	r3, #0
}
 800acbc:	4618      	mov	r0, r3
 800acbe:	3738      	adds	r7, #56	; 0x38
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}
 800acc4:	18000f3a 	.word	0x18000f3a

0800acc8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b086      	sub	sp, #24
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acd4:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acda:	2b1f      	cmp	r3, #31
 800acdc:	d936      	bls.n	800ad4c <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800acde:	2300      	movs	r3, #0
 800ace0:	617b      	str	r3, [r7, #20]
 800ace2:	e027      	b.n	800ad34 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	4618      	mov	r0, r3
 800acea:	f005 fc5d 	bl	80105a8 <SDMMC_ReadFIFO>
 800acee:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	b2da      	uxtb	r2, r3
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800acf8:	693b      	ldr	r3, [r7, #16]
 800acfa:	3301      	adds	r3, #1
 800acfc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	0a1b      	lsrs	r3, r3, #8
 800ad02:	b2da      	uxtb	r2, r3
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	0c1b      	lsrs	r3, r3, #16
 800ad12:	b2da      	uxtb	r2, r3
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	0e1b      	lsrs	r3, r3, #24
 800ad22:	b2da      	uxtb	r2, r3
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ad28:	693b      	ldr	r3, [r7, #16]
 800ad2a:	3301      	adds	r3, #1
 800ad2c:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	3301      	adds	r3, #1
 800ad32:	617b      	str	r3, [r7, #20]
 800ad34:	697b      	ldr	r3, [r7, #20]
 800ad36:	2b07      	cmp	r3, #7
 800ad38:	d9d4      	bls.n	800ace4 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	693a      	ldr	r2, [r7, #16]
 800ad3e:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad44:	f1a3 0220 	sub.w	r2, r3, #32
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800ad4c:	bf00      	nop
 800ad4e:	3718      	adds	r7, #24
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}

0800ad54 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b086      	sub	sp, #24
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	69db      	ldr	r3, [r3, #28]
 800ad60:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6a1b      	ldr	r3, [r3, #32]
 800ad66:	2b1f      	cmp	r3, #31
 800ad68:	d93a      	bls.n	800ade0 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	617b      	str	r3, [r7, #20]
 800ad6e:	e02b      	b.n	800adc8 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	781b      	ldrb	r3, [r3, #0]
 800ad74:	60fb      	str	r3, [r7, #12]
      tmp++;
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	3301      	adds	r3, #1
 800ad7a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	781b      	ldrb	r3, [r3, #0]
 800ad80:	021a      	lsls	r2, r3, #8
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	4313      	orrs	r3, r2
 800ad86:	60fb      	str	r3, [r7, #12]
      tmp++;
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	041a      	lsls	r2, r3, #16
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	4313      	orrs	r3, r2
 800ad98:	60fb      	str	r3, [r7, #12]
      tmp++;
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	3301      	adds	r3, #1
 800ad9e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800ada0:	693b      	ldr	r3, [r7, #16]
 800ada2:	781b      	ldrb	r3, [r3, #0]
 800ada4:	061a      	lsls	r2, r3, #24
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	4313      	orrs	r3, r2
 800adaa:	60fb      	str	r3, [r7, #12]
      tmp++;
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	3301      	adds	r3, #1
 800adb0:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f107 020c 	add.w	r2, r7, #12
 800adba:	4611      	mov	r1, r2
 800adbc:	4618      	mov	r0, r3
 800adbe:	f005 fc00 	bl	80105c2 <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	3301      	adds	r3, #1
 800adc6:	617b      	str	r3, [r7, #20]
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	2b07      	cmp	r3, #7
 800adcc:	d9d0      	bls.n	800ad70 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	693a      	ldr	r2, [r7, #16]
 800add2:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6a1b      	ldr	r3, [r3, #32]
 800add8:	f1a3 0220 	sub.w	r2, r3, #32
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	621a      	str	r2, [r3, #32]
  }
}
 800ade0:	bf00      	nop
 800ade2:	3718      	adds	r7, #24
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800ade8:	b480      	push	{r7}
 800adea:	b083      	sub	sp, #12
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800adf0:	bf00      	nop
 800adf2:	370c      	adds	r7, #12
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr

0800adfc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b083      	sub	sp, #12
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800ae04:	bf00      	nop
 800ae06:	370c      	adds	r7, #12
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b083      	sub	sp, #12
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800ae18:	bf00      	nop
 800ae1a:	370c      	adds	r7, #12
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae22:	4770      	bx	lr

0800ae24 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800ae24:	b480      	push	{r7}
 800ae26:	b083      	sub	sp, #12
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800ae2c:	bf00      	nop
 800ae2e:	370c      	adds	r7, #12
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b082      	sub	sp, #8
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
 800ae40:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d101      	bne.n	800ae4c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	e02b      	b.n	800aea4 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d106      	bne.n	800ae66 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f7f7 fe87 	bl	8002b74 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2202      	movs	r2, #2
 800ae6a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681a      	ldr	r2, [r3, #0]
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	3304      	adds	r3, #4
 800ae76:	4619      	mov	r1, r3
 800ae78:	4610      	mov	r0, r2
 800ae7a:	f005 fa69 	bl	8010350 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6818      	ldr	r0, [r3, #0]
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	461a      	mov	r2, r3
 800ae88:	6839      	ldr	r1, [r7, #0]
 800ae8a:	f005 fabd 	bl	8010408 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800ae8e:	4b07      	ldr	r3, [pc, #28]	; (800aeac <HAL_SDRAM_Init+0x74>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	4a06      	ldr	r2, [pc, #24]	; (800aeac <HAL_SDRAM_Init+0x74>)
 800ae94:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae98:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800aea2:	2300      	movs	r3, #0
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3708      	adds	r7, #8
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	bd80      	pop	{r7, pc}
 800aeac:	52004000 	.word	0x52004000

0800aeb0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b086      	sub	sp, #24
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	60f8      	str	r0, [r7, #12]
 800aeb8:	60b9      	str	r1, [r7, #8]
 800aeba:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800aec2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800aec4:	7dfb      	ldrb	r3, [r7, #23]
 800aec6:	2b02      	cmp	r3, #2
 800aec8:	d101      	bne.n	800aece <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800aeca:	2302      	movs	r3, #2
 800aecc:	e021      	b.n	800af12 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800aece:	7dfb      	ldrb	r3, [r7, #23]
 800aed0:	2b01      	cmp	r3, #1
 800aed2:	d002      	beq.n	800aeda <HAL_SDRAM_SendCommand+0x2a>
 800aed4:	7dfb      	ldrb	r3, [r7, #23]
 800aed6:	2b05      	cmp	r3, #5
 800aed8:	d118      	bne.n	800af0c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	2202      	movs	r2, #2
 800aede:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	68b9      	ldr	r1, [r7, #8]
 800aeea:	4618      	mov	r0, r3
 800aeec:	f005 faf6 	bl	80104dc <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	d104      	bne.n	800af02 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	2205      	movs	r2, #5
 800aefc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800af00:	e006      	b.n	800af10 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2201      	movs	r2, #1
 800af06:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800af0a:	e001      	b.n	800af10 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800af0c:	2301      	movs	r3, #1
 800af0e:	e000      	b.n	800af12 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800af10:	2300      	movs	r3, #0
}
 800af12:	4618      	mov	r0, r3
 800af14:	3718      	adds	r7, #24
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}

0800af1a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800af1a:	b580      	push	{r7, lr}
 800af1c:	b082      	sub	sp, #8
 800af1e:	af00      	add	r7, sp, #0
 800af20:	6078      	str	r0, [r7, #4]
 800af22:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800af2a:	b2db      	uxtb	r3, r3
 800af2c:	2b02      	cmp	r3, #2
 800af2e:	d101      	bne.n	800af34 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800af30:	2302      	movs	r3, #2
 800af32:	e016      	b.n	800af62 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800af3a:	b2db      	uxtb	r3, r3
 800af3c:	2b01      	cmp	r3, #1
 800af3e:	d10f      	bne.n	800af60 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2202      	movs	r2, #2
 800af44:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	6839      	ldr	r1, [r7, #0]
 800af4e:	4618      	mov	r0, r3
 800af50:	f005 fae8 	bl	8010524 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2201      	movs	r2, #1
 800af58:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800af5c:	2300      	movs	r3, #0
 800af5e:	e000      	b.n	800af62 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800af60:	2301      	movs	r3, #1
}
 800af62:	4618      	mov	r0, r3
 800af64:	3708      	adds	r7, #8
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}
	...

0800af6c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b084      	sub	sp, #16
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d101      	bne.n	800af7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800af7a:	2301      	movs	r3, #1
 800af7c:	e0f1      	b.n	800b162 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2200      	movs	r2, #0
 800af82:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	4a78      	ldr	r2, [pc, #480]	; (800b16c <HAL_SPI_Init+0x200>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d00f      	beq.n	800afae <HAL_SPI_Init+0x42>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	4a77      	ldr	r2, [pc, #476]	; (800b170 <HAL_SPI_Init+0x204>)
 800af94:	4293      	cmp	r3, r2
 800af96:	d00a      	beq.n	800afae <HAL_SPI_Init+0x42>
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	4a75      	ldr	r2, [pc, #468]	; (800b174 <HAL_SPI_Init+0x208>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d005      	beq.n	800afae <HAL_SPI_Init+0x42>
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	68db      	ldr	r3, [r3, #12]
 800afa6:	2b0f      	cmp	r3, #15
 800afa8:	d901      	bls.n	800afae <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800afaa:	2301      	movs	r3, #1
 800afac:	e0d9      	b.n	800b162 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f001 f816 	bl	800bfe0 <SPI_GetPacketSize>
 800afb4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	4a6c      	ldr	r2, [pc, #432]	; (800b16c <HAL_SPI_Init+0x200>)
 800afbc:	4293      	cmp	r3, r2
 800afbe:	d00c      	beq.n	800afda <HAL_SPI_Init+0x6e>
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	4a6a      	ldr	r2, [pc, #424]	; (800b170 <HAL_SPI_Init+0x204>)
 800afc6:	4293      	cmp	r3, r2
 800afc8:	d007      	beq.n	800afda <HAL_SPI_Init+0x6e>
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	4a69      	ldr	r2, [pc, #420]	; (800b174 <HAL_SPI_Init+0x208>)
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d002      	beq.n	800afda <HAL_SPI_Init+0x6e>
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2b08      	cmp	r3, #8
 800afd8:	d811      	bhi.n	800affe <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800afde:	4a63      	ldr	r2, [pc, #396]	; (800b16c <HAL_SPI_Init+0x200>)
 800afe0:	4293      	cmp	r3, r2
 800afe2:	d009      	beq.n	800aff8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	4a61      	ldr	r2, [pc, #388]	; (800b170 <HAL_SPI_Init+0x204>)
 800afea:	4293      	cmp	r3, r2
 800afec:	d004      	beq.n	800aff8 <HAL_SPI_Init+0x8c>
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	4a60      	ldr	r2, [pc, #384]	; (800b174 <HAL_SPI_Init+0x208>)
 800aff4:	4293      	cmp	r3, r2
 800aff6:	d104      	bne.n	800b002 <HAL_SPI_Init+0x96>
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	2b10      	cmp	r3, #16
 800affc:	d901      	bls.n	800b002 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800affe:	2301      	movs	r3, #1
 800b000:	e0af      	b.n	800b162 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d106      	bne.n	800b01c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2200      	movs	r2, #0
 800b012:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f7f7 f8f8 	bl	800220c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2202      	movs	r2, #2
 800b020:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	681a      	ldr	r2, [r3, #0]
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f022 0201 	bic.w	r2, r2, #1
 800b032:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	689b      	ldr	r3, [r3, #8]
 800b03a:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800b03e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	699b      	ldr	r3, [r3, #24]
 800b044:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b048:	d119      	bne.n	800b07e <HAL_SPI_Init+0x112>
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b052:	d103      	bne.n	800b05c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d008      	beq.n	800b06e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b060:	2b00      	cmp	r3, #0
 800b062:	d10c      	bne.n	800b07e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b068:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b06c:	d107      	bne.n	800b07e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b07c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	69da      	ldr	r2, [r3, #28]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b086:	431a      	orrs	r2, r3
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	431a      	orrs	r2, r3
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b090:	ea42 0103 	orr.w	r1, r2, r3
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	68da      	ldr	r2, [r3, #12]
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	430a      	orrs	r2, r1
 800b09e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0a8:	431a      	orrs	r2, r3
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0ae:	431a      	orrs	r2, r3
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	699b      	ldr	r3, [r3, #24]
 800b0b4:	431a      	orrs	r2, r3
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	691b      	ldr	r3, [r3, #16]
 800b0ba:	431a      	orrs	r2, r3
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	695b      	ldr	r3, [r3, #20]
 800b0c0:	431a      	orrs	r2, r3
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6a1b      	ldr	r3, [r3, #32]
 800b0c6:	431a      	orrs	r2, r3
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	431a      	orrs	r2, r3
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b0d2:	431a      	orrs	r2, r3
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	689b      	ldr	r3, [r3, #8]
 800b0d8:	431a      	orrs	r2, r3
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0de:	ea42 0103 	orr.w	r1, r2, r3
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	430a      	orrs	r2, r1
 800b0ec:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	685b      	ldr	r3, [r3, #4]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d113      	bne.n	800b11e <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	689b      	ldr	r3, [r3, #8]
 800b0fc:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b108:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	689b      	ldr	r3, [r3, #8]
 800b110:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b11c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f022 0201 	bic.w	r2, r2, #1
 800b12c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	685b      	ldr	r3, [r3, #4]
 800b132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b136:	2b00      	cmp	r3, #0
 800b138:	d00a      	beq.n	800b150 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	68db      	ldr	r3, [r3, #12]
 800b140:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	430a      	orrs	r2, r1
 800b14e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2201      	movs	r2, #1
 800b15c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800b160:	2300      	movs	r3, #0
}
 800b162:	4618      	mov	r0, r3
 800b164:	3710      	adds	r7, #16
 800b166:	46bd      	mov	sp, r7
 800b168:	bd80      	pop	{r7, pc}
 800b16a:	bf00      	nop
 800b16c:	40013000 	.word	0x40013000
 800b170:	40003800 	.word	0x40003800
 800b174:	40003c00 	.word	0x40003c00

0800b178 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b08a      	sub	sp, #40	; 0x28
 800b17c:	af02      	add	r7, sp, #8
 800b17e:	60f8      	str	r0, [r7, #12]
 800b180:	60b9      	str	r1, [r7, #8]
 800b182:	603b      	str	r3, [r7, #0]
 800b184:	4613      	mov	r3, r2
 800b186:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	3320      	adds	r3, #32
 800b18e:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b190:	2300      	movs	r3, #0
 800b192:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b19a:	2b01      	cmp	r3, #1
 800b19c:	d101      	bne.n	800b1a2 <HAL_SPI_Transmit+0x2a>
 800b19e:	2302      	movs	r3, #2
 800b1a0:	e1d7      	b.n	800b552 <HAL_SPI_Transmit+0x3da>
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b1aa:	f7f7 ff11 	bl	8002fd0 <HAL_GetTick>
 800b1ae:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b1b6:	b2db      	uxtb	r3, r3
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	d007      	beq.n	800b1cc <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800b1bc:	2302      	movs	r3, #2
 800b1be:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800b1c8:	7efb      	ldrb	r3, [r7, #27]
 800b1ca:	e1c2      	b.n	800b552 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d002      	beq.n	800b1d8 <HAL_SPI_Transmit+0x60>
 800b1d2:	88fb      	ldrh	r3, [r7, #6]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d107      	bne.n	800b1e8 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800b1d8:	2301      	movs	r3, #1
 800b1da:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800b1e4:	7efb      	ldrb	r3, [r7, #27]
 800b1e6:	e1b4      	b.n	800b552 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2203      	movs	r2, #3
 800b1ec:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	68ba      	ldr	r2, [r7, #8]
 800b1fc:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	88fa      	ldrh	r2, [r7, #6]
 800b202:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	88fa      	ldrh	r2, [r7, #6]
 800b20a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	2200      	movs	r2, #0
 800b212:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	2200      	movs	r2, #0
 800b218:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2200      	movs	r2, #0
 800b220:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	2200      	movs	r2, #0
 800b228:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2200      	movs	r2, #0
 800b22e:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	689b      	ldr	r3, [r3, #8]
 800b234:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800b238:	d107      	bne.n	800b24a <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b248:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	685a      	ldr	r2, [r3, #4]
 800b250:	4b96      	ldr	r3, [pc, #600]	; (800b4ac <HAL_SPI_Transmit+0x334>)
 800b252:	4013      	ands	r3, r2
 800b254:	88f9      	ldrh	r1, [r7, #6]
 800b256:	68fa      	ldr	r2, [r7, #12]
 800b258:	6812      	ldr	r2, [r2, #0]
 800b25a:	430b      	orrs	r3, r1
 800b25c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	681a      	ldr	r2, [r3, #0]
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f042 0201 	orr.w	r2, r2, #1
 800b26c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	685b      	ldr	r3, [r3, #4]
 800b272:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b276:	d107      	bne.n	800b288 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	681a      	ldr	r2, [r3, #0]
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b286:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	68db      	ldr	r3, [r3, #12]
 800b28c:	2b0f      	cmp	r3, #15
 800b28e:	d947      	bls.n	800b320 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800b290:	e03f      	b.n	800b312 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	695b      	ldr	r3, [r3, #20]
 800b298:	f003 0302 	and.w	r3, r3, #2
 800b29c:	2b02      	cmp	r3, #2
 800b29e:	d114      	bne.n	800b2ca <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	6812      	ldr	r2, [r2, #0]
 800b2aa:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b2b0:	1d1a      	adds	r2, r3, #4
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b2bc:	b29b      	uxth	r3, r3
 800b2be:	3b01      	subs	r3, #1
 800b2c0:	b29a      	uxth	r2, r3
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800b2c8:	e023      	b.n	800b312 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b2ca:	f7f7 fe81 	bl	8002fd0 <HAL_GetTick>
 800b2ce:	4602      	mov	r2, r0
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	1ad3      	subs	r3, r2, r3
 800b2d4:	683a      	ldr	r2, [r7, #0]
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d803      	bhi.n	800b2e2 <HAL_SPI_Transmit+0x16a>
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2e0:	d102      	bne.n	800b2e8 <HAL_SPI_Transmit+0x170>
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d114      	bne.n	800b312 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800b2e8:	68f8      	ldr	r0, [r7, #12]
 800b2ea:	f000 fdab 	bl	800be44 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b2fc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	2201      	movs	r2, #1
 800b30a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800b30e:	2303      	movs	r3, #3
 800b310:	e11f      	b.n	800b552 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b318:	b29b      	uxth	r3, r3
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d1b9      	bne.n	800b292 <HAL_SPI_Transmit+0x11a>
 800b31e:	e0f2      	b.n	800b506 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	68db      	ldr	r3, [r3, #12]
 800b324:	2b07      	cmp	r3, #7
 800b326:	f240 80e7 	bls.w	800b4f8 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800b32a:	e05d      	b.n	800b3e8 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	695b      	ldr	r3, [r3, #20]
 800b332:	f003 0302 	and.w	r3, r3, #2
 800b336:	2b02      	cmp	r3, #2
 800b338:	d132      	bne.n	800b3a0 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b340:	b29b      	uxth	r3, r3
 800b342:	2b01      	cmp	r3, #1
 800b344:	d918      	bls.n	800b378 <HAL_SPI_Transmit+0x200>
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d014      	beq.n	800b378 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	6812      	ldr	r2, [r2, #0]
 800b358:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b35e:	1d1a      	adds	r2, r3, #4
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b36a:	b29b      	uxth	r3, r3
 800b36c:	3b02      	subs	r3, #2
 800b36e:	b29a      	uxth	r2, r3
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800b376:	e037      	b.n	800b3e8 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b37c:	881a      	ldrh	r2, [r3, #0]
 800b37e:	69fb      	ldr	r3, [r7, #28]
 800b380:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b386:	1c9a      	adds	r2, r3, #2
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b392:	b29b      	uxth	r3, r3
 800b394:	3b01      	subs	r3, #1
 800b396:	b29a      	uxth	r2, r3
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800b39e:	e023      	b.n	800b3e8 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b3a0:	f7f7 fe16 	bl	8002fd0 <HAL_GetTick>
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	1ad3      	subs	r3, r2, r3
 800b3aa:	683a      	ldr	r2, [r7, #0]
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	d803      	bhi.n	800b3b8 <HAL_SPI_Transmit+0x240>
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3b6:	d102      	bne.n	800b3be <HAL_SPI_Transmit+0x246>
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d114      	bne.n	800b3e8 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800b3be:	68f8      	ldr	r0, [r7, #12]
 800b3c0:	f000 fd40 	bl	800be44 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b3d2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2201      	movs	r2, #1
 800b3e0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800b3e4:	2303      	movs	r3, #3
 800b3e6:	e0b4      	b.n	800b552 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b3ee:	b29b      	uxth	r3, r3
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d19b      	bne.n	800b32c <HAL_SPI_Transmit+0x1b4>
 800b3f4:	e087      	b.n	800b506 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	695b      	ldr	r3, [r3, #20]
 800b3fc:	f003 0302 	and.w	r3, r3, #2
 800b400:	2b02      	cmp	r3, #2
 800b402:	d155      	bne.n	800b4b0 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b40a:	b29b      	uxth	r3, r3
 800b40c:	2b03      	cmp	r3, #3
 800b40e:	d918      	bls.n	800b442 <HAL_SPI_Transmit+0x2ca>
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b414:	2b40      	cmp	r3, #64	; 0x40
 800b416:	d914      	bls.n	800b442 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	6812      	ldr	r2, [r2, #0]
 800b422:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b428:	1d1a      	adds	r2, r3, #4
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b434:	b29b      	uxth	r3, r3
 800b436:	3b04      	subs	r3, #4
 800b438:	b29a      	uxth	r2, r3
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800b440:	e05a      	b.n	800b4f8 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b448:	b29b      	uxth	r3, r3
 800b44a:	2b01      	cmp	r3, #1
 800b44c:	d917      	bls.n	800b47e <HAL_SPI_Transmit+0x306>
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b452:	2b00      	cmp	r3, #0
 800b454:	d013      	beq.n	800b47e <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b45a:	881a      	ldrh	r2, [r3, #0]
 800b45c:	69fb      	ldr	r3, [r7, #28]
 800b45e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b464:	1c9a      	adds	r2, r3, #2
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b470:	b29b      	uxth	r3, r3
 800b472:	3b02      	subs	r3, #2
 800b474:	b29a      	uxth	r2, r3
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800b47c:	e03c      	b.n	800b4f8 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	3320      	adds	r3, #32
 800b488:	7812      	ldrb	r2, [r2, #0]
 800b48a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b490:	1c5a      	adds	r2, r3, #1
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	3b01      	subs	r3, #1
 800b4a0:	b29a      	uxth	r2, r3
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800b4a8:	e026      	b.n	800b4f8 <HAL_SPI_Transmit+0x380>
 800b4aa:	bf00      	nop
 800b4ac:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b4b0:	f7f7 fd8e 	bl	8002fd0 <HAL_GetTick>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	697b      	ldr	r3, [r7, #20]
 800b4b8:	1ad3      	subs	r3, r2, r3
 800b4ba:	683a      	ldr	r2, [r7, #0]
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	d803      	bhi.n	800b4c8 <HAL_SPI_Transmit+0x350>
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4c6:	d102      	bne.n	800b4ce <HAL_SPI_Transmit+0x356>
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d114      	bne.n	800b4f8 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800b4ce:	68f8      	ldr	r0, [r7, #12]
 800b4d0:	f000 fcb8 	bl	800be44 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b4e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800b4f4:	2303      	movs	r3, #3
 800b4f6:	e02c      	b.n	800b552 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b4fe:	b29b      	uxth	r3, r3
 800b500:	2b00      	cmp	r3, #0
 800b502:	f47f af78 	bne.w	800b3f6 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	9300      	str	r3, [sp, #0]
 800b50a:	697b      	ldr	r3, [r7, #20]
 800b50c:	2200      	movs	r2, #0
 800b50e:	2108      	movs	r1, #8
 800b510:	68f8      	ldr	r0, [r7, #12]
 800b512:	f000 fd37 	bl	800bf84 <SPI_WaitOnFlagUntilTimeout>
 800b516:	4603      	mov	r3, r0
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d007      	beq.n	800b52c <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b522:	f043 0220 	orr.w	r2, r3, #32
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800b52c:	68f8      	ldr	r0, [r7, #12]
 800b52e:	f000 fc89 	bl	800be44 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	2200      	movs	r2, #0
 800b536:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	2201      	movs	r2, #1
 800b53e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d001      	beq.n	800b550 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800b54c:	2301      	movs	r3, #1
 800b54e:	e000      	b.n	800b552 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800b550:	7efb      	ldrb	r3, [r7, #27]
}
 800b552:	4618      	mov	r0, r3
 800b554:	3720      	adds	r7, #32
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
 800b55a:	bf00      	nop

0800b55c <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b086      	sub	sp, #24
 800b560:	af00      	add	r7, sp, #0
 800b562:	60f8      	str	r0, [r7, #12]
 800b564:	60b9      	str	r1, [r7, #8]
 800b566:	607a      	str	r2, [r7, #4]
 800b568:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b56a:	2300      	movs	r3, #0
 800b56c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b574:	2b01      	cmp	r3, #1
 800b576:	d101      	bne.n	800b57c <HAL_SPI_TransmitReceive_DMA+0x20>
 800b578:	2302      	movs	r3, #2
 800b57a:	e1b4      	b.n	800b8e6 <HAL_SPI_TransmitReceive_DMA+0x38a>
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2201      	movs	r2, #1
 800b580:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init temporary variables */
  tmp_state   = hspi->State;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b58a:	75bb      	strb	r3, [r7, #22]
  tmp_mode    = hspi->Init.Mode;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b592:	7dbb      	ldrb	r3, [r7, #22]
 800b594:	2b01      	cmp	r3, #1
 800b596:	d012      	beq.n	800b5be <HAL_SPI_TransmitReceive_DMA+0x62>
 800b598:	693b      	ldr	r3, [r7, #16]
 800b59a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b59e:	d106      	bne.n	800b5ae <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d102      	bne.n	800b5ae <HAL_SPI_TransmitReceive_DMA+0x52>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800b5a8:	7dbb      	ldrb	r3, [r7, #22]
 800b5aa:	2b04      	cmp	r3, #4
 800b5ac:	d007      	beq.n	800b5be <HAL_SPI_TransmitReceive_DMA+0x62>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 800b5ae:	2302      	movs	r3, #2
 800b5b0:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800b5ba:	7dfb      	ldrb	r3, [r7, #23]
 800b5bc:	e193      	b.n	800b8e6 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d005      	beq.n	800b5d0 <HAL_SPI_TransmitReceive_DMA+0x74>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d002      	beq.n	800b5d0 <HAL_SPI_TransmitReceive_DMA+0x74>
 800b5ca:	887b      	ldrh	r3, [r7, #2]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d107      	bne.n	800b5e0 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    errorcode = HAL_ERROR;
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800b5dc:	7dfb      	ldrb	r3, [r7, #23]
 800b5de:	e182      	b.n	800b8e6 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b5e6:	b2db      	uxtb	r3, r3
 800b5e8:	2b04      	cmp	r3, #4
 800b5ea:	d003      	beq.n	800b5f4 <HAL_SPI_TransmitReceive_DMA+0x98>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	2205      	movs	r2, #5
 800b5f0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	68ba      	ldr	r2, [r7, #8]
 800b600:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	887a      	ldrh	r2, [r7, #2]
 800b606:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	887a      	ldrh	r2, [r7, #2]
 800b60e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	687a      	ldr	r2, [r7, #4]
 800b616:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	887a      	ldrh	r2, [r7, #2]
 800b61c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	887a      	ldrh	r2, [r7, #2]
 800b624:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	2200      	movs	r2, #0
 800b62c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	2200      	movs	r2, #0
 800b632:	675a      	str	r2, [r3, #116]	; 0x74

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	689a      	ldr	r2, [r3, #8]
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800b642:	609a      	str	r2, [r3, #8]

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	68db      	ldr	r3, [r3, #12]
 800b648:	2b0f      	cmp	r3, #15
 800b64a:	d905      	bls.n	800b658 <HAL_SPI_TransmitReceive_DMA+0xfc>
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b650:	699b      	ldr	r3, [r3, #24]
 800b652:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b656:	d10f      	bne.n	800b678 <HAL_SPI_TransmitReceive_DMA+0x11c>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800b65c:	2b07      	cmp	r3, #7
 800b65e:	d913      	bls.n	800b688 <HAL_SPI_TransmitReceive_DMA+0x12c>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b664:	699b      	ldr	r3, [r3, #24]
 800b666:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b66a:	d00d      	beq.n	800b688 <HAL_SPI_TransmitReceive_DMA+0x12c>
                                                     (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b670:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800b672:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b676:	d007      	beq.n	800b688 <HAL_SPI_TransmitReceive_DMA+0x12c>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 800b678:	2301      	movs	r3, #1
 800b67a:	75fb      	strb	r3, [r7, #23]
    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	2200      	movs	r2, #0
 800b680:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800b684:	7dfb      	ldrb	r3, [r7, #23]
 800b686:	e12e      	b.n	800b8e6 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	68db      	ldr	r3, [r3, #12]
 800b68c:	2b07      	cmp	r3, #7
 800b68e:	d840      	bhi.n	800b712 <HAL_SPI_TransmitReceive_DMA+0x1b6>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b694:	699b      	ldr	r3, [r3, #24]
 800b696:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b69a:	d109      	bne.n	800b6b0 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b6a2:	b29b      	uxth	r3, r3
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	105b      	asrs	r3, r3, #1
 800b6a8:	b29a      	uxth	r2, r3
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b6b4:	699b      	ldr	r3, [r3, #24]
 800b6b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b6ba:	d109      	bne.n	800b6d0 <HAL_SPI_TransmitReceive_DMA+0x174>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b6c2:	b29b      	uxth	r3, r3
 800b6c4:	3303      	adds	r3, #3
 800b6c6:	109b      	asrs	r3, r3, #2
 800b6c8:	b29a      	uxth	r2, r3
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b6d4:	699b      	ldr	r3, [r3, #24]
 800b6d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b6da:	d109      	bne.n	800b6f0 <HAL_SPI_TransmitReceive_DMA+0x194>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b6e2:	b29b      	uxth	r3, r3
 800b6e4:	3301      	adds	r3, #1
 800b6e6:	105b      	asrs	r3, r3, #1
 800b6e8:	b29a      	uxth	r2, r3
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b6f4:	699b      	ldr	r3, [r3, #24]
 800b6f6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b6fa:	d12e      	bne.n	800b75a <HAL_SPI_TransmitReceive_DMA+0x1fe>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b702:	b29b      	uxth	r3, r3
 800b704:	3303      	adds	r3, #3
 800b706:	109b      	asrs	r3, r3, #2
 800b708:	b29a      	uxth	r2, r3
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800b710:	e023      	b.n	800b75a <HAL_SPI_TransmitReceive_DMA+0x1fe>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	68db      	ldr	r3, [r3, #12]
 800b716:	2b0f      	cmp	r3, #15
 800b718:	d81f      	bhi.n	800b75a <HAL_SPI_TransmitReceive_DMA+0x1fe>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b71e:	699b      	ldr	r3, [r3, #24]
 800b720:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b724:	d109      	bne.n	800b73a <HAL_SPI_TransmitReceive_DMA+0x1de>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b72c:	b29b      	uxth	r3, r3
 800b72e:	3301      	adds	r3, #1
 800b730:	105b      	asrs	r3, r3, #1
 800b732:	b29a      	uxth	r2, r3
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b73e:	699b      	ldr	r3, [r3, #24]
 800b740:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b744:	d109      	bne.n	800b75a <HAL_SPI_TransmitReceive_DMA+0x1fe>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b74c:	b29b      	uxth	r3, r3
 800b74e:	3301      	adds	r3, #1
 800b750:	105b      	asrs	r3, r3, #1
 800b752:	b29a      	uxth	r2, r3
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  {
    /* Adjustment done */
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b760:	b2db      	uxtb	r3, r3
 800b762:	2b04      	cmp	r3, #4
 800b764:	d108      	bne.n	800b778 <HAL_SPI_TransmitReceive_DMA+0x21c>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b76a:	4a61      	ldr	r2, [pc, #388]	; (800b8f0 <HAL_SPI_TransmitReceive_DMA+0x394>)
 800b76c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b772:	4a60      	ldr	r2, [pc, #384]	; (800b8f4 <HAL_SPI_TransmitReceive_DMA+0x398>)
 800b774:	63da      	str	r2, [r3, #60]	; 0x3c
 800b776:	e007      	b.n	800b788 <HAL_SPI_TransmitReceive_DMA+0x22c>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b77c:	4a5e      	ldr	r2, [pc, #376]	; (800b8f8 <HAL_SPI_TransmitReceive_DMA+0x39c>)
 800b77e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b784:	4a5d      	ldr	r2, [pc, #372]	; (800b8fc <HAL_SPI_TransmitReceive_DMA+0x3a0>)
 800b786:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b78c:	4a5c      	ldr	r2, [pc, #368]	; (800b900 <HAL_SPI_TransmitReceive_DMA+0x3a4>)
 800b78e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b794:	2200      	movs	r2, #0
 800b796:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	3330      	adds	r3, #48	; 0x30
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7a8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800b7b0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800b7b2:	f7f8 f90f 	bl	80039d4 <HAL_DMA_Start_IT>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d013      	beq.n	800b7e4 <HAL_SPI_TransmitReceive_DMA+0x288>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b7c2:	f043 0210 	orr.w	r2, r3, #16
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    hspi->State = HAL_SPI_STATE_READY;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	2201      	movs	r2, #1
 800b7d8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    errorcode = HAL_ERROR;
 800b7dc:	2301      	movs	r3, #1
 800b7de:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800b7e0:	7dfb      	ldrb	r3, [r7, #23]
 800b7e2:	e080      	b.n	800b8e6 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	689a      	ldr	r2, [r3, #8]
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b7f2:	609a      	str	r2, [r3, #8]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b800:	2200      	movs	r2, #0
 800b802:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b808:	2200      	movs	r2, #0
 800b80a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b810:	2200      	movs	r2, #0
 800b812:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b81c:	4619      	mov	r1, r3
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	3320      	adds	r3, #32
 800b824:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800b82c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800b82e:	f7f8 f8d1 	bl	80039d4 <HAL_DMA_Start_IT>
 800b832:	4603      	mov	r3, r0
 800b834:	2b00      	cmp	r3, #0
 800b836:	d013      	beq.n	800b860 <HAL_SPI_TransmitReceive_DMA+0x304>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b83e:	f043 0210 	orr.w	r2, r3, #16
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	2200      	movs	r2, #0
 800b84c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    hspi->State = HAL_SPI_STATE_READY;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	2201      	movs	r2, #1
 800b854:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    errorcode = HAL_ERROR;
 800b858:	2301      	movs	r3, #1
 800b85a:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800b85c:	7dfb      	ldrb	r3, [r7, #23]
 800b85e:	e042      	b.n	800b8e6 <HAL_SPI_TransmitReceive_DMA+0x38a>
  }

  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b864:	69db      	ldr	r3, [r3, #28]
 800b866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b86a:	d108      	bne.n	800b87e <HAL_SPI_TransmitReceive_DMA+0x322>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	6859      	ldr	r1, [r3, #4]
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	681a      	ldr	r2, [r3, #0]
 800b876:	4b23      	ldr	r3, [pc, #140]	; (800b904 <HAL_SPI_TransmitReceive_DMA+0x3a8>)
 800b878:	400b      	ands	r3, r1
 800b87a:	6053      	str	r3, [r2, #4]
 800b87c:	e009      	b.n	800b892 <HAL_SPI_TransmitReceive_DMA+0x336>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	685a      	ldr	r2, [r3, #4]
 800b884:	4b1f      	ldr	r3, [pc, #124]	; (800b904 <HAL_SPI_TransmitReceive_DMA+0x3a8>)
 800b886:	4013      	ands	r3, r2
 800b888:	8879      	ldrh	r1, [r7, #2]
 800b88a:	68fa      	ldr	r2, [r7, #12]
 800b88c:	6812      	ldr	r2, [r2, #0]
 800b88e:	430b      	orrs	r3, r1
 800b890:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	689a      	ldr	r2, [r3, #8]
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b8a0:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	691a      	ldr	r2, [r3, #16]
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f442 7258 	orr.w	r2, r2, #864	; 0x360
 800b8b0:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f042 0201 	orr.w	r2, r2, #1
 800b8c0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	685b      	ldr	r3, [r3, #4]
 800b8c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b8ca:	d107      	bne.n	800b8dc <HAL_SPI_TransmitReceive_DMA+0x380>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	681a      	ldr	r2, [r3, #0]
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b8da:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 800b8e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3718      	adds	r7, #24
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}
 800b8ee:	bf00      	nop
 800b8f0:	0800bd91 	.word	0x0800bd91
 800b8f4:	0800bd05 	.word	0x0800bd05
 800b8f8:	0800bdad 	.word	0x0800bdad
 800b8fc:	0800bd4b 	.word	0x0800bd4b
 800b900:	0800bdc9 	.word	0x0800bdc9
 800b904:	ffff0000 	.word	0xffff0000

0800b908 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b08a      	sub	sp, #40	; 0x28
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	691b      	ldr	r3, [r3, #16]
 800b916:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	695b      	ldr	r3, [r3, #20]
 800b91e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800b920:	6a3a      	ldr	r2, [r7, #32]
 800b922:	69fb      	ldr	r3, [r7, #28]
 800b924:	4013      	ands	r3, r2
 800b926:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	689b      	ldr	r3, [r3, #8]
 800b92e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800b930:	2300      	movs	r3, #0
 800b932:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b93a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	3330      	adds	r3, #48	; 0x30
 800b942:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800b944:	69bb      	ldr	r3, [r7, #24]
 800b946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d113      	bne.n	800b976 <HAL_SPI_IRQHandler+0x6e>
 800b94e:	69bb      	ldr	r3, [r7, #24]
 800b950:	f003 0320 	and.w	r3, r3, #32
 800b954:	2b00      	cmp	r3, #0
 800b956:	d10e      	bne.n	800b976 <HAL_SPI_IRQHandler+0x6e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800b958:	69bb      	ldr	r3, [r7, #24]
 800b95a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d009      	beq.n	800b976 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	4798      	blx	r3
    hspi->RxISR(hspi);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	4798      	blx	r3
    handled = 1UL;
 800b972:	2301      	movs	r3, #1
 800b974:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800b976:	69bb      	ldr	r3, [r7, #24]
 800b978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d10f      	bne.n	800b9a0 <HAL_SPI_IRQHandler+0x98>
 800b980:	69bb      	ldr	r3, [r7, #24]
 800b982:	f003 0301 	and.w	r3, r3, #1
 800b986:	2b00      	cmp	r3, #0
 800b988:	d00a      	beq.n	800b9a0 <HAL_SPI_IRQHandler+0x98>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800b98a:	69bb      	ldr	r3, [r7, #24]
 800b98c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800b990:	2b00      	cmp	r3, #0
 800b992:	d105      	bne.n	800b9a0 <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	4798      	blx	r3
    handled = 1UL;
 800b99c:	2301      	movs	r3, #1
 800b99e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800b9a0:	69bb      	ldr	r3, [r7, #24]
 800b9a2:	f003 0320 	and.w	r3, r3, #32
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d10f      	bne.n	800b9ca <HAL_SPI_IRQHandler+0xc2>
 800b9aa:	69bb      	ldr	r3, [r7, #24]
 800b9ac:	f003 0302 	and.w	r3, r3, #2
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d00a      	beq.n	800b9ca <HAL_SPI_IRQHandler+0xc2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800b9b4:	69bb      	ldr	r3, [r7, #24]
 800b9b6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d105      	bne.n	800b9ca <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	4798      	blx	r3
    handled = 1UL;
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800b9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	f040 815a 	bne.w	800bc86 <HAL_SPI_IRQHandler+0x37e>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800b9d2:	69bb      	ldr	r3, [r7, #24]
 800b9d4:	f003 0308 	and.w	r3, r3, #8
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	f000 808b 	beq.w	800baf4 <HAL_SPI_IRQHandler+0x1ec>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	699a      	ldr	r2, [r3, #24]
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f042 0208 	orr.w	r2, r2, #8
 800b9ec:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	699a      	ldr	r2, [r3, #24]
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f042 0210 	orr.w	r2, r2, #16
 800b9fc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	699a      	ldr	r2, [r3, #24]
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ba0c:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	691a      	ldr	r2, [r3, #16]
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	f022 0208 	bic.w	r2, r2, #8
 800ba1c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d13d      	bne.n	800baa8 <HAL_SPI_IRQHandler+0x1a0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800ba2c:	e036      	b.n	800ba9c <HAL_SPI_IRQHandler+0x194>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	68db      	ldr	r3, [r3, #12]
 800ba32:	2b0f      	cmp	r3, #15
 800ba34:	d90b      	bls.n	800ba4e <HAL_SPI_IRQHandler+0x146>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681a      	ldr	r2, [r3, #0]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba3e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ba40:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba46:	1d1a      	adds	r2, r3, #4
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	665a      	str	r2, [r3, #100]	; 0x64
 800ba4c:	e01d      	b.n	800ba8a <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	68db      	ldr	r3, [r3, #12]
 800ba52:	2b07      	cmp	r3, #7
 800ba54:	d90b      	bls.n	800ba6e <HAL_SPI_IRQHandler+0x166>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba5a:	68fa      	ldr	r2, [r7, #12]
 800ba5c:	8812      	ldrh	r2, [r2, #0]
 800ba5e:	b292      	uxth	r2, r2
 800ba60:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba66:	1c9a      	adds	r2, r3, #2
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	665a      	str	r2, [r3, #100]	; 0x64
 800ba6c:	e00d      	b.n	800ba8a <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba7a:	7812      	ldrb	r2, [r2, #0]
 800ba7c:	b2d2      	uxtb	r2, r2
 800ba7e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba84:	1c5a      	adds	r2, r3, #1
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	665a      	str	r2, [r3, #100]	; 0x64
        }

        hspi->RxXferCount--;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	3b01      	subs	r3, #1
 800ba94:	b29a      	uxth	r2, r3
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800baa2:	b29b      	uxth	r3, r3
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d1c2      	bne.n	800ba2e <HAL_SPI_IRQHandler+0x126>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f000 f9cb 	bl	800be44 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	2201      	movs	r2, #1
 800bab2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800babc:	2b00      	cmp	r3, #0
 800babe:	d003      	beq.n	800bac8 <HAL_SPI_IRQHandler+0x1c0>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800bac0:	6878      	ldr	r0, [r7, #4]
 800bac2:	f000 f915 	bl	800bcf0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bac6:	e0e3      	b.n	800bc90 <HAL_SPI_IRQHandler+0x388>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800bac8:	7cfb      	ldrb	r3, [r7, #19]
 800baca:	2b05      	cmp	r3, #5
 800bacc:	d103      	bne.n	800bad6 <HAL_SPI_IRQHandler+0x1ce>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800bace:	6878      	ldr	r0, [r7, #4]
 800bad0:	f7f5 fe46 	bl	8001760 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800bad4:	e0d9      	b.n	800bc8a <HAL_SPI_IRQHandler+0x382>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800bad6:	7cfb      	ldrb	r3, [r7, #19]
 800bad8:	2b04      	cmp	r3, #4
 800bada:	d103      	bne.n	800bae4 <HAL_SPI_IRQHandler+0x1dc>
      HAL_SPI_RxCpltCallback(hspi);
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	f000 f8e9 	bl	800bcb4 <HAL_SPI_RxCpltCallback>
    return;
 800bae2:	e0d2      	b.n	800bc8a <HAL_SPI_IRQHandler+0x382>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800bae4:	7cfb      	ldrb	r3, [r7, #19]
 800bae6:	2b03      	cmp	r3, #3
 800bae8:	f040 80cf 	bne.w	800bc8a <HAL_SPI_IRQHandler+0x382>
      HAL_SPI_TxCpltCallback(hspi);
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f000 f8d7 	bl	800bca0 <HAL_SPI_TxCpltCallback>
    return;
 800baf2:	e0ca      	b.n	800bc8a <HAL_SPI_IRQHandler+0x382>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800baf4:	69fb      	ldr	r3, [r7, #28]
 800baf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d00d      	beq.n	800bb1a <HAL_SPI_IRQHandler+0x212>
 800bafe:	6a3b      	ldr	r3, [r7, #32]
 800bb00:	f003 0308 	and.w	r3, r3, #8
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d008      	beq.n	800bb1a <HAL_SPI_IRQHandler+0x212>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	699a      	ldr	r2, [r3, #24]
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bb16:	619a      	str	r2, [r3, #24]

    return;
 800bb18:	e0ba      	b.n	800bc90 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800bb1a:	69bb      	ldr	r3, [r7, #24]
 800bb1c:	f403 7358 	and.w	r3, r3, #864	; 0x360
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	f000 80b5 	beq.w	800bc90 <HAL_SPI_IRQHandler+0x388>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800bb26:	69bb      	ldr	r3, [r7, #24]
 800bb28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d00f      	beq.n	800bb50 <HAL_SPI_IRQHandler+0x248>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb36:	f043 0204 	orr.w	r2, r3, #4
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	699a      	ldr	r2, [r3, #24]
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bb4e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800bb50:	69bb      	ldr	r3, [r7, #24]
 800bb52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d00f      	beq.n	800bb7a <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb60:	f043 0201 	orr.w	r2, r3, #1
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	699a      	ldr	r2, [r3, #24]
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bb78:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800bb7a:	69bb      	ldr	r3, [r7, #24]
 800bb7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d00f      	beq.n	800bba4 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb8a:	f043 0208 	orr.w	r2, r3, #8
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	699a      	ldr	r2, [r3, #24]
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bba2:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800bba4:	69bb      	ldr	r3, [r7, #24]
 800bba6:	f003 0320 	and.w	r3, r3, #32
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d00f      	beq.n	800bbce <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bbb4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	699a      	ldr	r2, [r3, #24]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	f042 0220 	orr.w	r2, r2, #32
 800bbcc:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d05a      	beq.n	800bc8e <HAL_SPI_IRQHandler+0x386>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	681a      	ldr	r2, [r3, #0]
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	f022 0201 	bic.w	r2, r2, #1
 800bbe6:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	6919      	ldr	r1, [r3, #16]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681a      	ldr	r2, [r3, #0]
 800bbf2:	4b29      	ldr	r3, [pc, #164]	; (800bc98 <HAL_SPI_IRQHandler+0x390>)
 800bbf4:	400b      	ands	r3, r1
 800bbf6:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800bbf8:	697b      	ldr	r3, [r7, #20]
 800bbfa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800bbfe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800bc02:	d138      	bne.n	800bc76 <HAL_SPI_IRQHandler+0x36e>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	689a      	ldr	r2, [r3, #8]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800bc12:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d013      	beq.n	800bc44 <HAL_SPI_IRQHandler+0x33c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc20:	4a1e      	ldr	r2, [pc, #120]	; (800bc9c <HAL_SPI_IRQHandler+0x394>)
 800bc22:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc28:	4618      	mov	r0, r3
 800bc2a:	f7f8 fc5b 	bl	80044e4 <HAL_DMA_Abort_IT>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d007      	beq.n	800bc44 <HAL_SPI_IRQHandler+0x33c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bc3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d020      	beq.n	800bc8e <HAL_SPI_IRQHandler+0x386>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc50:	4a12      	ldr	r2, [pc, #72]	; (800bc9c <HAL_SPI_IRQHandler+0x394>)
 800bc52:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc58:	4618      	mov	r0, r3
 800bc5a:	f7f8 fc43 	bl	80044e4 <HAL_DMA_Abort_IT>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d014      	beq.n	800bc8e <HAL_SPI_IRQHandler+0x386>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bc6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800bc74:	e00b      	b.n	800bc8e <HAL_SPI_IRQHandler+0x386>
        hspi->State = HAL_SPI_STATE_READY;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	2201      	movs	r2, #1
 800bc7a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 800bc7e:	6878      	ldr	r0, [r7, #4]
 800bc80:	f000 f836 	bl	800bcf0 <HAL_SPI_ErrorCallback>
    return;
 800bc84:	e003      	b.n	800bc8e <HAL_SPI_IRQHandler+0x386>
    return;
 800bc86:	bf00      	nop
 800bc88:	e002      	b.n	800bc90 <HAL_SPI_IRQHandler+0x388>
    return;
 800bc8a:	bf00      	nop
 800bc8c:	e000      	b.n	800bc90 <HAL_SPI_IRQHandler+0x388>
    return;
 800bc8e:	bf00      	nop
  }
}
 800bc90:	3728      	adds	r7, #40	; 0x28
 800bc92:	46bd      	mov	sp, r7
 800bc94:	bd80      	pop	{r7, pc}
 800bc96:	bf00      	nop
 800bc98:	fffffc94 	.word	0xfffffc94
 800bc9c:	0800be0f 	.word	0x0800be0f

0800bca0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bca0:	b480      	push	{r7}
 800bca2:	b083      	sub	sp, #12
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800bca8:	bf00      	nop
 800bcaa:	370c      	adds	r7, #12
 800bcac:	46bd      	mov	sp, r7
 800bcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb2:	4770      	bx	lr

0800bcb4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bcb4:	b480      	push	{r7}
 800bcb6:	b083      	sub	sp, #12
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800bcbc:	bf00      	nop
 800bcbe:	370c      	adds	r7, #12
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc6:	4770      	bx	lr

0800bcc8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bcc8:	b480      	push	{r7}
 800bcca:	b083      	sub	sp, #12
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800bcd0:	bf00      	nop
 800bcd2:	370c      	adds	r7, #12
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr

0800bcdc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bcdc:	b480      	push	{r7}
 800bcde:	b083      	sub	sp, #12
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800bce4:	bf00      	nop
 800bce6:	370c      	adds	r7, #12
 800bce8:	46bd      	mov	sp, r7
 800bcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcee:	4770      	bx	lr

0800bcf0 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800bcf0:	b480      	push	{r7}
 800bcf2:	b083      	sub	sp, #12
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800bcf8:	bf00      	nop
 800bcfa:	370c      	adds	r7, #12
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd02:	4770      	bx	lr

0800bd04 <SPI_DMAReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b084      	sub	sp, #16
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd10:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800bd18:	b2db      	uxtb	r3, r3
 800bd1a:	2b07      	cmp	r3, #7
 800bd1c:	d011      	beq.n	800bd42 <SPI_DMAReceiveCplt+0x3e>
  {
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd22:	69db      	ldr	r3, [r3, #28]
 800bd24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd28:	d103      	bne.n	800bd32 <SPI_DMAReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800bd2a:	68f8      	ldr	r0, [r7, #12]
 800bd2c:	f7ff ffc2 	bl	800bcb4 <HAL_SPI_RxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800bd30:	e007      	b.n	800bd42 <SPI_DMAReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	691a      	ldr	r2, [r3, #16]
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	f042 0208 	orr.w	r2, r2, #8
 800bd40:	611a      	str	r2, [r3, #16]
}
 800bd42:	bf00      	nop
 800bd44:	3710      	adds	r7, #16
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}

0800bd4a <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bd4a:	b580      	push	{r7, lr}
 800bd4c:	b084      	sub	sp, #16
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd56:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800bd5e:	b2db      	uxtb	r3, r3
 800bd60:	2b07      	cmp	r3, #7
 800bd62:	d011      	beq.n	800bd88 <SPI_DMATransmitReceiveCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bd68:	69db      	ldr	r3, [r3, #28]
 800bd6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd6e:	d103      	bne.n	800bd78 <SPI_DMATransmitReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxRxCpltCallback(hspi);
#else
      HAL_SPI_TxRxCpltCallback(hspi);
 800bd70:	68f8      	ldr	r0, [r7, #12]
 800bd72:	f7f5 fcf5 	bl	8001760 <HAL_SPI_TxRxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800bd76:	e007      	b.n	800bd88 <SPI_DMATransmitReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	691a      	ldr	r2, [r3, #16]
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f042 0208 	orr.w	r2, r2, #8
 800bd86:	611a      	str	r2, [r3, #16]
}
 800bd88:	bf00      	nop
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b084      	sub	sp, #16
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd9c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800bd9e:	68f8      	ldr	r0, [r7, #12]
 800bda0:	f7ff ff92 	bl	800bcc8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bda4:	bf00      	nop
 800bda6:	3710      	adds	r7, #16
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	bd80      	pop	{r7, pc}

0800bdac <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b084      	sub	sp, #16
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdb8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800bdba:	68f8      	ldr	r0, [r7, #12]
 800bdbc:	f7ff ff8e 	bl	800bcdc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bdc0:	bf00      	nop
 800bdc2:	3710      	adds	r7, #16
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b084      	sub	sp, #16
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdd4:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800bdd6:	6878      	ldr	r0, [r7, #4]
 800bdd8:	f7f9 fd2c 	bl	8005834 <HAL_DMA_GetError>
 800bddc:	4603      	mov	r3, r0
 800bdde:	2b02      	cmp	r3, #2
 800bde0:	d011      	beq.n	800be06 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800bde2:	68f8      	ldr	r0, [r7, #12]
 800bde4:	f000 f82e 	bl	800be44 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bdee:	f043 0210 	orr.w	r2, r3, #16
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800be00:	68f8      	ldr	r0, [r7, #12]
 800be02:	f7ff ff75 	bl	800bcf0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800be06:	bf00      	nop
 800be08:	3710      	adds	r7, #16
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}

0800be0e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800be0e:	b580      	push	{r7, lr}
 800be10:	b084      	sub	sp, #16
 800be12:	af00      	add	r7, sp, #0
 800be14:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be1a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	2200      	movs	r2, #0
 800be20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	2200      	movs	r2, #0
 800be28:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	2201      	movs	r2, #1
 800be30:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800be34:	68f8      	ldr	r0, [r7, #12]
 800be36:	f7ff ff5b 	bl	800bcf0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800be3a:	bf00      	nop
 800be3c:	3710      	adds	r7, #16
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
	...

0800be44 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800be44:	b480      	push	{r7}
 800be46:	b085      	sub	sp, #20
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	695b      	ldr	r3, [r3, #20]
 800be52:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	699a      	ldr	r2, [r3, #24]
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	f042 0208 	orr.w	r2, r2, #8
 800be62:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	699a      	ldr	r2, [r3, #24]
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	f042 0210 	orr.w	r2, r2, #16
 800be72:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	681a      	ldr	r2, [r3, #0]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f022 0201 	bic.w	r2, r2, #1
 800be82:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	6919      	ldr	r1, [r3, #16]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681a      	ldr	r2, [r3, #0]
 800be8e:	4b3c      	ldr	r3, [pc, #240]	; (800bf80 <SPI_CloseTransfer+0x13c>)
 800be90:	400b      	ands	r3, r1
 800be92:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	689a      	ldr	r2, [r3, #8]
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800bea2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800beaa:	b2db      	uxtb	r3, r3
 800beac:	2b04      	cmp	r3, #4
 800beae:	d014      	beq.n	800beda <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	f003 0320 	and.w	r3, r3, #32
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d00f      	beq.n	800beda <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bec0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	699a      	ldr	r2, [r3, #24]
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f042 0220 	orr.w	r2, r2, #32
 800bed8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800bee0:	b2db      	uxtb	r3, r3
 800bee2:	2b03      	cmp	r3, #3
 800bee4:	d014      	beq.n	800bf10 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800beec:	2b00      	cmp	r3, #0
 800beee:	d00f      	beq.n	800bf10 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bef6:	f043 0204 	orr.w	r2, r3, #4
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	699a      	ldr	r2, [r3, #24]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bf0e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d00f      	beq.n	800bf3a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bf20:	f043 0201 	orr.w	r2, r3, #1
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	699a      	ldr	r2, [r3, #24]
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bf38:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d00f      	beq.n	800bf64 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bf4a:	f043 0208 	orr.w	r2, r3, #8
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	699a      	ldr	r2, [r3, #24]
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bf62:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	2200      	movs	r2, #0
 800bf68:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2200      	movs	r2, #0
 800bf70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800bf74:	bf00      	nop
 800bf76:	3714      	adds	r7, #20
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr
 800bf80:	fffffc90 	.word	0xfffffc90

0800bf84 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b084      	sub	sp, #16
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	60f8      	str	r0, [r7, #12]
 800bf8c:	60b9      	str	r1, [r7, #8]
 800bf8e:	603b      	str	r3, [r7, #0]
 800bf90:	4613      	mov	r3, r2
 800bf92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800bf94:	e010      	b.n	800bfb8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf96:	f7f7 f81b 	bl	8002fd0 <HAL_GetTick>
 800bf9a:	4602      	mov	r2, r0
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	1ad3      	subs	r3, r2, r3
 800bfa0:	69ba      	ldr	r2, [r7, #24]
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	d803      	bhi.n	800bfae <SPI_WaitOnFlagUntilTimeout+0x2a>
 800bfa6:	69bb      	ldr	r3, [r7, #24]
 800bfa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfac:	d102      	bne.n	800bfb4 <SPI_WaitOnFlagUntilTimeout+0x30>
 800bfae:	69bb      	ldr	r3, [r7, #24]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d101      	bne.n	800bfb8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800bfb4:	2303      	movs	r3, #3
 800bfb6:	e00f      	b.n	800bfd8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	695a      	ldr	r2, [r3, #20]
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	4013      	ands	r3, r2
 800bfc2:	68ba      	ldr	r2, [r7, #8]
 800bfc4:	429a      	cmp	r2, r3
 800bfc6:	bf0c      	ite	eq
 800bfc8:	2301      	moveq	r3, #1
 800bfca:	2300      	movne	r3, #0
 800bfcc:	b2db      	uxtb	r3, r3
 800bfce:	461a      	mov	r2, r3
 800bfd0:	79fb      	ldrb	r3, [r7, #7]
 800bfd2:	429a      	cmp	r2, r3
 800bfd4:	d0df      	beq.n	800bf96 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800bfd6:	2300      	movs	r3, #0
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3710      	adds	r7, #16
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}

0800bfe0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b085      	sub	sp, #20
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bfec:	095b      	lsrs	r3, r3, #5
 800bfee:	3301      	adds	r3, #1
 800bff0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	68db      	ldr	r3, [r3, #12]
 800bff6:	3301      	adds	r3, #1
 800bff8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800bffa:	68bb      	ldr	r3, [r7, #8]
 800bffc:	3307      	adds	r3, #7
 800bffe:	08db      	lsrs	r3, r3, #3
 800c000:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	68fa      	ldr	r2, [r7, #12]
 800c006:	fb02 f303 	mul.w	r3, r2, r3
}
 800c00a:	4618      	mov	r0, r3
 800c00c:	3714      	adds	r7, #20
 800c00e:	46bd      	mov	sp, r7
 800c010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c014:	4770      	bx	lr

0800c016 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c016:	b580      	push	{r7, lr}
 800c018:	b082      	sub	sp, #8
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d101      	bne.n	800c028 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c024:	2301      	movs	r3, #1
 800c026:	e049      	b.n	800c0bc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c02e:	b2db      	uxtb	r3, r3
 800c030:	2b00      	cmp	r3, #0
 800c032:	d106      	bne.n	800c042 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	2200      	movs	r2, #0
 800c038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c03c:	6878      	ldr	r0, [r7, #4]
 800c03e:	f7f6 fbbf 	bl	80027c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	2202      	movs	r2, #2
 800c046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681a      	ldr	r2, [r3, #0]
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	3304      	adds	r3, #4
 800c052:	4619      	mov	r1, r3
 800c054:	4610      	mov	r0, r2
 800c056:	f000 fda1 	bl	800cb9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2201      	movs	r2, #1
 800c05e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2201      	movs	r2, #1
 800c066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2201      	movs	r2, #1
 800c06e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2201      	movs	r2, #1
 800c076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2201      	movs	r2, #1
 800c07e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2201      	movs	r2, #1
 800c086:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2201      	movs	r2, #1
 800c08e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2201      	movs	r2, #1
 800c096:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2201      	movs	r2, #1
 800c09e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	2201      	movs	r2, #1
 800c0b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3708      	adds	r7, #8
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b085      	sub	sp, #20
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c0d2:	b2db      	uxtb	r3, r3
 800c0d4:	2b01      	cmp	r3, #1
 800c0d6:	d001      	beq.n	800c0dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c0d8:	2301      	movs	r3, #1
 800c0da:	e054      	b.n	800c186 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	2202      	movs	r2, #2
 800c0e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	68da      	ldr	r2, [r3, #12]
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f042 0201 	orr.w	r2, r2, #1
 800c0f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	4a26      	ldr	r2, [pc, #152]	; (800c194 <HAL_TIM_Base_Start_IT+0xd0>)
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d022      	beq.n	800c144 <HAL_TIM_Base_Start_IT+0x80>
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c106:	d01d      	beq.n	800c144 <HAL_TIM_Base_Start_IT+0x80>
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	4a22      	ldr	r2, [pc, #136]	; (800c198 <HAL_TIM_Base_Start_IT+0xd4>)
 800c10e:	4293      	cmp	r3, r2
 800c110:	d018      	beq.n	800c144 <HAL_TIM_Base_Start_IT+0x80>
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	4a21      	ldr	r2, [pc, #132]	; (800c19c <HAL_TIM_Base_Start_IT+0xd8>)
 800c118:	4293      	cmp	r3, r2
 800c11a:	d013      	beq.n	800c144 <HAL_TIM_Base_Start_IT+0x80>
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4a1f      	ldr	r2, [pc, #124]	; (800c1a0 <HAL_TIM_Base_Start_IT+0xdc>)
 800c122:	4293      	cmp	r3, r2
 800c124:	d00e      	beq.n	800c144 <HAL_TIM_Base_Start_IT+0x80>
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	4a1e      	ldr	r2, [pc, #120]	; (800c1a4 <HAL_TIM_Base_Start_IT+0xe0>)
 800c12c:	4293      	cmp	r3, r2
 800c12e:	d009      	beq.n	800c144 <HAL_TIM_Base_Start_IT+0x80>
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	4a1c      	ldr	r2, [pc, #112]	; (800c1a8 <HAL_TIM_Base_Start_IT+0xe4>)
 800c136:	4293      	cmp	r3, r2
 800c138:	d004      	beq.n	800c144 <HAL_TIM_Base_Start_IT+0x80>
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	4a1b      	ldr	r2, [pc, #108]	; (800c1ac <HAL_TIM_Base_Start_IT+0xe8>)
 800c140:	4293      	cmp	r3, r2
 800c142:	d115      	bne.n	800c170 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	689a      	ldr	r2, [r3, #8]
 800c14a:	4b19      	ldr	r3, [pc, #100]	; (800c1b0 <HAL_TIM_Base_Start_IT+0xec>)
 800c14c:	4013      	ands	r3, r2
 800c14e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	2b06      	cmp	r3, #6
 800c154:	d015      	beq.n	800c182 <HAL_TIM_Base_Start_IT+0xbe>
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c15c:	d011      	beq.n	800c182 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	681a      	ldr	r2, [r3, #0]
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	f042 0201 	orr.w	r2, r2, #1
 800c16c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c16e:	e008      	b.n	800c182 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	681a      	ldr	r2, [r3, #0]
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	f042 0201 	orr.w	r2, r2, #1
 800c17e:	601a      	str	r2, [r3, #0]
 800c180:	e000      	b.n	800c184 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c182:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c184:	2300      	movs	r3, #0
}
 800c186:	4618      	mov	r0, r3
 800c188:	3714      	adds	r7, #20
 800c18a:	46bd      	mov	sp, r7
 800c18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c190:	4770      	bx	lr
 800c192:	bf00      	nop
 800c194:	40010000 	.word	0x40010000
 800c198:	40000400 	.word	0x40000400
 800c19c:	40000800 	.word	0x40000800
 800c1a0:	40000c00 	.word	0x40000c00
 800c1a4:	40010400 	.word	0x40010400
 800c1a8:	40001800 	.word	0x40001800
 800c1ac:	40014000 	.word	0x40014000
 800c1b0:	00010007 	.word	0x00010007

0800c1b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b082      	sub	sp, #8
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d101      	bne.n	800c1c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	e049      	b.n	800c25a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c1cc:	b2db      	uxtb	r3, r3
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d106      	bne.n	800c1e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c1da:	6878      	ldr	r0, [r7, #4]
 800c1dc:	f000 f841 	bl	800c262 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2202      	movs	r2, #2
 800c1e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681a      	ldr	r2, [r3, #0]
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	3304      	adds	r3, #4
 800c1f0:	4619      	mov	r1, r3
 800c1f2:	4610      	mov	r0, r2
 800c1f4:	f000 fcd2 	bl	800cb9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2201      	movs	r2, #1
 800c204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2201      	movs	r2, #1
 800c20c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2201      	movs	r2, #1
 800c214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2201      	movs	r2, #1
 800c21c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2201      	movs	r2, #1
 800c224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2201      	movs	r2, #1
 800c22c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2201      	movs	r2, #1
 800c234:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2201      	movs	r2, #1
 800c23c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	2201      	movs	r2, #1
 800c244:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2201      	movs	r2, #1
 800c24c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2201      	movs	r2, #1
 800c254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c258:	2300      	movs	r3, #0
}
 800c25a:	4618      	mov	r0, r3
 800c25c:	3708      	adds	r7, #8
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}

0800c262 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c262:	b480      	push	{r7}
 800c264:	b083      	sub	sp, #12
 800c266:	af00      	add	r7, sp, #0
 800c268:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c26a:	bf00      	nop
 800c26c:	370c      	adds	r7, #12
 800c26e:	46bd      	mov	sp, r7
 800c270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c274:	4770      	bx	lr

0800c276 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800c276:	b580      	push	{r7, lr}
 800c278:	b082      	sub	sp, #8
 800c27a:	af00      	add	r7, sp, #0
 800c27c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d101      	bne.n	800c288 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800c284:	2301      	movs	r3, #1
 800c286:	e049      	b.n	800c31c <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c28e:	b2db      	uxtb	r3, r3
 800c290:	2b00      	cmp	r3, #0
 800c292:	d106      	bne.n	800c2a2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2200      	movs	r2, #0
 800c298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f000 f841 	bl	800c324 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2202      	movs	r2, #2
 800c2a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681a      	ldr	r2, [r3, #0]
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	3304      	adds	r3, #4
 800c2b2:	4619      	mov	r1, r3
 800c2b4:	4610      	mov	r0, r2
 800c2b6:	f000 fc71 	bl	800cb9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	2201      	movs	r2, #1
 800c2be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2201      	movs	r2, #1
 800c2c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2201      	movs	r2, #1
 800c2ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2201      	movs	r2, #1
 800c2d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2201      	movs	r2, #1
 800c2de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2201      	movs	r2, #1
 800c2ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	2201      	movs	r2, #1
 800c2f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	2201      	movs	r2, #1
 800c2fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2201      	movs	r2, #1
 800c306:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	2201      	movs	r2, #1
 800c30e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2201      	movs	r2, #1
 800c316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c31a:	2300      	movs	r3, #0
}
 800c31c:	4618      	mov	r0, r3
 800c31e:	3708      	adds	r7, #8
 800c320:	46bd      	mov	sp, r7
 800c322:	bd80      	pop	{r7, pc}

0800c324 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800c324:	b480      	push	{r7}
 800c326:	b083      	sub	sp, #12
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800c32c:	bf00      	nop
 800c32e:	370c      	adds	r7, #12
 800c330:	46bd      	mov	sp, r7
 800c332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c336:	4770      	bx	lr

0800c338 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b082      	sub	sp, #8
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	691b      	ldr	r3, [r3, #16]
 800c346:	f003 0302 	and.w	r3, r3, #2
 800c34a:	2b02      	cmp	r3, #2
 800c34c:	d122      	bne.n	800c394 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	68db      	ldr	r3, [r3, #12]
 800c354:	f003 0302 	and.w	r3, r3, #2
 800c358:	2b02      	cmp	r3, #2
 800c35a:	d11b      	bne.n	800c394 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	f06f 0202 	mvn.w	r2, #2
 800c364:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2201      	movs	r2, #1
 800c36a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	699b      	ldr	r3, [r3, #24]
 800c372:	f003 0303 	and.w	r3, r3, #3
 800c376:	2b00      	cmp	r3, #0
 800c378:	d003      	beq.n	800c382 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	f000 fbf0 	bl	800cb60 <HAL_TIM_IC_CaptureCallback>
 800c380:	e005      	b.n	800c38e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f000 fbe2 	bl	800cb4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f000 fbf3 	bl	800cb74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2200      	movs	r2, #0
 800c392:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	691b      	ldr	r3, [r3, #16]
 800c39a:	f003 0304 	and.w	r3, r3, #4
 800c39e:	2b04      	cmp	r3, #4
 800c3a0:	d122      	bne.n	800c3e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	68db      	ldr	r3, [r3, #12]
 800c3a8:	f003 0304 	and.w	r3, r3, #4
 800c3ac:	2b04      	cmp	r3, #4
 800c3ae:	d11b      	bne.n	800c3e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f06f 0204 	mvn.w	r2, #4
 800c3b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2202      	movs	r2, #2
 800c3be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	699b      	ldr	r3, [r3, #24]
 800c3c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d003      	beq.n	800c3d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c3ce:	6878      	ldr	r0, [r7, #4]
 800c3d0:	f000 fbc6 	bl	800cb60 <HAL_TIM_IC_CaptureCallback>
 800c3d4:	e005      	b.n	800c3e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f000 fbb8 	bl	800cb4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c3dc:	6878      	ldr	r0, [r7, #4]
 800c3de:	f000 fbc9 	bl	800cb74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	691b      	ldr	r3, [r3, #16]
 800c3ee:	f003 0308 	and.w	r3, r3, #8
 800c3f2:	2b08      	cmp	r3, #8
 800c3f4:	d122      	bne.n	800c43c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	f003 0308 	and.w	r3, r3, #8
 800c400:	2b08      	cmp	r3, #8
 800c402:	d11b      	bne.n	800c43c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	f06f 0208 	mvn.w	r2, #8
 800c40c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2204      	movs	r2, #4
 800c412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	69db      	ldr	r3, [r3, #28]
 800c41a:	f003 0303 	and.w	r3, r3, #3
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d003      	beq.n	800c42a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c422:	6878      	ldr	r0, [r7, #4]
 800c424:	f000 fb9c 	bl	800cb60 <HAL_TIM_IC_CaptureCallback>
 800c428:	e005      	b.n	800c436 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f000 fb8e 	bl	800cb4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f000 fb9f 	bl	800cb74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2200      	movs	r2, #0
 800c43a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	691b      	ldr	r3, [r3, #16]
 800c442:	f003 0310 	and.w	r3, r3, #16
 800c446:	2b10      	cmp	r3, #16
 800c448:	d122      	bne.n	800c490 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	68db      	ldr	r3, [r3, #12]
 800c450:	f003 0310 	and.w	r3, r3, #16
 800c454:	2b10      	cmp	r3, #16
 800c456:	d11b      	bne.n	800c490 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f06f 0210 	mvn.w	r2, #16
 800c460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	2208      	movs	r2, #8
 800c466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	69db      	ldr	r3, [r3, #28]
 800c46e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c472:	2b00      	cmp	r3, #0
 800c474:	d003      	beq.n	800c47e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c476:	6878      	ldr	r0, [r7, #4]
 800c478:	f000 fb72 	bl	800cb60 <HAL_TIM_IC_CaptureCallback>
 800c47c:	e005      	b.n	800c48a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c47e:	6878      	ldr	r0, [r7, #4]
 800c480:	f000 fb64 	bl	800cb4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f000 fb75 	bl	800cb74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	2200      	movs	r2, #0
 800c48e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	691b      	ldr	r3, [r3, #16]
 800c496:	f003 0301 	and.w	r3, r3, #1
 800c49a:	2b01      	cmp	r3, #1
 800c49c:	d10e      	bne.n	800c4bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	68db      	ldr	r3, [r3, #12]
 800c4a4:	f003 0301 	and.w	r3, r3, #1
 800c4a8:	2b01      	cmp	r3, #1
 800c4aa:	d107      	bne.n	800c4bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f06f 0201 	mvn.w	r2, #1
 800c4b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f7f5 fa08 	bl	80018cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	691b      	ldr	r3, [r3, #16]
 800c4c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4c6:	2b80      	cmp	r3, #128	; 0x80
 800c4c8:	d10e      	bne.n	800c4e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	68db      	ldr	r3, [r3, #12]
 800c4d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4d4:	2b80      	cmp	r3, #128	; 0x80
 800c4d6:	d107      	bne.n	800c4e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c4e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c4e2:	6878      	ldr	r0, [r7, #4]
 800c4e4:	f001 fab4 	bl	800da50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	691b      	ldr	r3, [r3, #16]
 800c4ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c4f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c4f6:	d10e      	bne.n	800c516 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	68db      	ldr	r3, [r3, #12]
 800c4fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c502:	2b80      	cmp	r3, #128	; 0x80
 800c504:	d107      	bne.n	800c516 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c50e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f001 faa7 	bl	800da64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	691b      	ldr	r3, [r3, #16]
 800c51c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c520:	2b40      	cmp	r3, #64	; 0x40
 800c522:	d10e      	bne.n	800c542 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	68db      	ldr	r3, [r3, #12]
 800c52a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c52e:	2b40      	cmp	r3, #64	; 0x40
 800c530:	d107      	bne.n	800c542 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c53a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f000 fb23 	bl	800cb88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	691b      	ldr	r3, [r3, #16]
 800c548:	f003 0320 	and.w	r3, r3, #32
 800c54c:	2b20      	cmp	r3, #32
 800c54e:	d10e      	bne.n	800c56e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	68db      	ldr	r3, [r3, #12]
 800c556:	f003 0320 	and.w	r3, r3, #32
 800c55a:	2b20      	cmp	r3, #32
 800c55c:	d107      	bne.n	800c56e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	f06f 0220 	mvn.w	r2, #32
 800c566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c568:	6878      	ldr	r0, [r7, #4]
 800c56a:	f001 fa67 	bl	800da3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c56e:	bf00      	nop
 800c570:	3708      	adds	r7, #8
 800c572:	46bd      	mov	sp, r7
 800c574:	bd80      	pop	{r7, pc}

0800c576 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c576:	b580      	push	{r7, lr}
 800c578:	b086      	sub	sp, #24
 800c57a:	af00      	add	r7, sp, #0
 800c57c:	60f8      	str	r0, [r7, #12]
 800c57e:	60b9      	str	r1, [r7, #8]
 800c580:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c582:	2300      	movs	r3, #0
 800c584:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c58c:	2b01      	cmp	r3, #1
 800c58e:	d101      	bne.n	800c594 <HAL_TIM_IC_ConfigChannel+0x1e>
 800c590:	2302      	movs	r3, #2
 800c592:	e088      	b.n	800c6a6 <HAL_TIM_IC_ConfigChannel+0x130>
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	2201      	movs	r2, #1
 800c598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d11b      	bne.n	800c5da <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	6818      	ldr	r0, [r3, #0]
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	6819      	ldr	r1, [r3, #0]
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	685a      	ldr	r2, [r3, #4]
 800c5ae:	68bb      	ldr	r3, [r7, #8]
 800c5b0:	68db      	ldr	r3, [r3, #12]
 800c5b2:	f000 ff4d 	bl	800d450 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	699a      	ldr	r2, [r3, #24]
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	f022 020c 	bic.w	r2, r2, #12
 800c5c4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	6999      	ldr	r1, [r3, #24]
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	689a      	ldr	r2, [r3, #8]
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	430a      	orrs	r2, r1
 800c5d6:	619a      	str	r2, [r3, #24]
 800c5d8:	e060      	b.n	800c69c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2b04      	cmp	r3, #4
 800c5de:	d11c      	bne.n	800c61a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	6818      	ldr	r0, [r3, #0]
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	6819      	ldr	r1, [r3, #0]
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	685a      	ldr	r2, [r3, #4]
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	68db      	ldr	r3, [r3, #12]
 800c5f0:	f000 ffd1 	bl	800d596 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	699a      	ldr	r2, [r3, #24]
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800c602:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	6999      	ldr	r1, [r3, #24]
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	689b      	ldr	r3, [r3, #8]
 800c60e:	021a      	lsls	r2, r3, #8
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	430a      	orrs	r2, r1
 800c616:	619a      	str	r2, [r3, #24]
 800c618:	e040      	b.n	800c69c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	2b08      	cmp	r3, #8
 800c61e:	d11b      	bne.n	800c658 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	6818      	ldr	r0, [r3, #0]
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	6819      	ldr	r1, [r3, #0]
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	685a      	ldr	r2, [r3, #4]
 800c62c:	68bb      	ldr	r3, [r7, #8]
 800c62e:	68db      	ldr	r3, [r3, #12]
 800c630:	f001 f81e 	bl	800d670 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	69da      	ldr	r2, [r3, #28]
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	f022 020c 	bic.w	r2, r2, #12
 800c642:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	69d9      	ldr	r1, [r3, #28]
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	689a      	ldr	r2, [r3, #8]
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	430a      	orrs	r2, r1
 800c654:	61da      	str	r2, [r3, #28]
 800c656:	e021      	b.n	800c69c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2b0c      	cmp	r3, #12
 800c65c:	d11c      	bne.n	800c698 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	6818      	ldr	r0, [r3, #0]
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	6819      	ldr	r1, [r3, #0]
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	685a      	ldr	r2, [r3, #4]
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	68db      	ldr	r3, [r3, #12]
 800c66e:	f001 f83b 	bl	800d6e8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	69da      	ldr	r2, [r3, #28]
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800c680:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	69d9      	ldr	r1, [r3, #28]
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	689b      	ldr	r3, [r3, #8]
 800c68c:	021a      	lsls	r2, r3, #8
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	430a      	orrs	r2, r1
 800c694:	61da      	str	r2, [r3, #28]
 800c696:	e001      	b.n	800c69c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c698:	2301      	movs	r3, #1
 800c69a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c6a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3718      	adds	r7, #24
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}
	...

0800c6b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b086      	sub	sp, #24
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	60f8      	str	r0, [r7, #12]
 800c6b8:	60b9      	str	r1, [r7, #8]
 800c6ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c6bc:	2300      	movs	r3, #0
 800c6be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	d101      	bne.n	800c6ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c6ca:	2302      	movs	r3, #2
 800c6cc:	e0ff      	b.n	800c8ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	2201      	movs	r2, #1
 800c6d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	2b14      	cmp	r3, #20
 800c6da:	f200 80f0 	bhi.w	800c8be <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c6de:	a201      	add	r2, pc, #4	; (adr r2, 800c6e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c6e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6e4:	0800c739 	.word	0x0800c739
 800c6e8:	0800c8bf 	.word	0x0800c8bf
 800c6ec:	0800c8bf 	.word	0x0800c8bf
 800c6f0:	0800c8bf 	.word	0x0800c8bf
 800c6f4:	0800c779 	.word	0x0800c779
 800c6f8:	0800c8bf 	.word	0x0800c8bf
 800c6fc:	0800c8bf 	.word	0x0800c8bf
 800c700:	0800c8bf 	.word	0x0800c8bf
 800c704:	0800c7bb 	.word	0x0800c7bb
 800c708:	0800c8bf 	.word	0x0800c8bf
 800c70c:	0800c8bf 	.word	0x0800c8bf
 800c710:	0800c8bf 	.word	0x0800c8bf
 800c714:	0800c7fb 	.word	0x0800c7fb
 800c718:	0800c8bf 	.word	0x0800c8bf
 800c71c:	0800c8bf 	.word	0x0800c8bf
 800c720:	0800c8bf 	.word	0x0800c8bf
 800c724:	0800c83d 	.word	0x0800c83d
 800c728:	0800c8bf 	.word	0x0800c8bf
 800c72c:	0800c8bf 	.word	0x0800c8bf
 800c730:	0800c8bf 	.word	0x0800c8bf
 800c734:	0800c87d 	.word	0x0800c87d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	68b9      	ldr	r1, [r7, #8]
 800c73e:	4618      	mov	r0, r3
 800c740:	f000 fac6 	bl	800ccd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	699a      	ldr	r2, [r3, #24]
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	f042 0208 	orr.w	r2, r2, #8
 800c752:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	699a      	ldr	r2, [r3, #24]
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f022 0204 	bic.w	r2, r2, #4
 800c762:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	6999      	ldr	r1, [r3, #24]
 800c76a:	68bb      	ldr	r3, [r7, #8]
 800c76c:	691a      	ldr	r2, [r3, #16]
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	430a      	orrs	r2, r1
 800c774:	619a      	str	r2, [r3, #24]
      break;
 800c776:	e0a5      	b.n	800c8c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	68b9      	ldr	r1, [r7, #8]
 800c77e:	4618      	mov	r0, r3
 800c780:	f000 fb36 	bl	800cdf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	699a      	ldr	r2, [r3, #24]
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c792:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	699a      	ldr	r2, [r3, #24]
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c7a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	6999      	ldr	r1, [r3, #24]
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	691b      	ldr	r3, [r3, #16]
 800c7ae:	021a      	lsls	r2, r3, #8
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	430a      	orrs	r2, r1
 800c7b6:	619a      	str	r2, [r3, #24]
      break;
 800c7b8:	e084      	b.n	800c8c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	68b9      	ldr	r1, [r7, #8]
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f000 fb9f 	bl	800cf04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	69da      	ldr	r2, [r3, #28]
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f042 0208 	orr.w	r2, r2, #8
 800c7d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	69da      	ldr	r2, [r3, #28]
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	f022 0204 	bic.w	r2, r2, #4
 800c7e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	69d9      	ldr	r1, [r3, #28]
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	691a      	ldr	r2, [r3, #16]
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	430a      	orrs	r2, r1
 800c7f6:	61da      	str	r2, [r3, #28]
      break;
 800c7f8:	e064      	b.n	800c8c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	68b9      	ldr	r1, [r7, #8]
 800c800:	4618      	mov	r0, r3
 800c802:	f000 fc07 	bl	800d014 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	69da      	ldr	r2, [r3, #28]
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c814:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	69da      	ldr	r2, [r3, #28]
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c824:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	69d9      	ldr	r1, [r3, #28]
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	691b      	ldr	r3, [r3, #16]
 800c830:	021a      	lsls	r2, r3, #8
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	430a      	orrs	r2, r1
 800c838:	61da      	str	r2, [r3, #28]
      break;
 800c83a:	e043      	b.n	800c8c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	68b9      	ldr	r1, [r7, #8]
 800c842:	4618      	mov	r0, r3
 800c844:	f000 fc50 	bl	800d0e8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	f042 0208 	orr.w	r2, r2, #8
 800c856:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f022 0204 	bic.w	r2, r2, #4
 800c866:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c86e:	68bb      	ldr	r3, [r7, #8]
 800c870:	691a      	ldr	r2, [r3, #16]
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	430a      	orrs	r2, r1
 800c878:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c87a:	e023      	b.n	800c8c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	68b9      	ldr	r1, [r7, #8]
 800c882:	4618      	mov	r0, r3
 800c884:	f000 fc94 	bl	800d1b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c896:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c8a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	691b      	ldr	r3, [r3, #16]
 800c8b2:	021a      	lsls	r2, r3, #8
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	430a      	orrs	r2, r1
 800c8ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c8bc:	e002      	b.n	800c8c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c8be:	2301      	movs	r3, #1
 800c8c0:	75fb      	strb	r3, [r7, #23]
      break;
 800c8c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c8cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3718      	adds	r7, #24
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
 800c8d6:	bf00      	nop

0800c8d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b084      	sub	sp, #16
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
 800c8e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c8ec:	2b01      	cmp	r3, #1
 800c8ee:	d101      	bne.n	800c8f4 <HAL_TIM_ConfigClockSource+0x1c>
 800c8f0:	2302      	movs	r3, #2
 800c8f2:	e0dc      	b.n	800caae <HAL_TIM_ConfigClockSource+0x1d6>
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	2201      	movs	r2, #1
 800c8f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2202      	movs	r2, #2
 800c900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	689b      	ldr	r3, [r3, #8]
 800c90a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c90c:	68ba      	ldr	r2, [r7, #8]
 800c90e:	4b6a      	ldr	r3, [pc, #424]	; (800cab8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c910:	4013      	ands	r3, r2
 800c912:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c91a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	68ba      	ldr	r2, [r7, #8]
 800c922:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	4a64      	ldr	r2, [pc, #400]	; (800cabc <HAL_TIM_ConfigClockSource+0x1e4>)
 800c92a:	4293      	cmp	r3, r2
 800c92c:	f000 80a9 	beq.w	800ca82 <HAL_TIM_ConfigClockSource+0x1aa>
 800c930:	4a62      	ldr	r2, [pc, #392]	; (800cabc <HAL_TIM_ConfigClockSource+0x1e4>)
 800c932:	4293      	cmp	r3, r2
 800c934:	f200 80ae 	bhi.w	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c938:	4a61      	ldr	r2, [pc, #388]	; (800cac0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c93a:	4293      	cmp	r3, r2
 800c93c:	f000 80a1 	beq.w	800ca82 <HAL_TIM_ConfigClockSource+0x1aa>
 800c940:	4a5f      	ldr	r2, [pc, #380]	; (800cac0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c942:	4293      	cmp	r3, r2
 800c944:	f200 80a6 	bhi.w	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c948:	4a5e      	ldr	r2, [pc, #376]	; (800cac4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c94a:	4293      	cmp	r3, r2
 800c94c:	f000 8099 	beq.w	800ca82 <HAL_TIM_ConfigClockSource+0x1aa>
 800c950:	4a5c      	ldr	r2, [pc, #368]	; (800cac4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c952:	4293      	cmp	r3, r2
 800c954:	f200 809e 	bhi.w	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c958:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c95c:	f000 8091 	beq.w	800ca82 <HAL_TIM_ConfigClockSource+0x1aa>
 800c960:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c964:	f200 8096 	bhi.w	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c968:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c96c:	f000 8089 	beq.w	800ca82 <HAL_TIM_ConfigClockSource+0x1aa>
 800c970:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c974:	f200 808e 	bhi.w	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c978:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c97c:	d03e      	beq.n	800c9fc <HAL_TIM_ConfigClockSource+0x124>
 800c97e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c982:	f200 8087 	bhi.w	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c986:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c98a:	f000 8086 	beq.w	800ca9a <HAL_TIM_ConfigClockSource+0x1c2>
 800c98e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c992:	d87f      	bhi.n	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c994:	2b70      	cmp	r3, #112	; 0x70
 800c996:	d01a      	beq.n	800c9ce <HAL_TIM_ConfigClockSource+0xf6>
 800c998:	2b70      	cmp	r3, #112	; 0x70
 800c99a:	d87b      	bhi.n	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c99c:	2b60      	cmp	r3, #96	; 0x60
 800c99e:	d050      	beq.n	800ca42 <HAL_TIM_ConfigClockSource+0x16a>
 800c9a0:	2b60      	cmp	r3, #96	; 0x60
 800c9a2:	d877      	bhi.n	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9a4:	2b50      	cmp	r3, #80	; 0x50
 800c9a6:	d03c      	beq.n	800ca22 <HAL_TIM_ConfigClockSource+0x14a>
 800c9a8:	2b50      	cmp	r3, #80	; 0x50
 800c9aa:	d873      	bhi.n	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9ac:	2b40      	cmp	r3, #64	; 0x40
 800c9ae:	d058      	beq.n	800ca62 <HAL_TIM_ConfigClockSource+0x18a>
 800c9b0:	2b40      	cmp	r3, #64	; 0x40
 800c9b2:	d86f      	bhi.n	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9b4:	2b30      	cmp	r3, #48	; 0x30
 800c9b6:	d064      	beq.n	800ca82 <HAL_TIM_ConfigClockSource+0x1aa>
 800c9b8:	2b30      	cmp	r3, #48	; 0x30
 800c9ba:	d86b      	bhi.n	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9bc:	2b20      	cmp	r3, #32
 800c9be:	d060      	beq.n	800ca82 <HAL_TIM_ConfigClockSource+0x1aa>
 800c9c0:	2b20      	cmp	r3, #32
 800c9c2:	d867      	bhi.n	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d05c      	beq.n	800ca82 <HAL_TIM_ConfigClockSource+0x1aa>
 800c9c8:	2b10      	cmp	r3, #16
 800c9ca:	d05a      	beq.n	800ca82 <HAL_TIM_ConfigClockSource+0x1aa>
 800c9cc:	e062      	b.n	800ca94 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	6818      	ldr	r0, [r3, #0]
 800c9d2:	683b      	ldr	r3, [r7, #0]
 800c9d4:	6899      	ldr	r1, [r3, #8]
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	685a      	ldr	r2, [r3, #4]
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	68db      	ldr	r3, [r3, #12]
 800c9de:	f000 fedf 	bl	800d7a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	689b      	ldr	r3, [r3, #8]
 800c9e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c9f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	68ba      	ldr	r2, [r7, #8]
 800c9f8:	609a      	str	r2, [r3, #8]
      break;
 800c9fa:	e04f      	b.n	800ca9c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	6818      	ldr	r0, [r3, #0]
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	6899      	ldr	r1, [r3, #8]
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	685a      	ldr	r2, [r3, #4]
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	68db      	ldr	r3, [r3, #12]
 800ca0c:	f000 fec8 	bl	800d7a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	689a      	ldr	r2, [r3, #8]
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ca1e:	609a      	str	r2, [r3, #8]
      break;
 800ca20:	e03c      	b.n	800ca9c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	6818      	ldr	r0, [r3, #0]
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	6859      	ldr	r1, [r3, #4]
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	68db      	ldr	r3, [r3, #12]
 800ca2e:	461a      	mov	r2, r3
 800ca30:	f000 fd82 	bl	800d538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	2150      	movs	r1, #80	; 0x50
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f000 fe92 	bl	800d764 <TIM_ITRx_SetConfig>
      break;
 800ca40:	e02c      	b.n	800ca9c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	6818      	ldr	r0, [r3, #0]
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	6859      	ldr	r1, [r3, #4]
 800ca4a:	683b      	ldr	r3, [r7, #0]
 800ca4c:	68db      	ldr	r3, [r3, #12]
 800ca4e:	461a      	mov	r2, r3
 800ca50:	f000 fdde 	bl	800d610 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	2160      	movs	r1, #96	; 0x60
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f000 fe82 	bl	800d764 <TIM_ITRx_SetConfig>
      break;
 800ca60:	e01c      	b.n	800ca9c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	6818      	ldr	r0, [r3, #0]
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	6859      	ldr	r1, [r3, #4]
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	68db      	ldr	r3, [r3, #12]
 800ca6e:	461a      	mov	r2, r3
 800ca70:	f000 fd62 	bl	800d538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	2140      	movs	r1, #64	; 0x40
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	f000 fe72 	bl	800d764 <TIM_ITRx_SetConfig>
      break;
 800ca80:	e00c      	b.n	800ca9c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681a      	ldr	r2, [r3, #0]
 800ca86:	683b      	ldr	r3, [r7, #0]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	4610      	mov	r0, r2
 800ca8e:	f000 fe69 	bl	800d764 <TIM_ITRx_SetConfig>
      break;
 800ca92:	e003      	b.n	800ca9c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800ca94:	2301      	movs	r3, #1
 800ca96:	73fb      	strb	r3, [r7, #15]
      break;
 800ca98:	e000      	b.n	800ca9c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800ca9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2201      	movs	r2, #1
 800caa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2200      	movs	r2, #0
 800caa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800caac:	7bfb      	ldrb	r3, [r7, #15]
}
 800caae:	4618      	mov	r0, r3
 800cab0:	3710      	adds	r7, #16
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}
 800cab6:	bf00      	nop
 800cab8:	ffceff88 	.word	0xffceff88
 800cabc:	00100040 	.word	0x00100040
 800cac0:	00100030 	.word	0x00100030
 800cac4:	00100020 	.word	0x00100020

0800cac8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b082      	sub	sp, #8
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
 800cad0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cad8:	2b01      	cmp	r3, #1
 800cada:	d101      	bne.n	800cae0 <HAL_TIM_SlaveConfigSynchro+0x18>
 800cadc:	2302      	movs	r3, #2
 800cade:	e031      	b.n	800cb44 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	2201      	movs	r2, #1
 800cae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2202      	movs	r2, #2
 800caec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800caf0:	6839      	ldr	r1, [r7, #0]
 800caf2:	6878      	ldr	r0, [r7, #4]
 800caf4:	f000 fbc2 	bl	800d27c <TIM_SlaveTimer_SetConfig>
 800caf8:	4603      	mov	r3, r0
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d009      	beq.n	800cb12 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2201      	movs	r2, #1
 800cb02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2200      	movs	r2, #0
 800cb0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800cb0e:	2301      	movs	r3, #1
 800cb10:	e018      	b.n	800cb44 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	68da      	ldr	r2, [r3, #12]
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cb20:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	68da      	ldr	r2, [r3, #12]
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cb30:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2201      	movs	r2, #1
 800cb36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cb42:	2300      	movs	r3, #0
}
 800cb44:	4618      	mov	r0, r3
 800cb46:	3708      	adds	r7, #8
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}

0800cb4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	b083      	sub	sp, #12
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cb54:	bf00      	nop
 800cb56:	370c      	adds	r7, #12
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5e:	4770      	bx	lr

0800cb60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cb60:	b480      	push	{r7}
 800cb62:	b083      	sub	sp, #12
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cb68:	bf00      	nop
 800cb6a:	370c      	adds	r7, #12
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb72:	4770      	bx	lr

0800cb74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b083      	sub	sp, #12
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cb7c:	bf00      	nop
 800cb7e:	370c      	adds	r7, #12
 800cb80:	46bd      	mov	sp, r7
 800cb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb86:	4770      	bx	lr

0800cb88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cb88:	b480      	push	{r7}
 800cb8a:	b083      	sub	sp, #12
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cb90:	bf00      	nop
 800cb92:	370c      	adds	r7, #12
 800cb94:	46bd      	mov	sp, r7
 800cb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9a:	4770      	bx	lr

0800cb9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cb9c:	b480      	push	{r7}
 800cb9e:	b085      	sub	sp, #20
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
 800cba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	4a40      	ldr	r2, [pc, #256]	; (800ccb0 <TIM_Base_SetConfig+0x114>)
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	d013      	beq.n	800cbdc <TIM_Base_SetConfig+0x40>
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cbba:	d00f      	beq.n	800cbdc <TIM_Base_SetConfig+0x40>
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	4a3d      	ldr	r2, [pc, #244]	; (800ccb4 <TIM_Base_SetConfig+0x118>)
 800cbc0:	4293      	cmp	r3, r2
 800cbc2:	d00b      	beq.n	800cbdc <TIM_Base_SetConfig+0x40>
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	4a3c      	ldr	r2, [pc, #240]	; (800ccb8 <TIM_Base_SetConfig+0x11c>)
 800cbc8:	4293      	cmp	r3, r2
 800cbca:	d007      	beq.n	800cbdc <TIM_Base_SetConfig+0x40>
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	4a3b      	ldr	r2, [pc, #236]	; (800ccbc <TIM_Base_SetConfig+0x120>)
 800cbd0:	4293      	cmp	r3, r2
 800cbd2:	d003      	beq.n	800cbdc <TIM_Base_SetConfig+0x40>
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	4a3a      	ldr	r2, [pc, #232]	; (800ccc0 <TIM_Base_SetConfig+0x124>)
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	d108      	bne.n	800cbee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cbe2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cbe4:	683b      	ldr	r3, [r7, #0]
 800cbe6:	685b      	ldr	r3, [r3, #4]
 800cbe8:	68fa      	ldr	r2, [r7, #12]
 800cbea:	4313      	orrs	r3, r2
 800cbec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	4a2f      	ldr	r2, [pc, #188]	; (800ccb0 <TIM_Base_SetConfig+0x114>)
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d01f      	beq.n	800cc36 <TIM_Base_SetConfig+0x9a>
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cbfc:	d01b      	beq.n	800cc36 <TIM_Base_SetConfig+0x9a>
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	4a2c      	ldr	r2, [pc, #176]	; (800ccb4 <TIM_Base_SetConfig+0x118>)
 800cc02:	4293      	cmp	r3, r2
 800cc04:	d017      	beq.n	800cc36 <TIM_Base_SetConfig+0x9a>
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	4a2b      	ldr	r2, [pc, #172]	; (800ccb8 <TIM_Base_SetConfig+0x11c>)
 800cc0a:	4293      	cmp	r3, r2
 800cc0c:	d013      	beq.n	800cc36 <TIM_Base_SetConfig+0x9a>
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	4a2a      	ldr	r2, [pc, #168]	; (800ccbc <TIM_Base_SetConfig+0x120>)
 800cc12:	4293      	cmp	r3, r2
 800cc14:	d00f      	beq.n	800cc36 <TIM_Base_SetConfig+0x9a>
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	4a29      	ldr	r2, [pc, #164]	; (800ccc0 <TIM_Base_SetConfig+0x124>)
 800cc1a:	4293      	cmp	r3, r2
 800cc1c:	d00b      	beq.n	800cc36 <TIM_Base_SetConfig+0x9a>
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	4a28      	ldr	r2, [pc, #160]	; (800ccc4 <TIM_Base_SetConfig+0x128>)
 800cc22:	4293      	cmp	r3, r2
 800cc24:	d007      	beq.n	800cc36 <TIM_Base_SetConfig+0x9a>
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	4a27      	ldr	r2, [pc, #156]	; (800ccc8 <TIM_Base_SetConfig+0x12c>)
 800cc2a:	4293      	cmp	r3, r2
 800cc2c:	d003      	beq.n	800cc36 <TIM_Base_SetConfig+0x9a>
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	4a26      	ldr	r2, [pc, #152]	; (800cccc <TIM_Base_SetConfig+0x130>)
 800cc32:	4293      	cmp	r3, r2
 800cc34:	d108      	bne.n	800cc48 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	68db      	ldr	r3, [r3, #12]
 800cc42:	68fa      	ldr	r2, [r7, #12]
 800cc44:	4313      	orrs	r3, r2
 800cc46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	695b      	ldr	r3, [r3, #20]
 800cc52:	4313      	orrs	r3, r2
 800cc54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	68fa      	ldr	r2, [r7, #12]
 800cc5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc5c:	683b      	ldr	r3, [r7, #0]
 800cc5e:	689a      	ldr	r2, [r3, #8]
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	681a      	ldr	r2, [r3, #0]
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	4a10      	ldr	r2, [pc, #64]	; (800ccb0 <TIM_Base_SetConfig+0x114>)
 800cc70:	4293      	cmp	r3, r2
 800cc72:	d00f      	beq.n	800cc94 <TIM_Base_SetConfig+0xf8>
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	4a12      	ldr	r2, [pc, #72]	; (800ccc0 <TIM_Base_SetConfig+0x124>)
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d00b      	beq.n	800cc94 <TIM_Base_SetConfig+0xf8>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	4a11      	ldr	r2, [pc, #68]	; (800ccc4 <TIM_Base_SetConfig+0x128>)
 800cc80:	4293      	cmp	r3, r2
 800cc82:	d007      	beq.n	800cc94 <TIM_Base_SetConfig+0xf8>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	4a10      	ldr	r2, [pc, #64]	; (800ccc8 <TIM_Base_SetConfig+0x12c>)
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d003      	beq.n	800cc94 <TIM_Base_SetConfig+0xf8>
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	4a0f      	ldr	r2, [pc, #60]	; (800cccc <TIM_Base_SetConfig+0x130>)
 800cc90:	4293      	cmp	r3, r2
 800cc92:	d103      	bne.n	800cc9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	691a      	ldr	r2, [r3, #16]
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	2201      	movs	r2, #1
 800cca0:	615a      	str	r2, [r3, #20]
}
 800cca2:	bf00      	nop
 800cca4:	3714      	adds	r7, #20
 800cca6:	46bd      	mov	sp, r7
 800cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccac:	4770      	bx	lr
 800ccae:	bf00      	nop
 800ccb0:	40010000 	.word	0x40010000
 800ccb4:	40000400 	.word	0x40000400
 800ccb8:	40000800 	.word	0x40000800
 800ccbc:	40000c00 	.word	0x40000c00
 800ccc0:	40010400 	.word	0x40010400
 800ccc4:	40014000 	.word	0x40014000
 800ccc8:	40014400 	.word	0x40014400
 800cccc:	40014800 	.word	0x40014800

0800ccd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	b087      	sub	sp, #28
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
 800ccd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	6a1b      	ldr	r3, [r3, #32]
 800ccde:	f023 0201 	bic.w	r2, r3, #1
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	6a1b      	ldr	r3, [r3, #32]
 800ccea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	685b      	ldr	r3, [r3, #4]
 800ccf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	699b      	ldr	r3, [r3, #24]
 800ccf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ccf8:	68fa      	ldr	r2, [r7, #12]
 800ccfa:	4b37      	ldr	r3, [pc, #220]	; (800cdd8 <TIM_OC1_SetConfig+0x108>)
 800ccfc:	4013      	ands	r3, r2
 800ccfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	f023 0303 	bic.w	r3, r3, #3
 800cd06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	68fa      	ldr	r2, [r7, #12]
 800cd0e:	4313      	orrs	r3, r2
 800cd10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cd12:	697b      	ldr	r3, [r7, #20]
 800cd14:	f023 0302 	bic.w	r3, r3, #2
 800cd18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cd1a:	683b      	ldr	r3, [r7, #0]
 800cd1c:	689b      	ldr	r3, [r3, #8]
 800cd1e:	697a      	ldr	r2, [r7, #20]
 800cd20:	4313      	orrs	r3, r2
 800cd22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	4a2d      	ldr	r2, [pc, #180]	; (800cddc <TIM_OC1_SetConfig+0x10c>)
 800cd28:	4293      	cmp	r3, r2
 800cd2a:	d00f      	beq.n	800cd4c <TIM_OC1_SetConfig+0x7c>
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	4a2c      	ldr	r2, [pc, #176]	; (800cde0 <TIM_OC1_SetConfig+0x110>)
 800cd30:	4293      	cmp	r3, r2
 800cd32:	d00b      	beq.n	800cd4c <TIM_OC1_SetConfig+0x7c>
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	4a2b      	ldr	r2, [pc, #172]	; (800cde4 <TIM_OC1_SetConfig+0x114>)
 800cd38:	4293      	cmp	r3, r2
 800cd3a:	d007      	beq.n	800cd4c <TIM_OC1_SetConfig+0x7c>
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	4a2a      	ldr	r2, [pc, #168]	; (800cde8 <TIM_OC1_SetConfig+0x118>)
 800cd40:	4293      	cmp	r3, r2
 800cd42:	d003      	beq.n	800cd4c <TIM_OC1_SetConfig+0x7c>
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	4a29      	ldr	r2, [pc, #164]	; (800cdec <TIM_OC1_SetConfig+0x11c>)
 800cd48:	4293      	cmp	r3, r2
 800cd4a:	d10c      	bne.n	800cd66 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	f023 0308 	bic.w	r3, r3, #8
 800cd52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	68db      	ldr	r3, [r3, #12]
 800cd58:	697a      	ldr	r2, [r7, #20]
 800cd5a:	4313      	orrs	r3, r2
 800cd5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cd5e:	697b      	ldr	r3, [r7, #20]
 800cd60:	f023 0304 	bic.w	r3, r3, #4
 800cd64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	4a1c      	ldr	r2, [pc, #112]	; (800cddc <TIM_OC1_SetConfig+0x10c>)
 800cd6a:	4293      	cmp	r3, r2
 800cd6c:	d00f      	beq.n	800cd8e <TIM_OC1_SetConfig+0xbe>
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	4a1b      	ldr	r2, [pc, #108]	; (800cde0 <TIM_OC1_SetConfig+0x110>)
 800cd72:	4293      	cmp	r3, r2
 800cd74:	d00b      	beq.n	800cd8e <TIM_OC1_SetConfig+0xbe>
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	4a1a      	ldr	r2, [pc, #104]	; (800cde4 <TIM_OC1_SetConfig+0x114>)
 800cd7a:	4293      	cmp	r3, r2
 800cd7c:	d007      	beq.n	800cd8e <TIM_OC1_SetConfig+0xbe>
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	4a19      	ldr	r2, [pc, #100]	; (800cde8 <TIM_OC1_SetConfig+0x118>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d003      	beq.n	800cd8e <TIM_OC1_SetConfig+0xbe>
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	4a18      	ldr	r2, [pc, #96]	; (800cdec <TIM_OC1_SetConfig+0x11c>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d111      	bne.n	800cdb2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cd8e:	693b      	ldr	r3, [r7, #16]
 800cd90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cd94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cd96:	693b      	ldr	r3, [r7, #16]
 800cd98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cd9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	695b      	ldr	r3, [r3, #20]
 800cda2:	693a      	ldr	r2, [r7, #16]
 800cda4:	4313      	orrs	r3, r2
 800cda6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cda8:	683b      	ldr	r3, [r7, #0]
 800cdaa:	699b      	ldr	r3, [r3, #24]
 800cdac:	693a      	ldr	r2, [r7, #16]
 800cdae:	4313      	orrs	r3, r2
 800cdb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	693a      	ldr	r2, [r7, #16]
 800cdb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	68fa      	ldr	r2, [r7, #12]
 800cdbc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	685a      	ldr	r2, [r3, #4]
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	697a      	ldr	r2, [r7, #20]
 800cdca:	621a      	str	r2, [r3, #32]
}
 800cdcc:	bf00      	nop
 800cdce:	371c      	adds	r7, #28
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd6:	4770      	bx	lr
 800cdd8:	fffeff8f 	.word	0xfffeff8f
 800cddc:	40010000 	.word	0x40010000
 800cde0:	40010400 	.word	0x40010400
 800cde4:	40014000 	.word	0x40014000
 800cde8:	40014400 	.word	0x40014400
 800cdec:	40014800 	.word	0x40014800

0800cdf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b087      	sub	sp, #28
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
 800cdf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6a1b      	ldr	r3, [r3, #32]
 800cdfe:	f023 0210 	bic.w	r2, r3, #16
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	6a1b      	ldr	r3, [r3, #32]
 800ce0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	685b      	ldr	r3, [r3, #4]
 800ce10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	699b      	ldr	r3, [r3, #24]
 800ce16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ce18:	68fa      	ldr	r2, [r7, #12]
 800ce1a:	4b34      	ldr	r3, [pc, #208]	; (800ceec <TIM_OC2_SetConfig+0xfc>)
 800ce1c:	4013      	ands	r3, r2
 800ce1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ce26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	021b      	lsls	r3, r3, #8
 800ce2e:	68fa      	ldr	r2, [r7, #12]
 800ce30:	4313      	orrs	r3, r2
 800ce32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ce34:	697b      	ldr	r3, [r7, #20]
 800ce36:	f023 0320 	bic.w	r3, r3, #32
 800ce3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	689b      	ldr	r3, [r3, #8]
 800ce40:	011b      	lsls	r3, r3, #4
 800ce42:	697a      	ldr	r2, [r7, #20]
 800ce44:	4313      	orrs	r3, r2
 800ce46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	4a29      	ldr	r2, [pc, #164]	; (800cef0 <TIM_OC2_SetConfig+0x100>)
 800ce4c:	4293      	cmp	r3, r2
 800ce4e:	d003      	beq.n	800ce58 <TIM_OC2_SetConfig+0x68>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	4a28      	ldr	r2, [pc, #160]	; (800cef4 <TIM_OC2_SetConfig+0x104>)
 800ce54:	4293      	cmp	r3, r2
 800ce56:	d10d      	bne.n	800ce74 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ce58:	697b      	ldr	r3, [r7, #20]
 800ce5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ce5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	68db      	ldr	r3, [r3, #12]
 800ce64:	011b      	lsls	r3, r3, #4
 800ce66:	697a      	ldr	r2, [r7, #20]
 800ce68:	4313      	orrs	r3, r2
 800ce6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ce6c:	697b      	ldr	r3, [r7, #20]
 800ce6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ce72:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	4a1e      	ldr	r2, [pc, #120]	; (800cef0 <TIM_OC2_SetConfig+0x100>)
 800ce78:	4293      	cmp	r3, r2
 800ce7a:	d00f      	beq.n	800ce9c <TIM_OC2_SetConfig+0xac>
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	4a1d      	ldr	r2, [pc, #116]	; (800cef4 <TIM_OC2_SetConfig+0x104>)
 800ce80:	4293      	cmp	r3, r2
 800ce82:	d00b      	beq.n	800ce9c <TIM_OC2_SetConfig+0xac>
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	4a1c      	ldr	r2, [pc, #112]	; (800cef8 <TIM_OC2_SetConfig+0x108>)
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d007      	beq.n	800ce9c <TIM_OC2_SetConfig+0xac>
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	4a1b      	ldr	r2, [pc, #108]	; (800cefc <TIM_OC2_SetConfig+0x10c>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d003      	beq.n	800ce9c <TIM_OC2_SetConfig+0xac>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	4a1a      	ldr	r2, [pc, #104]	; (800cf00 <TIM_OC2_SetConfig+0x110>)
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	d113      	bne.n	800cec4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ce9c:	693b      	ldr	r3, [r7, #16]
 800ce9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cea2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ceaa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ceac:	683b      	ldr	r3, [r7, #0]
 800ceae:	695b      	ldr	r3, [r3, #20]
 800ceb0:	009b      	lsls	r3, r3, #2
 800ceb2:	693a      	ldr	r2, [r7, #16]
 800ceb4:	4313      	orrs	r3, r2
 800ceb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ceb8:	683b      	ldr	r3, [r7, #0]
 800ceba:	699b      	ldr	r3, [r3, #24]
 800cebc:	009b      	lsls	r3, r3, #2
 800cebe:	693a      	ldr	r2, [r7, #16]
 800cec0:	4313      	orrs	r3, r2
 800cec2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	693a      	ldr	r2, [r7, #16]
 800cec8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	68fa      	ldr	r2, [r7, #12]
 800cece:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	685a      	ldr	r2, [r3, #4]
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	697a      	ldr	r2, [r7, #20]
 800cedc:	621a      	str	r2, [r3, #32]
}
 800cede:	bf00      	nop
 800cee0:	371c      	adds	r7, #28
 800cee2:	46bd      	mov	sp, r7
 800cee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee8:	4770      	bx	lr
 800ceea:	bf00      	nop
 800ceec:	feff8fff 	.word	0xfeff8fff
 800cef0:	40010000 	.word	0x40010000
 800cef4:	40010400 	.word	0x40010400
 800cef8:	40014000 	.word	0x40014000
 800cefc:	40014400 	.word	0x40014400
 800cf00:	40014800 	.word	0x40014800

0800cf04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cf04:	b480      	push	{r7}
 800cf06:	b087      	sub	sp, #28
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	6a1b      	ldr	r3, [r3, #32]
 800cf12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	6a1b      	ldr	r3, [r3, #32]
 800cf1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	685b      	ldr	r3, [r3, #4]
 800cf24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	69db      	ldr	r3, [r3, #28]
 800cf2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cf2c:	68fa      	ldr	r2, [r7, #12]
 800cf2e:	4b33      	ldr	r3, [pc, #204]	; (800cffc <TIM_OC3_SetConfig+0xf8>)
 800cf30:	4013      	ands	r3, r2
 800cf32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	f023 0303 	bic.w	r3, r3, #3
 800cf3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	68fa      	ldr	r2, [r7, #12]
 800cf42:	4313      	orrs	r3, r2
 800cf44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cf4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	021b      	lsls	r3, r3, #8
 800cf54:	697a      	ldr	r2, [r7, #20]
 800cf56:	4313      	orrs	r3, r2
 800cf58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	4a28      	ldr	r2, [pc, #160]	; (800d000 <TIM_OC3_SetConfig+0xfc>)
 800cf5e:	4293      	cmp	r3, r2
 800cf60:	d003      	beq.n	800cf6a <TIM_OC3_SetConfig+0x66>
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	4a27      	ldr	r2, [pc, #156]	; (800d004 <TIM_OC3_SetConfig+0x100>)
 800cf66:	4293      	cmp	r3, r2
 800cf68:	d10d      	bne.n	800cf86 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cf6a:	697b      	ldr	r3, [r7, #20]
 800cf6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cf70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	68db      	ldr	r3, [r3, #12]
 800cf76:	021b      	lsls	r3, r3, #8
 800cf78:	697a      	ldr	r2, [r7, #20]
 800cf7a:	4313      	orrs	r3, r2
 800cf7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cf7e:	697b      	ldr	r3, [r7, #20]
 800cf80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cf84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	4a1d      	ldr	r2, [pc, #116]	; (800d000 <TIM_OC3_SetConfig+0xfc>)
 800cf8a:	4293      	cmp	r3, r2
 800cf8c:	d00f      	beq.n	800cfae <TIM_OC3_SetConfig+0xaa>
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	4a1c      	ldr	r2, [pc, #112]	; (800d004 <TIM_OC3_SetConfig+0x100>)
 800cf92:	4293      	cmp	r3, r2
 800cf94:	d00b      	beq.n	800cfae <TIM_OC3_SetConfig+0xaa>
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	4a1b      	ldr	r2, [pc, #108]	; (800d008 <TIM_OC3_SetConfig+0x104>)
 800cf9a:	4293      	cmp	r3, r2
 800cf9c:	d007      	beq.n	800cfae <TIM_OC3_SetConfig+0xaa>
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	4a1a      	ldr	r2, [pc, #104]	; (800d00c <TIM_OC3_SetConfig+0x108>)
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d003      	beq.n	800cfae <TIM_OC3_SetConfig+0xaa>
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	4a19      	ldr	r2, [pc, #100]	; (800d010 <TIM_OC3_SetConfig+0x10c>)
 800cfaa:	4293      	cmp	r3, r2
 800cfac:	d113      	bne.n	800cfd6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cfae:	693b      	ldr	r3, [r7, #16]
 800cfb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cfb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cfb6:	693b      	ldr	r3, [r7, #16]
 800cfb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cfbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cfbe:	683b      	ldr	r3, [r7, #0]
 800cfc0:	695b      	ldr	r3, [r3, #20]
 800cfc2:	011b      	lsls	r3, r3, #4
 800cfc4:	693a      	ldr	r2, [r7, #16]
 800cfc6:	4313      	orrs	r3, r2
 800cfc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cfca:	683b      	ldr	r3, [r7, #0]
 800cfcc:	699b      	ldr	r3, [r3, #24]
 800cfce:	011b      	lsls	r3, r3, #4
 800cfd0:	693a      	ldr	r2, [r7, #16]
 800cfd2:	4313      	orrs	r3, r2
 800cfd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	693a      	ldr	r2, [r7, #16]
 800cfda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	68fa      	ldr	r2, [r7, #12]
 800cfe0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	685a      	ldr	r2, [r3, #4]
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	697a      	ldr	r2, [r7, #20]
 800cfee:	621a      	str	r2, [r3, #32]
}
 800cff0:	bf00      	nop
 800cff2:	371c      	adds	r7, #28
 800cff4:	46bd      	mov	sp, r7
 800cff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffa:	4770      	bx	lr
 800cffc:	fffeff8f 	.word	0xfffeff8f
 800d000:	40010000 	.word	0x40010000
 800d004:	40010400 	.word	0x40010400
 800d008:	40014000 	.word	0x40014000
 800d00c:	40014400 	.word	0x40014400
 800d010:	40014800 	.word	0x40014800

0800d014 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d014:	b480      	push	{r7}
 800d016:	b087      	sub	sp, #28
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
 800d01c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	6a1b      	ldr	r3, [r3, #32]
 800d022:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	6a1b      	ldr	r3, [r3, #32]
 800d02e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	685b      	ldr	r3, [r3, #4]
 800d034:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	69db      	ldr	r3, [r3, #28]
 800d03a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d03c:	68fa      	ldr	r2, [r7, #12]
 800d03e:	4b24      	ldr	r3, [pc, #144]	; (800d0d0 <TIM_OC4_SetConfig+0xbc>)
 800d040:	4013      	ands	r3, r2
 800d042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d04a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	021b      	lsls	r3, r3, #8
 800d052:	68fa      	ldr	r2, [r7, #12]
 800d054:	4313      	orrs	r3, r2
 800d056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d058:	693b      	ldr	r3, [r7, #16]
 800d05a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d05e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d060:	683b      	ldr	r3, [r7, #0]
 800d062:	689b      	ldr	r3, [r3, #8]
 800d064:	031b      	lsls	r3, r3, #12
 800d066:	693a      	ldr	r2, [r7, #16]
 800d068:	4313      	orrs	r3, r2
 800d06a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	4a19      	ldr	r2, [pc, #100]	; (800d0d4 <TIM_OC4_SetConfig+0xc0>)
 800d070:	4293      	cmp	r3, r2
 800d072:	d00f      	beq.n	800d094 <TIM_OC4_SetConfig+0x80>
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	4a18      	ldr	r2, [pc, #96]	; (800d0d8 <TIM_OC4_SetConfig+0xc4>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d00b      	beq.n	800d094 <TIM_OC4_SetConfig+0x80>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	4a17      	ldr	r2, [pc, #92]	; (800d0dc <TIM_OC4_SetConfig+0xc8>)
 800d080:	4293      	cmp	r3, r2
 800d082:	d007      	beq.n	800d094 <TIM_OC4_SetConfig+0x80>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	4a16      	ldr	r2, [pc, #88]	; (800d0e0 <TIM_OC4_SetConfig+0xcc>)
 800d088:	4293      	cmp	r3, r2
 800d08a:	d003      	beq.n	800d094 <TIM_OC4_SetConfig+0x80>
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	4a15      	ldr	r2, [pc, #84]	; (800d0e4 <TIM_OC4_SetConfig+0xd0>)
 800d090:	4293      	cmp	r3, r2
 800d092:	d109      	bne.n	800d0a8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d09a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	695b      	ldr	r3, [r3, #20]
 800d0a0:	019b      	lsls	r3, r3, #6
 800d0a2:	697a      	ldr	r2, [r7, #20]
 800d0a4:	4313      	orrs	r3, r2
 800d0a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	697a      	ldr	r2, [r7, #20]
 800d0ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	68fa      	ldr	r2, [r7, #12]
 800d0b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	685a      	ldr	r2, [r3, #4]
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	693a      	ldr	r2, [r7, #16]
 800d0c0:	621a      	str	r2, [r3, #32]
}
 800d0c2:	bf00      	nop
 800d0c4:	371c      	adds	r7, #28
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0cc:	4770      	bx	lr
 800d0ce:	bf00      	nop
 800d0d0:	feff8fff 	.word	0xfeff8fff
 800d0d4:	40010000 	.word	0x40010000
 800d0d8:	40010400 	.word	0x40010400
 800d0dc:	40014000 	.word	0x40014000
 800d0e0:	40014400 	.word	0x40014400
 800d0e4:	40014800 	.word	0x40014800

0800d0e8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d0e8:	b480      	push	{r7}
 800d0ea:	b087      	sub	sp, #28
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
 800d0f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6a1b      	ldr	r3, [r3, #32]
 800d0f6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6a1b      	ldr	r3, [r3, #32]
 800d102:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	685b      	ldr	r3, [r3, #4]
 800d108:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d10e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d110:	68fa      	ldr	r2, [r7, #12]
 800d112:	4b21      	ldr	r3, [pc, #132]	; (800d198 <TIM_OC5_SetConfig+0xb0>)
 800d114:	4013      	ands	r3, r2
 800d116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	68fa      	ldr	r2, [r7, #12]
 800d11e:	4313      	orrs	r3, r2
 800d120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d122:	693b      	ldr	r3, [r7, #16]
 800d124:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d128:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	689b      	ldr	r3, [r3, #8]
 800d12e:	041b      	lsls	r3, r3, #16
 800d130:	693a      	ldr	r2, [r7, #16]
 800d132:	4313      	orrs	r3, r2
 800d134:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	4a18      	ldr	r2, [pc, #96]	; (800d19c <TIM_OC5_SetConfig+0xb4>)
 800d13a:	4293      	cmp	r3, r2
 800d13c:	d00f      	beq.n	800d15e <TIM_OC5_SetConfig+0x76>
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	4a17      	ldr	r2, [pc, #92]	; (800d1a0 <TIM_OC5_SetConfig+0xb8>)
 800d142:	4293      	cmp	r3, r2
 800d144:	d00b      	beq.n	800d15e <TIM_OC5_SetConfig+0x76>
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	4a16      	ldr	r2, [pc, #88]	; (800d1a4 <TIM_OC5_SetConfig+0xbc>)
 800d14a:	4293      	cmp	r3, r2
 800d14c:	d007      	beq.n	800d15e <TIM_OC5_SetConfig+0x76>
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	4a15      	ldr	r2, [pc, #84]	; (800d1a8 <TIM_OC5_SetConfig+0xc0>)
 800d152:	4293      	cmp	r3, r2
 800d154:	d003      	beq.n	800d15e <TIM_OC5_SetConfig+0x76>
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	4a14      	ldr	r2, [pc, #80]	; (800d1ac <TIM_OC5_SetConfig+0xc4>)
 800d15a:	4293      	cmp	r3, r2
 800d15c:	d109      	bne.n	800d172 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d15e:	697b      	ldr	r3, [r7, #20]
 800d160:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d164:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	695b      	ldr	r3, [r3, #20]
 800d16a:	021b      	lsls	r3, r3, #8
 800d16c:	697a      	ldr	r2, [r7, #20]
 800d16e:	4313      	orrs	r3, r2
 800d170:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	697a      	ldr	r2, [r7, #20]
 800d176:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	68fa      	ldr	r2, [r7, #12]
 800d17c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	685a      	ldr	r2, [r3, #4]
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	693a      	ldr	r2, [r7, #16]
 800d18a:	621a      	str	r2, [r3, #32]
}
 800d18c:	bf00      	nop
 800d18e:	371c      	adds	r7, #28
 800d190:	46bd      	mov	sp, r7
 800d192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d196:	4770      	bx	lr
 800d198:	fffeff8f 	.word	0xfffeff8f
 800d19c:	40010000 	.word	0x40010000
 800d1a0:	40010400 	.word	0x40010400
 800d1a4:	40014000 	.word	0x40014000
 800d1a8:	40014400 	.word	0x40014400
 800d1ac:	40014800 	.word	0x40014800

0800d1b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	b087      	sub	sp, #28
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
 800d1b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	6a1b      	ldr	r3, [r3, #32]
 800d1be:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	6a1b      	ldr	r3, [r3, #32]
 800d1ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	685b      	ldr	r3, [r3, #4]
 800d1d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d1d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d1d8:	68fa      	ldr	r2, [r7, #12]
 800d1da:	4b22      	ldr	r3, [pc, #136]	; (800d264 <TIM_OC6_SetConfig+0xb4>)
 800d1dc:	4013      	ands	r3, r2
 800d1de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	021b      	lsls	r3, r3, #8
 800d1e6:	68fa      	ldr	r2, [r7, #12]
 800d1e8:	4313      	orrs	r3, r2
 800d1ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d1ec:	693b      	ldr	r3, [r7, #16]
 800d1ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d1f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	689b      	ldr	r3, [r3, #8]
 800d1f8:	051b      	lsls	r3, r3, #20
 800d1fa:	693a      	ldr	r2, [r7, #16]
 800d1fc:	4313      	orrs	r3, r2
 800d1fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	4a19      	ldr	r2, [pc, #100]	; (800d268 <TIM_OC6_SetConfig+0xb8>)
 800d204:	4293      	cmp	r3, r2
 800d206:	d00f      	beq.n	800d228 <TIM_OC6_SetConfig+0x78>
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4a18      	ldr	r2, [pc, #96]	; (800d26c <TIM_OC6_SetConfig+0xbc>)
 800d20c:	4293      	cmp	r3, r2
 800d20e:	d00b      	beq.n	800d228 <TIM_OC6_SetConfig+0x78>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	4a17      	ldr	r2, [pc, #92]	; (800d270 <TIM_OC6_SetConfig+0xc0>)
 800d214:	4293      	cmp	r3, r2
 800d216:	d007      	beq.n	800d228 <TIM_OC6_SetConfig+0x78>
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	4a16      	ldr	r2, [pc, #88]	; (800d274 <TIM_OC6_SetConfig+0xc4>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d003      	beq.n	800d228 <TIM_OC6_SetConfig+0x78>
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	4a15      	ldr	r2, [pc, #84]	; (800d278 <TIM_OC6_SetConfig+0xc8>)
 800d224:	4293      	cmp	r3, r2
 800d226:	d109      	bne.n	800d23c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d228:	697b      	ldr	r3, [r7, #20]
 800d22a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d22e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	695b      	ldr	r3, [r3, #20]
 800d234:	029b      	lsls	r3, r3, #10
 800d236:	697a      	ldr	r2, [r7, #20]
 800d238:	4313      	orrs	r3, r2
 800d23a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	697a      	ldr	r2, [r7, #20]
 800d240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	68fa      	ldr	r2, [r7, #12]
 800d246:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	685a      	ldr	r2, [r3, #4]
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	693a      	ldr	r2, [r7, #16]
 800d254:	621a      	str	r2, [r3, #32]
}
 800d256:	bf00      	nop
 800d258:	371c      	adds	r7, #28
 800d25a:	46bd      	mov	sp, r7
 800d25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop
 800d264:	feff8fff 	.word	0xfeff8fff
 800d268:	40010000 	.word	0x40010000
 800d26c:	40010400 	.word	0x40010400
 800d270:	40014000 	.word	0x40014000
 800d274:	40014400 	.word	0x40014400
 800d278:	40014800 	.word	0x40014800

0800d27c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b086      	sub	sp, #24
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d286:	2300      	movs	r3, #0
 800d288:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	689b      	ldr	r3, [r3, #8]
 800d290:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d292:	693a      	ldr	r2, [r7, #16]
 800d294:	4b65      	ldr	r3, [pc, #404]	; (800d42c <TIM_SlaveTimer_SetConfig+0x1b0>)
 800d296:	4013      	ands	r3, r2
 800d298:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800d29a:	683b      	ldr	r3, [r7, #0]
 800d29c:	685b      	ldr	r3, [r3, #4]
 800d29e:	693a      	ldr	r2, [r7, #16]
 800d2a0:	4313      	orrs	r3, r2
 800d2a2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800d2a4:	693a      	ldr	r2, [r7, #16]
 800d2a6:	4b62      	ldr	r3, [pc, #392]	; (800d430 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800d2a8:	4013      	ands	r3, r2
 800d2aa:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	693a      	ldr	r2, [r7, #16]
 800d2b2:	4313      	orrs	r3, r2
 800d2b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	693a      	ldr	r2, [r7, #16]
 800d2bc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	685b      	ldr	r3, [r3, #4]
 800d2c2:	4a5c      	ldr	r2, [pc, #368]	; (800d434 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800d2c4:	4293      	cmp	r3, r2
 800d2c6:	f000 80ab 	beq.w	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d2ca:	4a5a      	ldr	r2, [pc, #360]	; (800d434 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800d2cc:	4293      	cmp	r3, r2
 800d2ce:	f200 80a4 	bhi.w	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d2d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d2d6:	f000 80a3 	beq.w	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d2da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d2de:	f200 809c 	bhi.w	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d2e2:	4a55      	ldr	r2, [pc, #340]	; (800d438 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	f000 809b 	beq.w	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d2ea:	4a53      	ldr	r2, [pc, #332]	; (800d438 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	f200 8094 	bhi.w	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d2f2:	4a52      	ldr	r2, [pc, #328]	; (800d43c <TIM_SlaveTimer_SetConfig+0x1c0>)
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	f000 8093 	beq.w	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d2fa:	4a50      	ldr	r2, [pc, #320]	; (800d43c <TIM_SlaveTimer_SetConfig+0x1c0>)
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	f200 808c 	bhi.w	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d302:	4a4f      	ldr	r2, [pc, #316]	; (800d440 <TIM_SlaveTimer_SetConfig+0x1c4>)
 800d304:	4293      	cmp	r3, r2
 800d306:	f000 808b 	beq.w	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d30a:	4a4d      	ldr	r2, [pc, #308]	; (800d440 <TIM_SlaveTimer_SetConfig+0x1c4>)
 800d30c:	4293      	cmp	r3, r2
 800d30e:	f200 8084 	bhi.w	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d312:	4a4c      	ldr	r2, [pc, #304]	; (800d444 <TIM_SlaveTimer_SetConfig+0x1c8>)
 800d314:	4293      	cmp	r3, r2
 800d316:	f000 8083 	beq.w	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d31a:	4a4a      	ldr	r2, [pc, #296]	; (800d444 <TIM_SlaveTimer_SetConfig+0x1c8>)
 800d31c:	4293      	cmp	r3, r2
 800d31e:	d87c      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d320:	4a49      	ldr	r2, [pc, #292]	; (800d448 <TIM_SlaveTimer_SetConfig+0x1cc>)
 800d322:	4293      	cmp	r3, r2
 800d324:	d07c      	beq.n	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d326:	4a48      	ldr	r2, [pc, #288]	; (800d448 <TIM_SlaveTimer_SetConfig+0x1cc>)
 800d328:	4293      	cmp	r3, r2
 800d32a:	d876      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d32c:	4a47      	ldr	r2, [pc, #284]	; (800d44c <TIM_SlaveTimer_SetConfig+0x1d0>)
 800d32e:	4293      	cmp	r3, r2
 800d330:	d076      	beq.n	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d332:	4a46      	ldr	r2, [pc, #280]	; (800d44c <TIM_SlaveTimer_SetConfig+0x1d0>)
 800d334:	4293      	cmp	r3, r2
 800d336:	d870      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d338:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d33c:	d070      	beq.n	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d33e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d342:	d86a      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d344:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d348:	d06a      	beq.n	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d34a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d34e:	d864      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d350:	2b70      	cmp	r3, #112	; 0x70
 800d352:	d01a      	beq.n	800d38a <TIM_SlaveTimer_SetConfig+0x10e>
 800d354:	2b70      	cmp	r3, #112	; 0x70
 800d356:	d860      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d358:	2b60      	cmp	r3, #96	; 0x60
 800d35a:	d054      	beq.n	800d406 <TIM_SlaveTimer_SetConfig+0x18a>
 800d35c:	2b60      	cmp	r3, #96	; 0x60
 800d35e:	d85c      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d360:	2b50      	cmp	r3, #80	; 0x50
 800d362:	d046      	beq.n	800d3f2 <TIM_SlaveTimer_SetConfig+0x176>
 800d364:	2b50      	cmp	r3, #80	; 0x50
 800d366:	d858      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d368:	2b40      	cmp	r3, #64	; 0x40
 800d36a:	d019      	beq.n	800d3a0 <TIM_SlaveTimer_SetConfig+0x124>
 800d36c:	2b40      	cmp	r3, #64	; 0x40
 800d36e:	d854      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d370:	2b30      	cmp	r3, #48	; 0x30
 800d372:	d055      	beq.n	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d374:	2b30      	cmp	r3, #48	; 0x30
 800d376:	d850      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d378:	2b20      	cmp	r3, #32
 800d37a:	d051      	beq.n	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d37c:	2b20      	cmp	r3, #32
 800d37e:	d84c      	bhi.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
 800d380:	2b00      	cmp	r3, #0
 800d382:	d04d      	beq.n	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d384:	2b10      	cmp	r3, #16
 800d386:	d04b      	beq.n	800d420 <TIM_SlaveTimer_SetConfig+0x1a4>
 800d388:	e047      	b.n	800d41a <TIM_SlaveTimer_SetConfig+0x19e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	6818      	ldr	r0, [r3, #0]
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	68d9      	ldr	r1, [r3, #12]
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	689a      	ldr	r2, [r3, #8]
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	691b      	ldr	r3, [r3, #16]
 800d39a:	f000 fa01 	bl	800d7a0 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800d39e:	e040      	b.n	800d422 <TIM_SlaveTimer_SetConfig+0x1a6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	2b05      	cmp	r3, #5
 800d3a6:	d101      	bne.n	800d3ac <TIM_SlaveTimer_SetConfig+0x130>
      {
        return HAL_ERROR;
 800d3a8:	2301      	movs	r3, #1
 800d3aa:	e03b      	b.n	800d424 <TIM_SlaveTimer_SetConfig+0x1a8>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	6a1b      	ldr	r3, [r3, #32]
 800d3b2:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	6a1a      	ldr	r2, [r3, #32]
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	f022 0201 	bic.w	r2, r2, #1
 800d3c2:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	699b      	ldr	r3, [r3, #24]
 800d3ca:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d3cc:	68bb      	ldr	r3, [r7, #8]
 800d3ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d3d2:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	691b      	ldr	r3, [r3, #16]
 800d3d8:	011b      	lsls	r3, r3, #4
 800d3da:	68ba      	ldr	r2, [r7, #8]
 800d3dc:	4313      	orrs	r3, r2
 800d3de:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	68ba      	ldr	r2, [r7, #8]
 800d3e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	68fa      	ldr	r2, [r7, #12]
 800d3ee:	621a      	str	r2, [r3, #32]
      break;
 800d3f0:	e017      	b.n	800d422 <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6818      	ldr	r0, [r3, #0]
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	6899      	ldr	r1, [r3, #8]
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	691b      	ldr	r3, [r3, #16]
 800d3fe:	461a      	mov	r2, r3
 800d400:	f000 f89a 	bl	800d538 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800d404:	e00d      	b.n	800d422 <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6818      	ldr	r0, [r3, #0]
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	6899      	ldr	r1, [r3, #8]
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	691b      	ldr	r3, [r3, #16]
 800d412:	461a      	mov	r2, r3
 800d414:	f000 f8fc 	bl	800d610 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800d418:	e003      	b.n	800d422 <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800d41a:	2301      	movs	r3, #1
 800d41c:	75fb      	strb	r3, [r7, #23]
      break;
 800d41e:	e000      	b.n	800d422 <TIM_SlaveTimer_SetConfig+0x1a6>
      break;
 800d420:	bf00      	nop
  }

  return status;
 800d422:	7dfb      	ldrb	r3, [r7, #23]
}
 800d424:	4618      	mov	r0, r3
 800d426:	3718      	adds	r7, #24
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}
 800d42c:	ffcfff8f 	.word	0xffcfff8f
 800d430:	fffefff8 	.word	0xfffefff8
 800d434:	00200010 	.word	0x00200010
 800d438:	00100070 	.word	0x00100070
 800d43c:	00100060 	.word	0x00100060
 800d440:	00100050 	.word	0x00100050
 800d444:	00100040 	.word	0x00100040
 800d448:	00100030 	.word	0x00100030
 800d44c:	00100020 	.word	0x00100020

0800d450 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800d450:	b480      	push	{r7}
 800d452:	b087      	sub	sp, #28
 800d454:	af00      	add	r7, sp, #0
 800d456:	60f8      	str	r0, [r7, #12]
 800d458:	60b9      	str	r1, [r7, #8]
 800d45a:	607a      	str	r2, [r7, #4]
 800d45c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	6a1b      	ldr	r3, [r3, #32]
 800d462:	f023 0201 	bic.w	r2, r3, #1
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	699b      	ldr	r3, [r3, #24]
 800d46e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	6a1b      	ldr	r3, [r3, #32]
 800d474:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	4a28      	ldr	r2, [pc, #160]	; (800d51c <TIM_TI1_SetConfig+0xcc>)
 800d47a:	4293      	cmp	r3, r2
 800d47c:	d01b      	beq.n	800d4b6 <TIM_TI1_SetConfig+0x66>
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d484:	d017      	beq.n	800d4b6 <TIM_TI1_SetConfig+0x66>
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	4a25      	ldr	r2, [pc, #148]	; (800d520 <TIM_TI1_SetConfig+0xd0>)
 800d48a:	4293      	cmp	r3, r2
 800d48c:	d013      	beq.n	800d4b6 <TIM_TI1_SetConfig+0x66>
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	4a24      	ldr	r2, [pc, #144]	; (800d524 <TIM_TI1_SetConfig+0xd4>)
 800d492:	4293      	cmp	r3, r2
 800d494:	d00f      	beq.n	800d4b6 <TIM_TI1_SetConfig+0x66>
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	4a23      	ldr	r2, [pc, #140]	; (800d528 <TIM_TI1_SetConfig+0xd8>)
 800d49a:	4293      	cmp	r3, r2
 800d49c:	d00b      	beq.n	800d4b6 <TIM_TI1_SetConfig+0x66>
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	4a22      	ldr	r2, [pc, #136]	; (800d52c <TIM_TI1_SetConfig+0xdc>)
 800d4a2:	4293      	cmp	r3, r2
 800d4a4:	d007      	beq.n	800d4b6 <TIM_TI1_SetConfig+0x66>
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	4a21      	ldr	r2, [pc, #132]	; (800d530 <TIM_TI1_SetConfig+0xe0>)
 800d4aa:	4293      	cmp	r3, r2
 800d4ac:	d003      	beq.n	800d4b6 <TIM_TI1_SetConfig+0x66>
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	4a20      	ldr	r2, [pc, #128]	; (800d534 <TIM_TI1_SetConfig+0xe4>)
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	d101      	bne.n	800d4ba <TIM_TI1_SetConfig+0x6a>
 800d4b6:	2301      	movs	r3, #1
 800d4b8:	e000      	b.n	800d4bc <TIM_TI1_SetConfig+0x6c>
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d008      	beq.n	800d4d2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d4c0:	697b      	ldr	r3, [r7, #20]
 800d4c2:	f023 0303 	bic.w	r3, r3, #3
 800d4c6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800d4c8:	697a      	ldr	r2, [r7, #20]
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	4313      	orrs	r3, r2
 800d4ce:	617b      	str	r3, [r7, #20]
 800d4d0:	e003      	b.n	800d4da <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d4d2:	697b      	ldr	r3, [r7, #20]
 800d4d4:	f043 0301 	orr.w	r3, r3, #1
 800d4d8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d4da:	697b      	ldr	r3, [r7, #20]
 800d4dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d4e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	011b      	lsls	r3, r3, #4
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	697a      	ldr	r2, [r7, #20]
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	f023 030a 	bic.w	r3, r3, #10
 800d4f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d4f6:	68bb      	ldr	r3, [r7, #8]
 800d4f8:	f003 030a 	and.w	r3, r3, #10
 800d4fc:	693a      	ldr	r2, [r7, #16]
 800d4fe:	4313      	orrs	r3, r2
 800d500:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	697a      	ldr	r2, [r7, #20]
 800d506:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	693a      	ldr	r2, [r7, #16]
 800d50c:	621a      	str	r2, [r3, #32]
}
 800d50e:	bf00      	nop
 800d510:	371c      	adds	r7, #28
 800d512:	46bd      	mov	sp, r7
 800d514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d518:	4770      	bx	lr
 800d51a:	bf00      	nop
 800d51c:	40010000 	.word	0x40010000
 800d520:	40000400 	.word	0x40000400
 800d524:	40000800 	.word	0x40000800
 800d528:	40000c00 	.word	0x40000c00
 800d52c:	40010400 	.word	0x40010400
 800d530:	40001800 	.word	0x40001800
 800d534:	40014000 	.word	0x40014000

0800d538 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d538:	b480      	push	{r7}
 800d53a:	b087      	sub	sp, #28
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	60f8      	str	r0, [r7, #12]
 800d540:	60b9      	str	r1, [r7, #8]
 800d542:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	6a1b      	ldr	r3, [r3, #32]
 800d548:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	6a1b      	ldr	r3, [r3, #32]
 800d54e:	f023 0201 	bic.w	r2, r3, #1
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	699b      	ldr	r3, [r3, #24]
 800d55a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d55c:	693b      	ldr	r3, [r7, #16]
 800d55e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d562:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	011b      	lsls	r3, r3, #4
 800d568:	693a      	ldr	r2, [r7, #16]
 800d56a:	4313      	orrs	r3, r2
 800d56c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d56e:	697b      	ldr	r3, [r7, #20]
 800d570:	f023 030a 	bic.w	r3, r3, #10
 800d574:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d576:	697a      	ldr	r2, [r7, #20]
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	4313      	orrs	r3, r2
 800d57c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	693a      	ldr	r2, [r7, #16]
 800d582:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	697a      	ldr	r2, [r7, #20]
 800d588:	621a      	str	r2, [r3, #32]
}
 800d58a:	bf00      	nop
 800d58c:	371c      	adds	r7, #28
 800d58e:	46bd      	mov	sp, r7
 800d590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d594:	4770      	bx	lr

0800d596 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d596:	b480      	push	{r7}
 800d598:	b087      	sub	sp, #28
 800d59a:	af00      	add	r7, sp, #0
 800d59c:	60f8      	str	r0, [r7, #12]
 800d59e:	60b9      	str	r1, [r7, #8]
 800d5a0:	607a      	str	r2, [r7, #4]
 800d5a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	6a1b      	ldr	r3, [r3, #32]
 800d5a8:	f023 0210 	bic.w	r2, r3, #16
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	699b      	ldr	r3, [r3, #24]
 800d5b4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	6a1b      	ldr	r3, [r3, #32]
 800d5ba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d5bc:	697b      	ldr	r3, [r7, #20]
 800d5be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d5c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	021b      	lsls	r3, r3, #8
 800d5c8:	697a      	ldr	r2, [r7, #20]
 800d5ca:	4313      	orrs	r3, r2
 800d5cc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d5ce:	697b      	ldr	r3, [r7, #20]
 800d5d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d5d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	031b      	lsls	r3, r3, #12
 800d5da:	b29b      	uxth	r3, r3
 800d5dc:	697a      	ldr	r2, [r7, #20]
 800d5de:	4313      	orrs	r3, r2
 800d5e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d5e2:	693b      	ldr	r3, [r7, #16]
 800d5e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d5e8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d5ea:	68bb      	ldr	r3, [r7, #8]
 800d5ec:	011b      	lsls	r3, r3, #4
 800d5ee:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800d5f2:	693a      	ldr	r2, [r7, #16]
 800d5f4:	4313      	orrs	r3, r2
 800d5f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	697a      	ldr	r2, [r7, #20]
 800d5fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	693a      	ldr	r2, [r7, #16]
 800d602:	621a      	str	r2, [r3, #32]
}
 800d604:	bf00      	nop
 800d606:	371c      	adds	r7, #28
 800d608:	46bd      	mov	sp, r7
 800d60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60e:	4770      	bx	lr

0800d610 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d610:	b480      	push	{r7}
 800d612:	b087      	sub	sp, #28
 800d614:	af00      	add	r7, sp, #0
 800d616:	60f8      	str	r0, [r7, #12]
 800d618:	60b9      	str	r1, [r7, #8]
 800d61a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	6a1b      	ldr	r3, [r3, #32]
 800d620:	f023 0210 	bic.w	r2, r3, #16
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	699b      	ldr	r3, [r3, #24]
 800d62c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	6a1b      	ldr	r3, [r3, #32]
 800d632:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d634:	697b      	ldr	r3, [r7, #20]
 800d636:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d63a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	031b      	lsls	r3, r3, #12
 800d640:	697a      	ldr	r2, [r7, #20]
 800d642:	4313      	orrs	r3, r2
 800d644:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d646:	693b      	ldr	r3, [r7, #16]
 800d648:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d64c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d64e:	68bb      	ldr	r3, [r7, #8]
 800d650:	011b      	lsls	r3, r3, #4
 800d652:	693a      	ldr	r2, [r7, #16]
 800d654:	4313      	orrs	r3, r2
 800d656:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	697a      	ldr	r2, [r7, #20]
 800d65c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	693a      	ldr	r2, [r7, #16]
 800d662:	621a      	str	r2, [r3, #32]
}
 800d664:	bf00      	nop
 800d666:	371c      	adds	r7, #28
 800d668:	46bd      	mov	sp, r7
 800d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66e:	4770      	bx	lr

0800d670 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d670:	b480      	push	{r7}
 800d672:	b087      	sub	sp, #28
 800d674:	af00      	add	r7, sp, #0
 800d676:	60f8      	str	r0, [r7, #12]
 800d678:	60b9      	str	r1, [r7, #8]
 800d67a:	607a      	str	r2, [r7, #4]
 800d67c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	6a1b      	ldr	r3, [r3, #32]
 800d682:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	69db      	ldr	r3, [r3, #28]
 800d68e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	6a1b      	ldr	r3, [r3, #32]
 800d694:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	f023 0303 	bic.w	r3, r3, #3
 800d69c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800d69e:	697a      	ldr	r2, [r7, #20]
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	4313      	orrs	r3, r2
 800d6a4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d6a6:	697b      	ldr	r3, [r7, #20]
 800d6a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d6ac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	011b      	lsls	r3, r3, #4
 800d6b2:	b2db      	uxtb	r3, r3
 800d6b4:	697a      	ldr	r2, [r7, #20]
 800d6b6:	4313      	orrs	r3, r2
 800d6b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d6ba:	693b      	ldr	r3, [r7, #16]
 800d6bc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800d6c0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	021b      	lsls	r3, r3, #8
 800d6c6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800d6ca:	693a      	ldr	r2, [r7, #16]
 800d6cc:	4313      	orrs	r3, r2
 800d6ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	697a      	ldr	r2, [r7, #20]
 800d6d4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	693a      	ldr	r2, [r7, #16]
 800d6da:	621a      	str	r2, [r3, #32]
}
 800d6dc:	bf00      	nop
 800d6de:	371c      	adds	r7, #28
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e6:	4770      	bx	lr

0800d6e8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800d6e8:	b480      	push	{r7}
 800d6ea:	b087      	sub	sp, #28
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	60f8      	str	r0, [r7, #12]
 800d6f0:	60b9      	str	r1, [r7, #8]
 800d6f2:	607a      	str	r2, [r7, #4]
 800d6f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	6a1b      	ldr	r3, [r3, #32]
 800d6fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	69db      	ldr	r3, [r3, #28]
 800d706:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	6a1b      	ldr	r3, [r3, #32]
 800d70c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d70e:	697b      	ldr	r3, [r7, #20]
 800d710:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d714:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	021b      	lsls	r3, r3, #8
 800d71a:	697a      	ldr	r2, [r7, #20]
 800d71c:	4313      	orrs	r3, r2
 800d71e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d720:	697b      	ldr	r3, [r7, #20]
 800d722:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d726:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d728:	683b      	ldr	r3, [r7, #0]
 800d72a:	031b      	lsls	r3, r3, #12
 800d72c:	b29b      	uxth	r3, r3
 800d72e:	697a      	ldr	r2, [r7, #20]
 800d730:	4313      	orrs	r3, r2
 800d732:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800d73a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d73c:	68bb      	ldr	r3, [r7, #8]
 800d73e:	031b      	lsls	r3, r3, #12
 800d740:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800d744:	693a      	ldr	r2, [r7, #16]
 800d746:	4313      	orrs	r3, r2
 800d748:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	697a      	ldr	r2, [r7, #20]
 800d74e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	693a      	ldr	r2, [r7, #16]
 800d754:	621a      	str	r2, [r3, #32]
}
 800d756:	bf00      	nop
 800d758:	371c      	adds	r7, #28
 800d75a:	46bd      	mov	sp, r7
 800d75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d760:	4770      	bx	lr
	...

0800d764 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d764:	b480      	push	{r7}
 800d766:	b085      	sub	sp, #20
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
 800d76c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	689b      	ldr	r3, [r3, #8]
 800d772:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d774:	68fa      	ldr	r2, [r7, #12]
 800d776:	4b09      	ldr	r3, [pc, #36]	; (800d79c <TIM_ITRx_SetConfig+0x38>)
 800d778:	4013      	ands	r3, r2
 800d77a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d77c:	683a      	ldr	r2, [r7, #0]
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	4313      	orrs	r3, r2
 800d782:	f043 0307 	orr.w	r3, r3, #7
 800d786:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	68fa      	ldr	r2, [r7, #12]
 800d78c:	609a      	str	r2, [r3, #8]
}
 800d78e:	bf00      	nop
 800d790:	3714      	adds	r7, #20
 800d792:	46bd      	mov	sp, r7
 800d794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d798:	4770      	bx	lr
 800d79a:	bf00      	nop
 800d79c:	ffcfff8f 	.word	0xffcfff8f

0800d7a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b087      	sub	sp, #28
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	60f8      	str	r0, [r7, #12]
 800d7a8:	60b9      	str	r1, [r7, #8]
 800d7aa:	607a      	str	r2, [r7, #4]
 800d7ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	689b      	ldr	r3, [r3, #8]
 800d7b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d7b4:	697b      	ldr	r3, [r7, #20]
 800d7b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d7ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d7bc:	683b      	ldr	r3, [r7, #0]
 800d7be:	021a      	lsls	r2, r3, #8
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	431a      	orrs	r2, r3
 800d7c4:	68bb      	ldr	r3, [r7, #8]
 800d7c6:	4313      	orrs	r3, r2
 800d7c8:	697a      	ldr	r2, [r7, #20]
 800d7ca:	4313      	orrs	r3, r2
 800d7cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	697a      	ldr	r2, [r7, #20]
 800d7d2:	609a      	str	r2, [r3, #8]
}
 800d7d4:	bf00      	nop
 800d7d6:	371c      	adds	r7, #28
 800d7d8:	46bd      	mov	sp, r7
 800d7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7de:	4770      	bx	lr

0800d7e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d7e0:	b480      	push	{r7}
 800d7e2:	b085      	sub	sp, #20
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
 800d7e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7f0:	2b01      	cmp	r3, #1
 800d7f2:	d101      	bne.n	800d7f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d7f4:	2302      	movs	r3, #2
 800d7f6:	e06d      	b.n	800d8d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	2201      	movs	r2, #1
 800d7fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2202      	movs	r2, #2
 800d804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	689b      	ldr	r3, [r3, #8]
 800d816:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	4a30      	ldr	r2, [pc, #192]	; (800d8e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d81e:	4293      	cmp	r3, r2
 800d820:	d004      	beq.n	800d82c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	4a2f      	ldr	r2, [pc, #188]	; (800d8e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d828:	4293      	cmp	r3, r2
 800d82a:	d108      	bne.n	800d83e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d832:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	685b      	ldr	r3, [r3, #4]
 800d838:	68fa      	ldr	r2, [r7, #12]
 800d83a:	4313      	orrs	r3, r2
 800d83c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d844:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	68fa      	ldr	r2, [r7, #12]
 800d84c:	4313      	orrs	r3, r2
 800d84e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	68fa      	ldr	r2, [r7, #12]
 800d856:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	4a20      	ldr	r2, [pc, #128]	; (800d8e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d85e:	4293      	cmp	r3, r2
 800d860:	d022      	beq.n	800d8a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d86a:	d01d      	beq.n	800d8a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	4a1d      	ldr	r2, [pc, #116]	; (800d8e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d872:	4293      	cmp	r3, r2
 800d874:	d018      	beq.n	800d8a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	4a1c      	ldr	r2, [pc, #112]	; (800d8ec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d87c:	4293      	cmp	r3, r2
 800d87e:	d013      	beq.n	800d8a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	4a1a      	ldr	r2, [pc, #104]	; (800d8f0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d886:	4293      	cmp	r3, r2
 800d888:	d00e      	beq.n	800d8a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	4a15      	ldr	r2, [pc, #84]	; (800d8e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d890:	4293      	cmp	r3, r2
 800d892:	d009      	beq.n	800d8a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	4a16      	ldr	r2, [pc, #88]	; (800d8f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d89a:	4293      	cmp	r3, r2
 800d89c:	d004      	beq.n	800d8a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4a15      	ldr	r2, [pc, #84]	; (800d8f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d8a4:	4293      	cmp	r3, r2
 800d8a6:	d10c      	bne.n	800d8c2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d8a8:	68bb      	ldr	r3, [r7, #8]
 800d8aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d8ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	689b      	ldr	r3, [r3, #8]
 800d8b4:	68ba      	ldr	r2, [r7, #8]
 800d8b6:	4313      	orrs	r3, r2
 800d8b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	68ba      	ldr	r2, [r7, #8]
 800d8c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	2201      	movs	r2, #1
 800d8c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d8d2:	2300      	movs	r3, #0
}
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	3714      	adds	r7, #20
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8de:	4770      	bx	lr
 800d8e0:	40010000 	.word	0x40010000
 800d8e4:	40010400 	.word	0x40010400
 800d8e8:	40000400 	.word	0x40000400
 800d8ec:	40000800 	.word	0x40000800
 800d8f0:	40000c00 	.word	0x40000c00
 800d8f4:	40001800 	.word	0x40001800
 800d8f8:	40014000 	.word	0x40014000

0800d8fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d8fc:	b480      	push	{r7}
 800d8fe:	b085      	sub	sp, #20
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d906:	2300      	movs	r3, #0
 800d908:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d910:	2b01      	cmp	r3, #1
 800d912:	d101      	bne.n	800d918 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d914:	2302      	movs	r3, #2
 800d916:	e087      	b.n	800da28 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2201      	movs	r2, #1
 800d91c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	68db      	ldr	r3, [r3, #12]
 800d92a:	4313      	orrs	r3, r2
 800d92c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d934:	683b      	ldr	r3, [r7, #0]
 800d936:	689b      	ldr	r3, [r3, #8]
 800d938:	4313      	orrs	r3, r2
 800d93a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	685b      	ldr	r3, [r3, #4]
 800d946:	4313      	orrs	r3, r2
 800d948:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	4313      	orrs	r3, r2
 800d956:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	691b      	ldr	r3, [r3, #16]
 800d962:	4313      	orrs	r3, r2
 800d964:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	695b      	ldr	r3, [r3, #20]
 800d970:	4313      	orrs	r3, r2
 800d972:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d97e:	4313      	orrs	r3, r2
 800d980:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	699b      	ldr	r3, [r3, #24]
 800d98c:	041b      	lsls	r3, r3, #16
 800d98e:	4313      	orrs	r3, r2
 800d990:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	4a27      	ldr	r2, [pc, #156]	; (800da34 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800d998:	4293      	cmp	r3, r2
 800d99a:	d004      	beq.n	800d9a6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	4a25      	ldr	r2, [pc, #148]	; (800da38 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800d9a2:	4293      	cmp	r3, r2
 800d9a4:	d106      	bne.n	800d9b4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	69db      	ldr	r3, [r3, #28]
 800d9b0:	4313      	orrs	r3, r2
 800d9b2:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	4a1e      	ldr	r2, [pc, #120]	; (800da34 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800d9ba:	4293      	cmp	r3, r2
 800d9bc:	d004      	beq.n	800d9c8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	4a1d      	ldr	r2, [pc, #116]	; (800da38 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800d9c4:	4293      	cmp	r3, r2
 800d9c6:	d126      	bne.n	800da16 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9d2:	051b      	lsls	r3, r3, #20
 800d9d4:	4313      	orrs	r3, r2
 800d9d6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	6a1b      	ldr	r3, [r3, #32]
 800d9e2:	4313      	orrs	r3, r2
 800d9e4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9f0:	4313      	orrs	r3, r2
 800d9f2:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	4a0e      	ldr	r2, [pc, #56]	; (800da34 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800d9fa:	4293      	cmp	r3, r2
 800d9fc:	d004      	beq.n	800da08 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	4a0d      	ldr	r2, [pc, #52]	; (800da38 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800da04:	4293      	cmp	r3, r2
 800da06:	d106      	bne.n	800da16 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da12:	4313      	orrs	r3, r2
 800da14:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	68fa      	ldr	r2, [r7, #12]
 800da1c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2200      	movs	r2, #0
 800da22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800da26:	2300      	movs	r3, #0
}
 800da28:	4618      	mov	r0, r3
 800da2a:	3714      	adds	r7, #20
 800da2c:	46bd      	mov	sp, r7
 800da2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da32:	4770      	bx	lr
 800da34:	40010000 	.word	0x40010000
 800da38:	40010400 	.word	0x40010400

0800da3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800da3c:	b480      	push	{r7}
 800da3e:	b083      	sub	sp, #12
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800da44:	bf00      	nop
 800da46:	370c      	adds	r7, #12
 800da48:	46bd      	mov	sp, r7
 800da4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da4e:	4770      	bx	lr

0800da50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800da50:	b480      	push	{r7}
 800da52:	b083      	sub	sp, #12
 800da54:	af00      	add	r7, sp, #0
 800da56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800da58:	bf00      	nop
 800da5a:	370c      	adds	r7, #12
 800da5c:	46bd      	mov	sp, r7
 800da5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da62:	4770      	bx	lr

0800da64 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800da64:	b480      	push	{r7}
 800da66:	b083      	sub	sp, #12
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800da6c:	bf00      	nop
 800da6e:	370c      	adds	r7, #12
 800da70:	46bd      	mov	sp, r7
 800da72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da76:	4770      	bx	lr

0800da78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800da78:	b580      	push	{r7, lr}
 800da7a:	b082      	sub	sp, #8
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d101      	bne.n	800da8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800da86:	2301      	movs	r3, #1
 800da88:	e042      	b.n	800db10 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800da90:	2b00      	cmp	r3, #0
 800da92:	d106      	bne.n	800daa2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2200      	movs	r2, #0
 800da98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800da9c:	6878      	ldr	r0, [r7, #4]
 800da9e:	f7f4 ff49 	bl	8002934 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	2224      	movs	r2, #36	; 0x24
 800daa6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	681a      	ldr	r2, [r3, #0]
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	f022 0201 	bic.w	r2, r2, #1
 800dab8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f000 fcd6 	bl	800e46c <UART_SetConfig>
 800dac0:	4603      	mov	r3, r0
 800dac2:	2b01      	cmp	r3, #1
 800dac4:	d101      	bne.n	800daca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800dac6:	2301      	movs	r3, #1
 800dac8:	e022      	b.n	800db10 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d002      	beq.n	800dad8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800dad2:	6878      	ldr	r0, [r7, #4]
 800dad4:	f001 fb36 	bl	800f144 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	685a      	ldr	r2, [r3, #4]
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800dae6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	689a      	ldr	r2, [r3, #8]
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800daf6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	681a      	ldr	r2, [r3, #0]
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	f042 0201 	orr.w	r2, r2, #1
 800db06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800db08:	6878      	ldr	r0, [r7, #4]
 800db0a:	f001 fbbd 	bl	800f288 <UART_CheckIdleState>
 800db0e:	4603      	mov	r3, r0
}
 800db10:	4618      	mov	r0, r3
 800db12:	3708      	adds	r7, #8
 800db14:	46bd      	mov	sp, r7
 800db16:	bd80      	pop	{r7, pc}

0800db18 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b08a      	sub	sp, #40	; 0x28
 800db1c:	af02      	add	r7, sp, #8
 800db1e:	60f8      	str	r0, [r7, #12]
 800db20:	60b9      	str	r1, [r7, #8]
 800db22:	603b      	str	r3, [r7, #0]
 800db24:	4613      	mov	r3, r2
 800db26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800db2e:	2b20      	cmp	r3, #32
 800db30:	f040 8083 	bne.w	800dc3a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800db34:	68bb      	ldr	r3, [r7, #8]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d002      	beq.n	800db40 <HAL_UART_Transmit+0x28>
 800db3a:	88fb      	ldrh	r3, [r7, #6]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d101      	bne.n	800db44 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800db40:	2301      	movs	r3, #1
 800db42:	e07b      	b.n	800dc3c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800db4a:	2b01      	cmp	r3, #1
 800db4c:	d101      	bne.n	800db52 <HAL_UART_Transmit+0x3a>
 800db4e:	2302      	movs	r3, #2
 800db50:	e074      	b.n	800dc3c <HAL_UART_Transmit+0x124>
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	2201      	movs	r2, #1
 800db56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	2200      	movs	r2, #0
 800db5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	2221      	movs	r2, #33	; 0x21
 800db66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800db6a:	f7f5 fa31 	bl	8002fd0 <HAL_GetTick>
 800db6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	88fa      	ldrh	r2, [r7, #6]
 800db74:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	88fa      	ldrh	r2, [r7, #6]
 800db7c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	689b      	ldr	r3, [r3, #8]
 800db84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800db88:	d108      	bne.n	800db9c <HAL_UART_Transmit+0x84>
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	691b      	ldr	r3, [r3, #16]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d104      	bne.n	800db9c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800db92:	2300      	movs	r3, #0
 800db94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800db96:	68bb      	ldr	r3, [r7, #8]
 800db98:	61bb      	str	r3, [r7, #24]
 800db9a:	e003      	b.n	800dba4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800dba0:	2300      	movs	r3, #0
 800dba2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	2200      	movs	r2, #0
 800dba8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800dbac:	e02c      	b.n	800dc08 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800dbae:	683b      	ldr	r3, [r7, #0]
 800dbb0:	9300      	str	r3, [sp, #0]
 800dbb2:	697b      	ldr	r3, [r7, #20]
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	2180      	movs	r1, #128	; 0x80
 800dbb8:	68f8      	ldr	r0, [r7, #12]
 800dbba:	f001 fbb0 	bl	800f31e <UART_WaitOnFlagUntilTimeout>
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d001      	beq.n	800dbc8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800dbc4:	2303      	movs	r3, #3
 800dbc6:	e039      	b.n	800dc3c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800dbc8:	69fb      	ldr	r3, [r7, #28]
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d10b      	bne.n	800dbe6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800dbce:	69bb      	ldr	r3, [r7, #24]
 800dbd0:	881b      	ldrh	r3, [r3, #0]
 800dbd2:	461a      	mov	r2, r3
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800dbdc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800dbde:	69bb      	ldr	r3, [r7, #24]
 800dbe0:	3302      	adds	r3, #2
 800dbe2:	61bb      	str	r3, [r7, #24]
 800dbe4:	e007      	b.n	800dbf6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800dbe6:	69fb      	ldr	r3, [r7, #28]
 800dbe8:	781a      	ldrb	r2, [r3, #0]
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800dbf0:	69fb      	ldr	r3, [r7, #28]
 800dbf2:	3301      	adds	r3, #1
 800dbf4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800dbfc:	b29b      	uxth	r3, r3
 800dbfe:	3b01      	subs	r3, #1
 800dc00:	b29a      	uxth	r2, r3
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800dc0e:	b29b      	uxth	r3, r3
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d1cc      	bne.n	800dbae <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	9300      	str	r3, [sp, #0]
 800dc18:	697b      	ldr	r3, [r7, #20]
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	2140      	movs	r1, #64	; 0x40
 800dc1e:	68f8      	ldr	r0, [r7, #12]
 800dc20:	f001 fb7d 	bl	800f31e <UART_WaitOnFlagUntilTimeout>
 800dc24:	4603      	mov	r3, r0
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d001      	beq.n	800dc2e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800dc2a:	2303      	movs	r3, #3
 800dc2c:	e006      	b.n	800dc3c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	2220      	movs	r2, #32
 800dc32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800dc36:	2300      	movs	r3, #0
 800dc38:	e000      	b.n	800dc3c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800dc3a:	2302      	movs	r3, #2
  }
}
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	3720      	adds	r7, #32
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}

0800dc44 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b08a      	sub	sp, #40	; 0x28
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	60b9      	str	r1, [r7, #8]
 800dc4e:	4613      	mov	r3, r2
 800dc50:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc58:	2b20      	cmp	r3, #32
 800dc5a:	d142      	bne.n	800dce2 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800dc5c:	68bb      	ldr	r3, [r7, #8]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d002      	beq.n	800dc68 <HAL_UART_Receive_IT+0x24>
 800dc62:	88fb      	ldrh	r3, [r7, #6]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d101      	bne.n	800dc6c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800dc68:	2301      	movs	r3, #1
 800dc6a:	e03b      	b.n	800dce4 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dc72:	2b01      	cmp	r3, #1
 800dc74:	d101      	bne.n	800dc7a <HAL_UART_Receive_IT+0x36>
 800dc76:	2302      	movs	r3, #2
 800dc78:	e034      	b.n	800dce4 <HAL_UART_Receive_IT+0xa0>
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	2201      	movs	r2, #1
 800dc7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	2200      	movs	r2, #0
 800dc86:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	4a17      	ldr	r2, [pc, #92]	; (800dcec <HAL_UART_Receive_IT+0xa8>)
 800dc8e:	4293      	cmp	r3, r2
 800dc90:	d01f      	beq.n	800dcd2 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	685b      	ldr	r3, [r3, #4]
 800dc98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d018      	beq.n	800dcd2 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dca6:	697b      	ldr	r3, [r7, #20]
 800dca8:	e853 3f00 	ldrex	r3, [r3]
 800dcac:	613b      	str	r3, [r7, #16]
   return(result);
 800dcae:	693b      	ldr	r3, [r7, #16]
 800dcb0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dcb4:	627b      	str	r3, [r7, #36]	; 0x24
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	461a      	mov	r2, r3
 800dcbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcbe:	623b      	str	r3, [r7, #32]
 800dcc0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcc2:	69f9      	ldr	r1, [r7, #28]
 800dcc4:	6a3a      	ldr	r2, [r7, #32]
 800dcc6:	e841 2300 	strex	r3, r2, [r1]
 800dcca:	61bb      	str	r3, [r7, #24]
   return(result);
 800dccc:	69bb      	ldr	r3, [r7, #24]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d1e6      	bne.n	800dca0 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800dcd2:	88fb      	ldrh	r3, [r7, #6]
 800dcd4:	461a      	mov	r2, r3
 800dcd6:	68b9      	ldr	r1, [r7, #8]
 800dcd8:	68f8      	ldr	r0, [r7, #12]
 800dcda:	f001 fbe9 	bl	800f4b0 <UART_Start_Receive_IT>
 800dcde:	4603      	mov	r3, r0
 800dce0:	e000      	b.n	800dce4 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800dce2:	2302      	movs	r3, #2
  }
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3728      	adds	r7, #40	; 0x28
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd80      	pop	{r7, pc}
 800dcec:	58000c00 	.word	0x58000c00

0800dcf0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	b0ba      	sub	sp, #232	; 0xe8
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	69db      	ldr	r3, [r3, #28]
 800dcfe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	689b      	ldr	r3, [r3, #8]
 800dd12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800dd16:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800dd1a:	f640 030f 	movw	r3, #2063	; 0x80f
 800dd1e:	4013      	ands	r3, r2
 800dd20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800dd24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d11b      	bne.n	800dd64 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dd2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dd30:	f003 0320 	and.w	r3, r3, #32
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d015      	beq.n	800dd64 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800dd38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dd3c:	f003 0320 	and.w	r3, r3, #32
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d105      	bne.n	800dd50 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dd44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dd48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d009      	beq.n	800dd64 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	f000 835a 	beq.w	800e40e <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd5e:	6878      	ldr	r0, [r7, #4]
 800dd60:	4798      	blx	r3
      }
      return;
 800dd62:	e354      	b.n	800e40e <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800dd64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	f000 811f 	beq.w	800dfac <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800dd6e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800dd72:	4b8b      	ldr	r3, [pc, #556]	; (800dfa0 <HAL_UART_IRQHandler+0x2b0>)
 800dd74:	4013      	ands	r3, r2
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d106      	bne.n	800dd88 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800dd7a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800dd7e:	4b89      	ldr	r3, [pc, #548]	; (800dfa4 <HAL_UART_IRQHandler+0x2b4>)
 800dd80:	4013      	ands	r3, r2
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	f000 8112 	beq.w	800dfac <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800dd88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dd8c:	f003 0301 	and.w	r3, r3, #1
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d011      	beq.n	800ddb8 <HAL_UART_IRQHandler+0xc8>
 800dd94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dd98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d00b      	beq.n	800ddb8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	2201      	movs	r2, #1
 800dda6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ddae:	f043 0201 	orr.w	r2, r3, #1
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ddb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ddbc:	f003 0302 	and.w	r3, r3, #2
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d011      	beq.n	800dde8 <HAL_UART_IRQHandler+0xf8>
 800ddc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ddc8:	f003 0301 	and.w	r3, r3, #1
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d00b      	beq.n	800dde8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	2202      	movs	r2, #2
 800ddd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ddde:	f043 0204 	orr.w	r2, r3, #4
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800dde8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ddec:	f003 0304 	and.w	r3, r3, #4
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d011      	beq.n	800de18 <HAL_UART_IRQHandler+0x128>
 800ddf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ddf8:	f003 0301 	and.w	r3, r3, #1
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d00b      	beq.n	800de18 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	2204      	movs	r2, #4
 800de06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de0e:	f043 0202 	orr.w	r2, r3, #2
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800de18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de1c:	f003 0308 	and.w	r3, r3, #8
 800de20:	2b00      	cmp	r3, #0
 800de22:	d017      	beq.n	800de54 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800de24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800de28:	f003 0320 	and.w	r3, r3, #32
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d105      	bne.n	800de3c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800de30:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800de34:	4b5a      	ldr	r3, [pc, #360]	; (800dfa0 <HAL_UART_IRQHandler+0x2b0>)
 800de36:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d00b      	beq.n	800de54 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	2208      	movs	r2, #8
 800de42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de4a:	f043 0208 	orr.w	r2, r3, #8
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800de54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d012      	beq.n	800de86 <HAL_UART_IRQHandler+0x196>
 800de60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800de64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d00c      	beq.n	800de86 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800de74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de7c:	f043 0220 	orr.w	r2, r3, #32
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	f000 82c0 	beq.w	800e412 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800de92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de96:	f003 0320 	and.w	r3, r3, #32
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d013      	beq.n	800dec6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800de9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dea2:	f003 0320 	and.w	r3, r3, #32
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d105      	bne.n	800deb6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800deaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800deae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d007      	beq.n	800dec6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800deba:	2b00      	cmp	r3, #0
 800debc:	d003      	beq.n	800dec6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800decc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	689b      	ldr	r3, [r3, #8]
 800ded6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800deda:	2b40      	cmp	r3, #64	; 0x40
 800dedc:	d005      	beq.n	800deea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dede:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800dee2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d04f      	beq.n	800df8a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800deea:	6878      	ldr	r0, [r7, #4]
 800deec:	f001 fc0a 	bl	800f704 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	689b      	ldr	r3, [r3, #8]
 800def6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800defa:	2b40      	cmp	r3, #64	; 0x40
 800defc:	d141      	bne.n	800df82 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	3308      	adds	r3, #8
 800df04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800df0c:	e853 3f00 	ldrex	r3, [r3]
 800df10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800df14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800df18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800df1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	3308      	adds	r3, #8
 800df26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800df2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800df2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800df36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800df3a:	e841 2300 	strex	r3, r2, [r1]
 800df3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800df42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800df46:	2b00      	cmp	r3, #0
 800df48:	d1d9      	bne.n	800defe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d013      	beq.n	800df7a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800df56:	4a14      	ldr	r2, [pc, #80]	; (800dfa8 <HAL_UART_IRQHandler+0x2b8>)
 800df58:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800df5e:	4618      	mov	r0, r3
 800df60:	f7f6 fac0 	bl	80044e4 <HAL_DMA_Abort_IT>
 800df64:	4603      	mov	r3, r0
 800df66:	2b00      	cmp	r3, #0
 800df68:	d017      	beq.n	800df9a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800df6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df70:	687a      	ldr	r2, [r7, #4]
 800df72:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800df74:	4610      	mov	r0, r2
 800df76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df78:	e00f      	b.n	800df9a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800df7a:	6878      	ldr	r0, [r7, #4]
 800df7c:	f000 fa60 	bl	800e440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df80:	e00b      	b.n	800df9a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800df82:	6878      	ldr	r0, [r7, #4]
 800df84:	f000 fa5c 	bl	800e440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df88:	e007      	b.n	800df9a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800df8a:	6878      	ldr	r0, [r7, #4]
 800df8c:	f000 fa58 	bl	800e440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2200      	movs	r2, #0
 800df94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800df98:	e23b      	b.n	800e412 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df9a:	bf00      	nop
    return;
 800df9c:	e239      	b.n	800e412 <HAL_UART_IRQHandler+0x722>
 800df9e:	bf00      	nop
 800dfa0:	10000001 	.word	0x10000001
 800dfa4:	04000120 	.word	0x04000120
 800dfa8:	0800f7d1 	.word	0x0800f7d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dfb0:	2b01      	cmp	r3, #1
 800dfb2:	f040 81ce 	bne.w	800e352 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800dfb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dfba:	f003 0310 	and.w	r3, r3, #16
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	f000 81c7 	beq.w	800e352 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dfc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dfc8:	f003 0310 	and.w	r3, r3, #16
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	f000 81c0 	beq.w	800e352 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	2210      	movs	r2, #16
 800dfd8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	689b      	ldr	r3, [r3, #8]
 800dfe0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfe4:	2b40      	cmp	r3, #64	; 0x40
 800dfe6:	f040 813b 	bne.w	800e260 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	4a8b      	ldr	r2, [pc, #556]	; (800e220 <HAL_UART_IRQHandler+0x530>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d059      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	4a89      	ldr	r2, [pc, #548]	; (800e224 <HAL_UART_IRQHandler+0x534>)
 800dffe:	4293      	cmp	r3, r2
 800e000:	d053      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	4a87      	ldr	r2, [pc, #540]	; (800e228 <HAL_UART_IRQHandler+0x538>)
 800e00a:	4293      	cmp	r3, r2
 800e00c:	d04d      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	4a85      	ldr	r2, [pc, #532]	; (800e22c <HAL_UART_IRQHandler+0x53c>)
 800e016:	4293      	cmp	r3, r2
 800e018:	d047      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	4a83      	ldr	r2, [pc, #524]	; (800e230 <HAL_UART_IRQHandler+0x540>)
 800e022:	4293      	cmp	r3, r2
 800e024:	d041      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	4a81      	ldr	r2, [pc, #516]	; (800e234 <HAL_UART_IRQHandler+0x544>)
 800e02e:	4293      	cmp	r3, r2
 800e030:	d03b      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	4a7f      	ldr	r2, [pc, #508]	; (800e238 <HAL_UART_IRQHandler+0x548>)
 800e03a:	4293      	cmp	r3, r2
 800e03c:	d035      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	4a7d      	ldr	r2, [pc, #500]	; (800e23c <HAL_UART_IRQHandler+0x54c>)
 800e046:	4293      	cmp	r3, r2
 800e048:	d02f      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	4a7b      	ldr	r2, [pc, #492]	; (800e240 <HAL_UART_IRQHandler+0x550>)
 800e052:	4293      	cmp	r3, r2
 800e054:	d029      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	4a79      	ldr	r2, [pc, #484]	; (800e244 <HAL_UART_IRQHandler+0x554>)
 800e05e:	4293      	cmp	r3, r2
 800e060:	d023      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	4a77      	ldr	r2, [pc, #476]	; (800e248 <HAL_UART_IRQHandler+0x558>)
 800e06a:	4293      	cmp	r3, r2
 800e06c:	d01d      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	4a75      	ldr	r2, [pc, #468]	; (800e24c <HAL_UART_IRQHandler+0x55c>)
 800e076:	4293      	cmp	r3, r2
 800e078:	d017      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	4a73      	ldr	r2, [pc, #460]	; (800e250 <HAL_UART_IRQHandler+0x560>)
 800e082:	4293      	cmp	r3, r2
 800e084:	d011      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	4a71      	ldr	r2, [pc, #452]	; (800e254 <HAL_UART_IRQHandler+0x564>)
 800e08e:	4293      	cmp	r3, r2
 800e090:	d00b      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	4a6f      	ldr	r2, [pc, #444]	; (800e258 <HAL_UART_IRQHandler+0x568>)
 800e09a:	4293      	cmp	r3, r2
 800e09c:	d005      	beq.n	800e0aa <HAL_UART_IRQHandler+0x3ba>
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	4a6d      	ldr	r2, [pc, #436]	; (800e25c <HAL_UART_IRQHandler+0x56c>)
 800e0a6:	4293      	cmp	r3, r2
 800e0a8:	d105      	bne.n	800e0b6 <HAL_UART_IRQHandler+0x3c6>
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	685b      	ldr	r3, [r3, #4]
 800e0b2:	b29b      	uxth	r3, r3
 800e0b4:	e004      	b.n	800e0c0 <HAL_UART_IRQHandler+0x3d0>
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	685b      	ldr	r3, [r3, #4]
 800e0be:	b29b      	uxth	r3, r3
 800e0c0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e0c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	f000 81a4 	beq.w	800e416 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e0d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e0d8:	429a      	cmp	r2, r3
 800e0da:	f080 819c 	bcs.w	800e416 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e0e4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0ec:	69db      	ldr	r3, [r3, #28]
 800e0ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e0f2:	f000 8086 	beq.w	800e202 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e102:	e853 3f00 	ldrex	r3, [r3]
 800e106:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e10a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e10e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e112:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	461a      	mov	r2, r3
 800e11c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e120:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e124:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e128:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e12c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e130:	e841 2300 	strex	r3, r2, [r1]
 800e134:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e138:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d1da      	bne.n	800e0f6 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	3308      	adds	r3, #8
 800e146:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e148:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e14a:	e853 3f00 	ldrex	r3, [r3]
 800e14e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e150:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e152:	f023 0301 	bic.w	r3, r3, #1
 800e156:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	3308      	adds	r3, #8
 800e160:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e164:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e168:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e16a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e16c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e170:	e841 2300 	strex	r3, r2, [r1]
 800e174:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e176:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d1e1      	bne.n	800e140 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	3308      	adds	r3, #8
 800e182:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e184:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e186:	e853 3f00 	ldrex	r3, [r3]
 800e18a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e18c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e18e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e192:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	3308      	adds	r3, #8
 800e19c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e1a0:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e1a2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e1a6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e1a8:	e841 2300 	strex	r3, r2, [r1]
 800e1ac:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e1ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d1e3      	bne.n	800e17c <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2220      	movs	r2, #32
 800e1b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	2200      	movs	r2, #0
 800e1c0:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e1ca:	e853 3f00 	ldrex	r3, [r3]
 800e1ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e1d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e1d2:	f023 0310 	bic.w	r3, r3, #16
 800e1d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	461a      	mov	r2, r3
 800e1e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e1e4:	65bb      	str	r3, [r7, #88]	; 0x58
 800e1e6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e1ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e1ec:	e841 2300 	strex	r3, r2, [r1]
 800e1f0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e1f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d1e4      	bne.n	800e1c2 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e1fc:	4618      	mov	r0, r3
 800e1fe:	f7f5 fe53 	bl	8003ea8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e20e:	b29b      	uxth	r3, r3
 800e210:	1ad3      	subs	r3, r2, r3
 800e212:	b29b      	uxth	r3, r3
 800e214:	4619      	mov	r1, r3
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f000 f91c 	bl	800e454 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e21c:	e0fb      	b.n	800e416 <HAL_UART_IRQHandler+0x726>
 800e21e:	bf00      	nop
 800e220:	40020010 	.word	0x40020010
 800e224:	40020028 	.word	0x40020028
 800e228:	40020040 	.word	0x40020040
 800e22c:	40020058 	.word	0x40020058
 800e230:	40020070 	.word	0x40020070
 800e234:	40020088 	.word	0x40020088
 800e238:	400200a0 	.word	0x400200a0
 800e23c:	400200b8 	.word	0x400200b8
 800e240:	40020410 	.word	0x40020410
 800e244:	40020428 	.word	0x40020428
 800e248:	40020440 	.word	0x40020440
 800e24c:	40020458 	.word	0x40020458
 800e250:	40020470 	.word	0x40020470
 800e254:	40020488 	.word	0x40020488
 800e258:	400204a0 	.word	0x400204a0
 800e25c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e26c:	b29b      	uxth	r3, r3
 800e26e:	1ad3      	subs	r3, r2, r3
 800e270:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e27a:	b29b      	uxth	r3, r3
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	f000 80cc 	beq.w	800e41a <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800e282:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e286:	2b00      	cmp	r3, #0
 800e288:	f000 80c7 	beq.w	800e41a <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e294:	e853 3f00 	ldrex	r3, [r3]
 800e298:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e29a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e29c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e2a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	461a      	mov	r2, r3
 800e2aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e2ae:	647b      	str	r3, [r7, #68]	; 0x44
 800e2b0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e2b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e2b6:	e841 2300 	strex	r3, r2, [r1]
 800e2ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e2bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d1e4      	bne.n	800e28c <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	3308      	adds	r3, #8
 800e2c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2cc:	e853 3f00 	ldrex	r3, [r3]
 800e2d0:	623b      	str	r3, [r7, #32]
   return(result);
 800e2d2:	6a3a      	ldr	r2, [r7, #32]
 800e2d4:	4b54      	ldr	r3, [pc, #336]	; (800e428 <HAL_UART_IRQHandler+0x738>)
 800e2d6:	4013      	ands	r3, r2
 800e2d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	3308      	adds	r3, #8
 800e2e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e2e6:	633a      	str	r2, [r7, #48]	; 0x30
 800e2e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e2ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e2ee:	e841 2300 	strex	r3, r2, [r1]
 800e2f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e2f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d1e3      	bne.n	800e2c2 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	2220      	movs	r2, #32
 800e2fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2200      	movs	r2, #0
 800e306:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	2200      	movs	r2, #0
 800e30c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	e853 3f00 	ldrex	r3, [r3]
 800e31a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	f023 0310 	bic.w	r3, r3, #16
 800e322:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	461a      	mov	r2, r3
 800e32c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e330:	61fb      	str	r3, [r7, #28]
 800e332:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e334:	69b9      	ldr	r1, [r7, #24]
 800e336:	69fa      	ldr	r2, [r7, #28]
 800e338:	e841 2300 	strex	r3, r2, [r1]
 800e33c:	617b      	str	r3, [r7, #20]
   return(result);
 800e33e:	697b      	ldr	r3, [r7, #20]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d1e4      	bne.n	800e30e <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e344:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e348:	4619      	mov	r1, r3
 800e34a:	6878      	ldr	r0, [r7, #4]
 800e34c:	f000 f882 	bl	800e454 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e350:	e063      	b.n	800e41a <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e356:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d00e      	beq.n	800e37c <HAL_UART_IRQHandler+0x68c>
 800e35e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e366:	2b00      	cmp	r3, #0
 800e368:	d008      	beq.n	800e37c <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e372:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e374:	6878      	ldr	r0, [r7, #4]
 800e376:	f001 fec9 	bl	801010c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e37a:	e051      	b.n	800e420 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e37c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e384:	2b00      	cmp	r3, #0
 800e386:	d014      	beq.n	800e3b2 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e38c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e390:	2b00      	cmp	r3, #0
 800e392:	d105      	bne.n	800e3a0 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e394:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e398:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d008      	beq.n	800e3b2 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d03a      	beq.n	800e41e <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e3ac:	6878      	ldr	r0, [r7, #4]
 800e3ae:	4798      	blx	r3
    }
    return;
 800e3b0:	e035      	b.n	800e41e <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e3b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d009      	beq.n	800e3d2 <HAL_UART_IRQHandler+0x6e2>
 800e3be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e3c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d003      	beq.n	800e3d2 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800e3ca:	6878      	ldr	r0, [r7, #4]
 800e3cc:	f001 fa16 	bl	800f7fc <UART_EndTransmit_IT>
    return;
 800e3d0:	e026      	b.n	800e420 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e3d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d009      	beq.n	800e3f2 <HAL_UART_IRQHandler+0x702>
 800e3de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e3e2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d003      	beq.n	800e3f2 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e3ea:	6878      	ldr	r0, [r7, #4]
 800e3ec:	f001 fea2 	bl	8010134 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e3f0:	e016      	b.n	800e420 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e3f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e3f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d010      	beq.n	800e420 <HAL_UART_IRQHandler+0x730>
 800e3fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e402:	2b00      	cmp	r3, #0
 800e404:	da0c      	bge.n	800e420 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e406:	6878      	ldr	r0, [r7, #4]
 800e408:	f001 fe8a 	bl	8010120 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e40c:	e008      	b.n	800e420 <HAL_UART_IRQHandler+0x730>
      return;
 800e40e:	bf00      	nop
 800e410:	e006      	b.n	800e420 <HAL_UART_IRQHandler+0x730>
    return;
 800e412:	bf00      	nop
 800e414:	e004      	b.n	800e420 <HAL_UART_IRQHandler+0x730>
      return;
 800e416:	bf00      	nop
 800e418:	e002      	b.n	800e420 <HAL_UART_IRQHandler+0x730>
      return;
 800e41a:	bf00      	nop
 800e41c:	e000      	b.n	800e420 <HAL_UART_IRQHandler+0x730>
    return;
 800e41e:	bf00      	nop
  }
}
 800e420:	37e8      	adds	r7, #232	; 0xe8
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}
 800e426:	bf00      	nop
 800e428:	effffffe 	.word	0xeffffffe

0800e42c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e42c:	b480      	push	{r7}
 800e42e:	b083      	sub	sp, #12
 800e430:	af00      	add	r7, sp, #0
 800e432:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e434:	bf00      	nop
 800e436:	370c      	adds	r7, #12
 800e438:	46bd      	mov	sp, r7
 800e43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e43e:	4770      	bx	lr

0800e440 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e440:	b480      	push	{r7}
 800e442:	b083      	sub	sp, #12
 800e444:	af00      	add	r7, sp, #0
 800e446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e448:	bf00      	nop
 800e44a:	370c      	adds	r7, #12
 800e44c:	46bd      	mov	sp, r7
 800e44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e452:	4770      	bx	lr

0800e454 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e454:	b480      	push	{r7}
 800e456:	b083      	sub	sp, #12
 800e458:	af00      	add	r7, sp, #0
 800e45a:	6078      	str	r0, [r7, #4]
 800e45c:	460b      	mov	r3, r1
 800e45e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e460:	bf00      	nop
 800e462:	370c      	adds	r7, #12
 800e464:	46bd      	mov	sp, r7
 800e466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46a:	4770      	bx	lr

0800e46c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e46c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e470:	b092      	sub	sp, #72	; 0x48
 800e472:	af00      	add	r7, sp, #0
 800e474:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e476:	2300      	movs	r3, #0
 800e478:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e47c:	697b      	ldr	r3, [r7, #20]
 800e47e:	689a      	ldr	r2, [r3, #8]
 800e480:	697b      	ldr	r3, [r7, #20]
 800e482:	691b      	ldr	r3, [r3, #16]
 800e484:	431a      	orrs	r2, r3
 800e486:	697b      	ldr	r3, [r7, #20]
 800e488:	695b      	ldr	r3, [r3, #20]
 800e48a:	431a      	orrs	r2, r3
 800e48c:	697b      	ldr	r3, [r7, #20]
 800e48e:	69db      	ldr	r3, [r3, #28]
 800e490:	4313      	orrs	r3, r2
 800e492:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e494:	697b      	ldr	r3, [r7, #20]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	681a      	ldr	r2, [r3, #0]
 800e49a:	4bbe      	ldr	r3, [pc, #760]	; (800e794 <UART_SetConfig+0x328>)
 800e49c:	4013      	ands	r3, r2
 800e49e:	697a      	ldr	r2, [r7, #20]
 800e4a0:	6812      	ldr	r2, [r2, #0]
 800e4a2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e4a4:	430b      	orrs	r3, r1
 800e4a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e4a8:	697b      	ldr	r3, [r7, #20]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	685b      	ldr	r3, [r3, #4]
 800e4ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e4b2:	697b      	ldr	r3, [r7, #20]
 800e4b4:	68da      	ldr	r2, [r3, #12]
 800e4b6:	697b      	ldr	r3, [r7, #20]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	430a      	orrs	r2, r1
 800e4bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e4be:	697b      	ldr	r3, [r7, #20]
 800e4c0:	699b      	ldr	r3, [r3, #24]
 800e4c2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e4c4:	697b      	ldr	r3, [r7, #20]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	4ab3      	ldr	r2, [pc, #716]	; (800e798 <UART_SetConfig+0x32c>)
 800e4ca:	4293      	cmp	r3, r2
 800e4cc:	d004      	beq.n	800e4d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e4ce:	697b      	ldr	r3, [r7, #20]
 800e4d0:	6a1b      	ldr	r3, [r3, #32]
 800e4d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e4d4:	4313      	orrs	r3, r2
 800e4d6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e4d8:	697b      	ldr	r3, [r7, #20]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	689a      	ldr	r2, [r3, #8]
 800e4de:	4baf      	ldr	r3, [pc, #700]	; (800e79c <UART_SetConfig+0x330>)
 800e4e0:	4013      	ands	r3, r2
 800e4e2:	697a      	ldr	r2, [r7, #20]
 800e4e4:	6812      	ldr	r2, [r2, #0]
 800e4e6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e4e8:	430b      	orrs	r3, r1
 800e4ea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e4ec:	697b      	ldr	r3, [r7, #20]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4f2:	f023 010f 	bic.w	r1, r3, #15
 800e4f6:	697b      	ldr	r3, [r7, #20]
 800e4f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e4fa:	697b      	ldr	r3, [r7, #20]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	430a      	orrs	r2, r1
 800e500:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e502:	697b      	ldr	r3, [r7, #20]
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	4aa6      	ldr	r2, [pc, #664]	; (800e7a0 <UART_SetConfig+0x334>)
 800e508:	4293      	cmp	r3, r2
 800e50a:	d177      	bne.n	800e5fc <UART_SetConfig+0x190>
 800e50c:	4ba5      	ldr	r3, [pc, #660]	; (800e7a4 <UART_SetConfig+0x338>)
 800e50e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e510:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e514:	2b28      	cmp	r3, #40	; 0x28
 800e516:	d86d      	bhi.n	800e5f4 <UART_SetConfig+0x188>
 800e518:	a201      	add	r2, pc, #4	; (adr r2, 800e520 <UART_SetConfig+0xb4>)
 800e51a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e51e:	bf00      	nop
 800e520:	0800e5c5 	.word	0x0800e5c5
 800e524:	0800e5f5 	.word	0x0800e5f5
 800e528:	0800e5f5 	.word	0x0800e5f5
 800e52c:	0800e5f5 	.word	0x0800e5f5
 800e530:	0800e5f5 	.word	0x0800e5f5
 800e534:	0800e5f5 	.word	0x0800e5f5
 800e538:	0800e5f5 	.word	0x0800e5f5
 800e53c:	0800e5f5 	.word	0x0800e5f5
 800e540:	0800e5cd 	.word	0x0800e5cd
 800e544:	0800e5f5 	.word	0x0800e5f5
 800e548:	0800e5f5 	.word	0x0800e5f5
 800e54c:	0800e5f5 	.word	0x0800e5f5
 800e550:	0800e5f5 	.word	0x0800e5f5
 800e554:	0800e5f5 	.word	0x0800e5f5
 800e558:	0800e5f5 	.word	0x0800e5f5
 800e55c:	0800e5f5 	.word	0x0800e5f5
 800e560:	0800e5d5 	.word	0x0800e5d5
 800e564:	0800e5f5 	.word	0x0800e5f5
 800e568:	0800e5f5 	.word	0x0800e5f5
 800e56c:	0800e5f5 	.word	0x0800e5f5
 800e570:	0800e5f5 	.word	0x0800e5f5
 800e574:	0800e5f5 	.word	0x0800e5f5
 800e578:	0800e5f5 	.word	0x0800e5f5
 800e57c:	0800e5f5 	.word	0x0800e5f5
 800e580:	0800e5dd 	.word	0x0800e5dd
 800e584:	0800e5f5 	.word	0x0800e5f5
 800e588:	0800e5f5 	.word	0x0800e5f5
 800e58c:	0800e5f5 	.word	0x0800e5f5
 800e590:	0800e5f5 	.word	0x0800e5f5
 800e594:	0800e5f5 	.word	0x0800e5f5
 800e598:	0800e5f5 	.word	0x0800e5f5
 800e59c:	0800e5f5 	.word	0x0800e5f5
 800e5a0:	0800e5e5 	.word	0x0800e5e5
 800e5a4:	0800e5f5 	.word	0x0800e5f5
 800e5a8:	0800e5f5 	.word	0x0800e5f5
 800e5ac:	0800e5f5 	.word	0x0800e5f5
 800e5b0:	0800e5f5 	.word	0x0800e5f5
 800e5b4:	0800e5f5 	.word	0x0800e5f5
 800e5b8:	0800e5f5 	.word	0x0800e5f5
 800e5bc:	0800e5f5 	.word	0x0800e5f5
 800e5c0:	0800e5ed 	.word	0x0800e5ed
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5ca:	e326      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e5cc:	2304      	movs	r3, #4
 800e5ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5d2:	e322      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e5d4:	2308      	movs	r3, #8
 800e5d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5da:	e31e      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e5dc:	2310      	movs	r3, #16
 800e5de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5e2:	e31a      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e5e4:	2320      	movs	r3, #32
 800e5e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5ea:	e316      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e5ec:	2340      	movs	r3, #64	; 0x40
 800e5ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5f2:	e312      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e5f4:	2380      	movs	r3, #128	; 0x80
 800e5f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5fa:	e30e      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e5fc:	697b      	ldr	r3, [r7, #20]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	4a69      	ldr	r2, [pc, #420]	; (800e7a8 <UART_SetConfig+0x33c>)
 800e602:	4293      	cmp	r3, r2
 800e604:	d130      	bne.n	800e668 <UART_SetConfig+0x1fc>
 800e606:	4b67      	ldr	r3, [pc, #412]	; (800e7a4 <UART_SetConfig+0x338>)
 800e608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e60a:	f003 0307 	and.w	r3, r3, #7
 800e60e:	2b05      	cmp	r3, #5
 800e610:	d826      	bhi.n	800e660 <UART_SetConfig+0x1f4>
 800e612:	a201      	add	r2, pc, #4	; (adr r2, 800e618 <UART_SetConfig+0x1ac>)
 800e614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e618:	0800e631 	.word	0x0800e631
 800e61c:	0800e639 	.word	0x0800e639
 800e620:	0800e641 	.word	0x0800e641
 800e624:	0800e649 	.word	0x0800e649
 800e628:	0800e651 	.word	0x0800e651
 800e62c:	0800e659 	.word	0x0800e659
 800e630:	2300      	movs	r3, #0
 800e632:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e636:	e2f0      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e638:	2304      	movs	r3, #4
 800e63a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e63e:	e2ec      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e640:	2308      	movs	r3, #8
 800e642:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e646:	e2e8      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e648:	2310      	movs	r3, #16
 800e64a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e64e:	e2e4      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e650:	2320      	movs	r3, #32
 800e652:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e656:	e2e0      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e658:	2340      	movs	r3, #64	; 0x40
 800e65a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e65e:	e2dc      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e660:	2380      	movs	r3, #128	; 0x80
 800e662:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e666:	e2d8      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e668:	697b      	ldr	r3, [r7, #20]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	4a4f      	ldr	r2, [pc, #316]	; (800e7ac <UART_SetConfig+0x340>)
 800e66e:	4293      	cmp	r3, r2
 800e670:	d130      	bne.n	800e6d4 <UART_SetConfig+0x268>
 800e672:	4b4c      	ldr	r3, [pc, #304]	; (800e7a4 <UART_SetConfig+0x338>)
 800e674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e676:	f003 0307 	and.w	r3, r3, #7
 800e67a:	2b05      	cmp	r3, #5
 800e67c:	d826      	bhi.n	800e6cc <UART_SetConfig+0x260>
 800e67e:	a201      	add	r2, pc, #4	; (adr r2, 800e684 <UART_SetConfig+0x218>)
 800e680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e684:	0800e69d 	.word	0x0800e69d
 800e688:	0800e6a5 	.word	0x0800e6a5
 800e68c:	0800e6ad 	.word	0x0800e6ad
 800e690:	0800e6b5 	.word	0x0800e6b5
 800e694:	0800e6bd 	.word	0x0800e6bd
 800e698:	0800e6c5 	.word	0x0800e6c5
 800e69c:	2300      	movs	r3, #0
 800e69e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6a2:	e2ba      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e6a4:	2304      	movs	r3, #4
 800e6a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6aa:	e2b6      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e6ac:	2308      	movs	r3, #8
 800e6ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6b2:	e2b2      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e6b4:	2310      	movs	r3, #16
 800e6b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6ba:	e2ae      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e6bc:	2320      	movs	r3, #32
 800e6be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6c2:	e2aa      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e6c4:	2340      	movs	r3, #64	; 0x40
 800e6c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6ca:	e2a6      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e6cc:	2380      	movs	r3, #128	; 0x80
 800e6ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6d2:	e2a2      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e6d4:	697b      	ldr	r3, [r7, #20]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	4a35      	ldr	r2, [pc, #212]	; (800e7b0 <UART_SetConfig+0x344>)
 800e6da:	4293      	cmp	r3, r2
 800e6dc:	d130      	bne.n	800e740 <UART_SetConfig+0x2d4>
 800e6de:	4b31      	ldr	r3, [pc, #196]	; (800e7a4 <UART_SetConfig+0x338>)
 800e6e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e6e2:	f003 0307 	and.w	r3, r3, #7
 800e6e6:	2b05      	cmp	r3, #5
 800e6e8:	d826      	bhi.n	800e738 <UART_SetConfig+0x2cc>
 800e6ea:	a201      	add	r2, pc, #4	; (adr r2, 800e6f0 <UART_SetConfig+0x284>)
 800e6ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6f0:	0800e709 	.word	0x0800e709
 800e6f4:	0800e711 	.word	0x0800e711
 800e6f8:	0800e719 	.word	0x0800e719
 800e6fc:	0800e721 	.word	0x0800e721
 800e700:	0800e729 	.word	0x0800e729
 800e704:	0800e731 	.word	0x0800e731
 800e708:	2300      	movs	r3, #0
 800e70a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e70e:	e284      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e710:	2304      	movs	r3, #4
 800e712:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e716:	e280      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e718:	2308      	movs	r3, #8
 800e71a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e71e:	e27c      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e720:	2310      	movs	r3, #16
 800e722:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e726:	e278      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e728:	2320      	movs	r3, #32
 800e72a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e72e:	e274      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e730:	2340      	movs	r3, #64	; 0x40
 800e732:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e736:	e270      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e738:	2380      	movs	r3, #128	; 0x80
 800e73a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e73e:	e26c      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e740:	697b      	ldr	r3, [r7, #20]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	4a1b      	ldr	r2, [pc, #108]	; (800e7b4 <UART_SetConfig+0x348>)
 800e746:	4293      	cmp	r3, r2
 800e748:	d142      	bne.n	800e7d0 <UART_SetConfig+0x364>
 800e74a:	4b16      	ldr	r3, [pc, #88]	; (800e7a4 <UART_SetConfig+0x338>)
 800e74c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e74e:	f003 0307 	and.w	r3, r3, #7
 800e752:	2b05      	cmp	r3, #5
 800e754:	d838      	bhi.n	800e7c8 <UART_SetConfig+0x35c>
 800e756:	a201      	add	r2, pc, #4	; (adr r2, 800e75c <UART_SetConfig+0x2f0>)
 800e758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e75c:	0800e775 	.word	0x0800e775
 800e760:	0800e77d 	.word	0x0800e77d
 800e764:	0800e785 	.word	0x0800e785
 800e768:	0800e78d 	.word	0x0800e78d
 800e76c:	0800e7b9 	.word	0x0800e7b9
 800e770:	0800e7c1 	.word	0x0800e7c1
 800e774:	2300      	movs	r3, #0
 800e776:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e77a:	e24e      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e77c:	2304      	movs	r3, #4
 800e77e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e782:	e24a      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e784:	2308      	movs	r3, #8
 800e786:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e78a:	e246      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e78c:	2310      	movs	r3, #16
 800e78e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e792:	e242      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e794:	cfff69f3 	.word	0xcfff69f3
 800e798:	58000c00 	.word	0x58000c00
 800e79c:	11fff4ff 	.word	0x11fff4ff
 800e7a0:	40011000 	.word	0x40011000
 800e7a4:	58024400 	.word	0x58024400
 800e7a8:	40004400 	.word	0x40004400
 800e7ac:	40004800 	.word	0x40004800
 800e7b0:	40004c00 	.word	0x40004c00
 800e7b4:	40005000 	.word	0x40005000
 800e7b8:	2320      	movs	r3, #32
 800e7ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7be:	e22c      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e7c0:	2340      	movs	r3, #64	; 0x40
 800e7c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7c6:	e228      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e7c8:	2380      	movs	r3, #128	; 0x80
 800e7ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7ce:	e224      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e7d0:	697b      	ldr	r3, [r7, #20]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	4ab1      	ldr	r2, [pc, #708]	; (800ea9c <UART_SetConfig+0x630>)
 800e7d6:	4293      	cmp	r3, r2
 800e7d8:	d176      	bne.n	800e8c8 <UART_SetConfig+0x45c>
 800e7da:	4bb1      	ldr	r3, [pc, #708]	; (800eaa0 <UART_SetConfig+0x634>)
 800e7dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e7e2:	2b28      	cmp	r3, #40	; 0x28
 800e7e4:	d86c      	bhi.n	800e8c0 <UART_SetConfig+0x454>
 800e7e6:	a201      	add	r2, pc, #4	; (adr r2, 800e7ec <UART_SetConfig+0x380>)
 800e7e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7ec:	0800e891 	.word	0x0800e891
 800e7f0:	0800e8c1 	.word	0x0800e8c1
 800e7f4:	0800e8c1 	.word	0x0800e8c1
 800e7f8:	0800e8c1 	.word	0x0800e8c1
 800e7fc:	0800e8c1 	.word	0x0800e8c1
 800e800:	0800e8c1 	.word	0x0800e8c1
 800e804:	0800e8c1 	.word	0x0800e8c1
 800e808:	0800e8c1 	.word	0x0800e8c1
 800e80c:	0800e899 	.word	0x0800e899
 800e810:	0800e8c1 	.word	0x0800e8c1
 800e814:	0800e8c1 	.word	0x0800e8c1
 800e818:	0800e8c1 	.word	0x0800e8c1
 800e81c:	0800e8c1 	.word	0x0800e8c1
 800e820:	0800e8c1 	.word	0x0800e8c1
 800e824:	0800e8c1 	.word	0x0800e8c1
 800e828:	0800e8c1 	.word	0x0800e8c1
 800e82c:	0800e8a1 	.word	0x0800e8a1
 800e830:	0800e8c1 	.word	0x0800e8c1
 800e834:	0800e8c1 	.word	0x0800e8c1
 800e838:	0800e8c1 	.word	0x0800e8c1
 800e83c:	0800e8c1 	.word	0x0800e8c1
 800e840:	0800e8c1 	.word	0x0800e8c1
 800e844:	0800e8c1 	.word	0x0800e8c1
 800e848:	0800e8c1 	.word	0x0800e8c1
 800e84c:	0800e8a9 	.word	0x0800e8a9
 800e850:	0800e8c1 	.word	0x0800e8c1
 800e854:	0800e8c1 	.word	0x0800e8c1
 800e858:	0800e8c1 	.word	0x0800e8c1
 800e85c:	0800e8c1 	.word	0x0800e8c1
 800e860:	0800e8c1 	.word	0x0800e8c1
 800e864:	0800e8c1 	.word	0x0800e8c1
 800e868:	0800e8c1 	.word	0x0800e8c1
 800e86c:	0800e8b1 	.word	0x0800e8b1
 800e870:	0800e8c1 	.word	0x0800e8c1
 800e874:	0800e8c1 	.word	0x0800e8c1
 800e878:	0800e8c1 	.word	0x0800e8c1
 800e87c:	0800e8c1 	.word	0x0800e8c1
 800e880:	0800e8c1 	.word	0x0800e8c1
 800e884:	0800e8c1 	.word	0x0800e8c1
 800e888:	0800e8c1 	.word	0x0800e8c1
 800e88c:	0800e8b9 	.word	0x0800e8b9
 800e890:	2301      	movs	r3, #1
 800e892:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e896:	e1c0      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e898:	2304      	movs	r3, #4
 800e89a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e89e:	e1bc      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e8a0:	2308      	movs	r3, #8
 800e8a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e8a6:	e1b8      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e8a8:	2310      	movs	r3, #16
 800e8aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e8ae:	e1b4      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e8b0:	2320      	movs	r3, #32
 800e8b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e8b6:	e1b0      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e8b8:	2340      	movs	r3, #64	; 0x40
 800e8ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e8be:	e1ac      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e8c0:	2380      	movs	r3, #128	; 0x80
 800e8c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e8c6:	e1a8      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e8c8:	697b      	ldr	r3, [r7, #20]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	4a75      	ldr	r2, [pc, #468]	; (800eaa4 <UART_SetConfig+0x638>)
 800e8ce:	4293      	cmp	r3, r2
 800e8d0:	d130      	bne.n	800e934 <UART_SetConfig+0x4c8>
 800e8d2:	4b73      	ldr	r3, [pc, #460]	; (800eaa0 <UART_SetConfig+0x634>)
 800e8d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e8d6:	f003 0307 	and.w	r3, r3, #7
 800e8da:	2b05      	cmp	r3, #5
 800e8dc:	d826      	bhi.n	800e92c <UART_SetConfig+0x4c0>
 800e8de:	a201      	add	r2, pc, #4	; (adr r2, 800e8e4 <UART_SetConfig+0x478>)
 800e8e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8e4:	0800e8fd 	.word	0x0800e8fd
 800e8e8:	0800e905 	.word	0x0800e905
 800e8ec:	0800e90d 	.word	0x0800e90d
 800e8f0:	0800e915 	.word	0x0800e915
 800e8f4:	0800e91d 	.word	0x0800e91d
 800e8f8:	0800e925 	.word	0x0800e925
 800e8fc:	2300      	movs	r3, #0
 800e8fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e902:	e18a      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e904:	2304      	movs	r3, #4
 800e906:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e90a:	e186      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e90c:	2308      	movs	r3, #8
 800e90e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e912:	e182      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e914:	2310      	movs	r3, #16
 800e916:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e91a:	e17e      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e91c:	2320      	movs	r3, #32
 800e91e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e922:	e17a      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e924:	2340      	movs	r3, #64	; 0x40
 800e926:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e92a:	e176      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e92c:	2380      	movs	r3, #128	; 0x80
 800e92e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e932:	e172      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e934:	697b      	ldr	r3, [r7, #20]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	4a5b      	ldr	r2, [pc, #364]	; (800eaa8 <UART_SetConfig+0x63c>)
 800e93a:	4293      	cmp	r3, r2
 800e93c:	d130      	bne.n	800e9a0 <UART_SetConfig+0x534>
 800e93e:	4b58      	ldr	r3, [pc, #352]	; (800eaa0 <UART_SetConfig+0x634>)
 800e940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e942:	f003 0307 	and.w	r3, r3, #7
 800e946:	2b05      	cmp	r3, #5
 800e948:	d826      	bhi.n	800e998 <UART_SetConfig+0x52c>
 800e94a:	a201      	add	r2, pc, #4	; (adr r2, 800e950 <UART_SetConfig+0x4e4>)
 800e94c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e950:	0800e969 	.word	0x0800e969
 800e954:	0800e971 	.word	0x0800e971
 800e958:	0800e979 	.word	0x0800e979
 800e95c:	0800e981 	.word	0x0800e981
 800e960:	0800e989 	.word	0x0800e989
 800e964:	0800e991 	.word	0x0800e991
 800e968:	2300      	movs	r3, #0
 800e96a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e96e:	e154      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e970:	2304      	movs	r3, #4
 800e972:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e976:	e150      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e978:	2308      	movs	r3, #8
 800e97a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e97e:	e14c      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e980:	2310      	movs	r3, #16
 800e982:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e986:	e148      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e988:	2320      	movs	r3, #32
 800e98a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e98e:	e144      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e990:	2340      	movs	r3, #64	; 0x40
 800e992:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e996:	e140      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e998:	2380      	movs	r3, #128	; 0x80
 800e99a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e99e:	e13c      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800e9a0:	697b      	ldr	r3, [r7, #20]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	4a41      	ldr	r2, [pc, #260]	; (800eaac <UART_SetConfig+0x640>)
 800e9a6:	4293      	cmp	r3, r2
 800e9a8:	f040 8082 	bne.w	800eab0 <UART_SetConfig+0x644>
 800e9ac:	4b3c      	ldr	r3, [pc, #240]	; (800eaa0 <UART_SetConfig+0x634>)
 800e9ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e9b4:	2b28      	cmp	r3, #40	; 0x28
 800e9b6:	d86d      	bhi.n	800ea94 <UART_SetConfig+0x628>
 800e9b8:	a201      	add	r2, pc, #4	; (adr r2, 800e9c0 <UART_SetConfig+0x554>)
 800e9ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9be:	bf00      	nop
 800e9c0:	0800ea65 	.word	0x0800ea65
 800e9c4:	0800ea95 	.word	0x0800ea95
 800e9c8:	0800ea95 	.word	0x0800ea95
 800e9cc:	0800ea95 	.word	0x0800ea95
 800e9d0:	0800ea95 	.word	0x0800ea95
 800e9d4:	0800ea95 	.word	0x0800ea95
 800e9d8:	0800ea95 	.word	0x0800ea95
 800e9dc:	0800ea95 	.word	0x0800ea95
 800e9e0:	0800ea6d 	.word	0x0800ea6d
 800e9e4:	0800ea95 	.word	0x0800ea95
 800e9e8:	0800ea95 	.word	0x0800ea95
 800e9ec:	0800ea95 	.word	0x0800ea95
 800e9f0:	0800ea95 	.word	0x0800ea95
 800e9f4:	0800ea95 	.word	0x0800ea95
 800e9f8:	0800ea95 	.word	0x0800ea95
 800e9fc:	0800ea95 	.word	0x0800ea95
 800ea00:	0800ea75 	.word	0x0800ea75
 800ea04:	0800ea95 	.word	0x0800ea95
 800ea08:	0800ea95 	.word	0x0800ea95
 800ea0c:	0800ea95 	.word	0x0800ea95
 800ea10:	0800ea95 	.word	0x0800ea95
 800ea14:	0800ea95 	.word	0x0800ea95
 800ea18:	0800ea95 	.word	0x0800ea95
 800ea1c:	0800ea95 	.word	0x0800ea95
 800ea20:	0800ea7d 	.word	0x0800ea7d
 800ea24:	0800ea95 	.word	0x0800ea95
 800ea28:	0800ea95 	.word	0x0800ea95
 800ea2c:	0800ea95 	.word	0x0800ea95
 800ea30:	0800ea95 	.word	0x0800ea95
 800ea34:	0800ea95 	.word	0x0800ea95
 800ea38:	0800ea95 	.word	0x0800ea95
 800ea3c:	0800ea95 	.word	0x0800ea95
 800ea40:	0800ea85 	.word	0x0800ea85
 800ea44:	0800ea95 	.word	0x0800ea95
 800ea48:	0800ea95 	.word	0x0800ea95
 800ea4c:	0800ea95 	.word	0x0800ea95
 800ea50:	0800ea95 	.word	0x0800ea95
 800ea54:	0800ea95 	.word	0x0800ea95
 800ea58:	0800ea95 	.word	0x0800ea95
 800ea5c:	0800ea95 	.word	0x0800ea95
 800ea60:	0800ea8d 	.word	0x0800ea8d
 800ea64:	2301      	movs	r3, #1
 800ea66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea6a:	e0d6      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ea6c:	2304      	movs	r3, #4
 800ea6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea72:	e0d2      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ea74:	2308      	movs	r3, #8
 800ea76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea7a:	e0ce      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ea7c:	2310      	movs	r3, #16
 800ea7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea82:	e0ca      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ea84:	2320      	movs	r3, #32
 800ea86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea8a:	e0c6      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ea8c:	2340      	movs	r3, #64	; 0x40
 800ea8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea92:	e0c2      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ea94:	2380      	movs	r3, #128	; 0x80
 800ea96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea9a:	e0be      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ea9c:	40011400 	.word	0x40011400
 800eaa0:	58024400 	.word	0x58024400
 800eaa4:	40007800 	.word	0x40007800
 800eaa8:	40007c00 	.word	0x40007c00
 800eaac:	40011800 	.word	0x40011800
 800eab0:	697b      	ldr	r3, [r7, #20]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	4aad      	ldr	r2, [pc, #692]	; (800ed6c <UART_SetConfig+0x900>)
 800eab6:	4293      	cmp	r3, r2
 800eab8:	d176      	bne.n	800eba8 <UART_SetConfig+0x73c>
 800eaba:	4bad      	ldr	r3, [pc, #692]	; (800ed70 <UART_SetConfig+0x904>)
 800eabc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eabe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800eac2:	2b28      	cmp	r3, #40	; 0x28
 800eac4:	d86c      	bhi.n	800eba0 <UART_SetConfig+0x734>
 800eac6:	a201      	add	r2, pc, #4	; (adr r2, 800eacc <UART_SetConfig+0x660>)
 800eac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eacc:	0800eb71 	.word	0x0800eb71
 800ead0:	0800eba1 	.word	0x0800eba1
 800ead4:	0800eba1 	.word	0x0800eba1
 800ead8:	0800eba1 	.word	0x0800eba1
 800eadc:	0800eba1 	.word	0x0800eba1
 800eae0:	0800eba1 	.word	0x0800eba1
 800eae4:	0800eba1 	.word	0x0800eba1
 800eae8:	0800eba1 	.word	0x0800eba1
 800eaec:	0800eb79 	.word	0x0800eb79
 800eaf0:	0800eba1 	.word	0x0800eba1
 800eaf4:	0800eba1 	.word	0x0800eba1
 800eaf8:	0800eba1 	.word	0x0800eba1
 800eafc:	0800eba1 	.word	0x0800eba1
 800eb00:	0800eba1 	.word	0x0800eba1
 800eb04:	0800eba1 	.word	0x0800eba1
 800eb08:	0800eba1 	.word	0x0800eba1
 800eb0c:	0800eb81 	.word	0x0800eb81
 800eb10:	0800eba1 	.word	0x0800eba1
 800eb14:	0800eba1 	.word	0x0800eba1
 800eb18:	0800eba1 	.word	0x0800eba1
 800eb1c:	0800eba1 	.word	0x0800eba1
 800eb20:	0800eba1 	.word	0x0800eba1
 800eb24:	0800eba1 	.word	0x0800eba1
 800eb28:	0800eba1 	.word	0x0800eba1
 800eb2c:	0800eb89 	.word	0x0800eb89
 800eb30:	0800eba1 	.word	0x0800eba1
 800eb34:	0800eba1 	.word	0x0800eba1
 800eb38:	0800eba1 	.word	0x0800eba1
 800eb3c:	0800eba1 	.word	0x0800eba1
 800eb40:	0800eba1 	.word	0x0800eba1
 800eb44:	0800eba1 	.word	0x0800eba1
 800eb48:	0800eba1 	.word	0x0800eba1
 800eb4c:	0800eb91 	.word	0x0800eb91
 800eb50:	0800eba1 	.word	0x0800eba1
 800eb54:	0800eba1 	.word	0x0800eba1
 800eb58:	0800eba1 	.word	0x0800eba1
 800eb5c:	0800eba1 	.word	0x0800eba1
 800eb60:	0800eba1 	.word	0x0800eba1
 800eb64:	0800eba1 	.word	0x0800eba1
 800eb68:	0800eba1 	.word	0x0800eba1
 800eb6c:	0800eb99 	.word	0x0800eb99
 800eb70:	2301      	movs	r3, #1
 800eb72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb76:	e050      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800eb78:	2304      	movs	r3, #4
 800eb7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb7e:	e04c      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800eb80:	2308      	movs	r3, #8
 800eb82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb86:	e048      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800eb88:	2310      	movs	r3, #16
 800eb8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb8e:	e044      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800eb90:	2320      	movs	r3, #32
 800eb92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb96:	e040      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800eb98:	2340      	movs	r3, #64	; 0x40
 800eb9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eb9e:	e03c      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800eba0:	2380      	movs	r3, #128	; 0x80
 800eba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eba6:	e038      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800eba8:	697b      	ldr	r3, [r7, #20]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	4a71      	ldr	r2, [pc, #452]	; (800ed74 <UART_SetConfig+0x908>)
 800ebae:	4293      	cmp	r3, r2
 800ebb0:	d130      	bne.n	800ec14 <UART_SetConfig+0x7a8>
 800ebb2:	4b6f      	ldr	r3, [pc, #444]	; (800ed70 <UART_SetConfig+0x904>)
 800ebb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ebb6:	f003 0307 	and.w	r3, r3, #7
 800ebba:	2b05      	cmp	r3, #5
 800ebbc:	d826      	bhi.n	800ec0c <UART_SetConfig+0x7a0>
 800ebbe:	a201      	add	r2, pc, #4	; (adr r2, 800ebc4 <UART_SetConfig+0x758>)
 800ebc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebc4:	0800ebdd 	.word	0x0800ebdd
 800ebc8:	0800ebe5 	.word	0x0800ebe5
 800ebcc:	0800ebed 	.word	0x0800ebed
 800ebd0:	0800ebf5 	.word	0x0800ebf5
 800ebd4:	0800ebfd 	.word	0x0800ebfd
 800ebd8:	0800ec05 	.word	0x0800ec05
 800ebdc:	2302      	movs	r3, #2
 800ebde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebe2:	e01a      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ebe4:	2304      	movs	r3, #4
 800ebe6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebea:	e016      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ebec:	2308      	movs	r3, #8
 800ebee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebf2:	e012      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ebf4:	2310      	movs	r3, #16
 800ebf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ebfa:	e00e      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ebfc:	2320      	movs	r3, #32
 800ebfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec02:	e00a      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ec04:	2340      	movs	r3, #64	; 0x40
 800ec06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec0a:	e006      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ec0c:	2380      	movs	r3, #128	; 0x80
 800ec0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ec12:	e002      	b.n	800ec1a <UART_SetConfig+0x7ae>
 800ec14:	2380      	movs	r3, #128	; 0x80
 800ec16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ec1a:	697b      	ldr	r3, [r7, #20]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	4a55      	ldr	r2, [pc, #340]	; (800ed74 <UART_SetConfig+0x908>)
 800ec20:	4293      	cmp	r3, r2
 800ec22:	f040 80f8 	bne.w	800ee16 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ec26:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ec2a:	2b20      	cmp	r3, #32
 800ec2c:	dc46      	bgt.n	800ecbc <UART_SetConfig+0x850>
 800ec2e:	2b02      	cmp	r3, #2
 800ec30:	db75      	blt.n	800ed1e <UART_SetConfig+0x8b2>
 800ec32:	3b02      	subs	r3, #2
 800ec34:	2b1e      	cmp	r3, #30
 800ec36:	d872      	bhi.n	800ed1e <UART_SetConfig+0x8b2>
 800ec38:	a201      	add	r2, pc, #4	; (adr r2, 800ec40 <UART_SetConfig+0x7d4>)
 800ec3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec3e:	bf00      	nop
 800ec40:	0800ecc3 	.word	0x0800ecc3
 800ec44:	0800ed1f 	.word	0x0800ed1f
 800ec48:	0800eccb 	.word	0x0800eccb
 800ec4c:	0800ed1f 	.word	0x0800ed1f
 800ec50:	0800ed1f 	.word	0x0800ed1f
 800ec54:	0800ed1f 	.word	0x0800ed1f
 800ec58:	0800ecdb 	.word	0x0800ecdb
 800ec5c:	0800ed1f 	.word	0x0800ed1f
 800ec60:	0800ed1f 	.word	0x0800ed1f
 800ec64:	0800ed1f 	.word	0x0800ed1f
 800ec68:	0800ed1f 	.word	0x0800ed1f
 800ec6c:	0800ed1f 	.word	0x0800ed1f
 800ec70:	0800ed1f 	.word	0x0800ed1f
 800ec74:	0800ed1f 	.word	0x0800ed1f
 800ec78:	0800eceb 	.word	0x0800eceb
 800ec7c:	0800ed1f 	.word	0x0800ed1f
 800ec80:	0800ed1f 	.word	0x0800ed1f
 800ec84:	0800ed1f 	.word	0x0800ed1f
 800ec88:	0800ed1f 	.word	0x0800ed1f
 800ec8c:	0800ed1f 	.word	0x0800ed1f
 800ec90:	0800ed1f 	.word	0x0800ed1f
 800ec94:	0800ed1f 	.word	0x0800ed1f
 800ec98:	0800ed1f 	.word	0x0800ed1f
 800ec9c:	0800ed1f 	.word	0x0800ed1f
 800eca0:	0800ed1f 	.word	0x0800ed1f
 800eca4:	0800ed1f 	.word	0x0800ed1f
 800eca8:	0800ed1f 	.word	0x0800ed1f
 800ecac:	0800ed1f 	.word	0x0800ed1f
 800ecb0:	0800ed1f 	.word	0x0800ed1f
 800ecb4:	0800ed1f 	.word	0x0800ed1f
 800ecb8:	0800ed11 	.word	0x0800ed11
 800ecbc:	2b40      	cmp	r3, #64	; 0x40
 800ecbe:	d02a      	beq.n	800ed16 <UART_SetConfig+0x8aa>
 800ecc0:	e02d      	b.n	800ed1e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ecc2:	f7f9 fee7 	bl	8008a94 <HAL_RCCEx_GetD3PCLK1Freq>
 800ecc6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ecc8:	e02f      	b.n	800ed2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ecca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ecce:	4618      	mov	r0, r3
 800ecd0:	f7f9 fef6 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ecd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ecd8:	e027      	b.n	800ed2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ecda:	f107 0318 	add.w	r3, r7, #24
 800ecde:	4618      	mov	r0, r3
 800ece0:	f7fa f842 	bl	8008d68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ece4:	69fb      	ldr	r3, [r7, #28]
 800ece6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ece8:	e01f      	b.n	800ed2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ecea:	4b21      	ldr	r3, [pc, #132]	; (800ed70 <UART_SetConfig+0x904>)
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	f003 0320 	and.w	r3, r3, #32
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d009      	beq.n	800ed0a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ecf6:	4b1e      	ldr	r3, [pc, #120]	; (800ed70 <UART_SetConfig+0x904>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	08db      	lsrs	r3, r3, #3
 800ecfc:	f003 0303 	and.w	r3, r3, #3
 800ed00:	4a1d      	ldr	r2, [pc, #116]	; (800ed78 <UART_SetConfig+0x90c>)
 800ed02:	fa22 f303 	lsr.w	r3, r2, r3
 800ed06:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ed08:	e00f      	b.n	800ed2a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ed0a:	4b1b      	ldr	r3, [pc, #108]	; (800ed78 <UART_SetConfig+0x90c>)
 800ed0c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed0e:	e00c      	b.n	800ed2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ed10:	4b1a      	ldr	r3, [pc, #104]	; (800ed7c <UART_SetConfig+0x910>)
 800ed12:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed14:	e009      	b.n	800ed2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ed16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ed1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed1c:	e005      	b.n	800ed2a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ed22:	2301      	movs	r3, #1
 800ed24:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ed28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ed2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	f000 81ee 	beq.w	800f10e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ed32:	697b      	ldr	r3, [r7, #20]
 800ed34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed36:	4a12      	ldr	r2, [pc, #72]	; (800ed80 <UART_SetConfig+0x914>)
 800ed38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ed3c:	461a      	mov	r2, r3
 800ed3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed40:	fbb3 f3f2 	udiv	r3, r3, r2
 800ed44:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ed46:	697b      	ldr	r3, [r7, #20]
 800ed48:	685a      	ldr	r2, [r3, #4]
 800ed4a:	4613      	mov	r3, r2
 800ed4c:	005b      	lsls	r3, r3, #1
 800ed4e:	4413      	add	r3, r2
 800ed50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed52:	429a      	cmp	r2, r3
 800ed54:	d305      	bcc.n	800ed62 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ed56:	697b      	ldr	r3, [r7, #20]
 800ed58:	685b      	ldr	r3, [r3, #4]
 800ed5a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ed5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed5e:	429a      	cmp	r2, r3
 800ed60:	d910      	bls.n	800ed84 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800ed62:	2301      	movs	r3, #1
 800ed64:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ed68:	e1d1      	b.n	800f10e <UART_SetConfig+0xca2>
 800ed6a:	bf00      	nop
 800ed6c:	40011c00 	.word	0x40011c00
 800ed70:	58024400 	.word	0x58024400
 800ed74:	58000c00 	.word	0x58000c00
 800ed78:	03d09000 	.word	0x03d09000
 800ed7c:	003d0900 	.word	0x003d0900
 800ed80:	080128b4 	.word	0x080128b4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ed84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed86:	2200      	movs	r2, #0
 800ed88:	60bb      	str	r3, [r7, #8]
 800ed8a:	60fa      	str	r2, [r7, #12]
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed90:	4ac0      	ldr	r2, [pc, #768]	; (800f094 <UART_SetConfig+0xc28>)
 800ed92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ed96:	b29b      	uxth	r3, r3
 800ed98:	2200      	movs	r2, #0
 800ed9a:	603b      	str	r3, [r7, #0]
 800ed9c:	607a      	str	r2, [r7, #4]
 800ed9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eda2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800eda6:	f7f1 faf3 	bl	8000390 <__aeabi_uldivmod>
 800edaa:	4602      	mov	r2, r0
 800edac:	460b      	mov	r3, r1
 800edae:	4610      	mov	r0, r2
 800edb0:	4619      	mov	r1, r3
 800edb2:	f04f 0200 	mov.w	r2, #0
 800edb6:	f04f 0300 	mov.w	r3, #0
 800edba:	020b      	lsls	r3, r1, #8
 800edbc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800edc0:	0202      	lsls	r2, r0, #8
 800edc2:	6979      	ldr	r1, [r7, #20]
 800edc4:	6849      	ldr	r1, [r1, #4]
 800edc6:	0849      	lsrs	r1, r1, #1
 800edc8:	2000      	movs	r0, #0
 800edca:	460c      	mov	r4, r1
 800edcc:	4605      	mov	r5, r0
 800edce:	eb12 0804 	adds.w	r8, r2, r4
 800edd2:	eb43 0905 	adc.w	r9, r3, r5
 800edd6:	697b      	ldr	r3, [r7, #20]
 800edd8:	685b      	ldr	r3, [r3, #4]
 800edda:	2200      	movs	r2, #0
 800eddc:	469a      	mov	sl, r3
 800edde:	4693      	mov	fp, r2
 800ede0:	4652      	mov	r2, sl
 800ede2:	465b      	mov	r3, fp
 800ede4:	4640      	mov	r0, r8
 800ede6:	4649      	mov	r1, r9
 800ede8:	f7f1 fad2 	bl	8000390 <__aeabi_uldivmod>
 800edec:	4602      	mov	r2, r0
 800edee:	460b      	mov	r3, r1
 800edf0:	4613      	mov	r3, r2
 800edf2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800edf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edf6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800edfa:	d308      	bcc.n	800ee0e <UART_SetConfig+0x9a2>
 800edfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ee02:	d204      	bcs.n	800ee0e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800ee04:	697b      	ldr	r3, [r7, #20]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ee0a:	60da      	str	r2, [r3, #12]
 800ee0c:	e17f      	b.n	800f10e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800ee0e:	2301      	movs	r3, #1
 800ee10:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ee14:	e17b      	b.n	800f10e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ee16:	697b      	ldr	r3, [r7, #20]
 800ee18:	69db      	ldr	r3, [r3, #28]
 800ee1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ee1e:	f040 80bd 	bne.w	800ef9c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800ee22:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ee26:	2b20      	cmp	r3, #32
 800ee28:	dc48      	bgt.n	800eebc <UART_SetConfig+0xa50>
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	db7b      	blt.n	800ef26 <UART_SetConfig+0xaba>
 800ee2e:	2b20      	cmp	r3, #32
 800ee30:	d879      	bhi.n	800ef26 <UART_SetConfig+0xaba>
 800ee32:	a201      	add	r2, pc, #4	; (adr r2, 800ee38 <UART_SetConfig+0x9cc>)
 800ee34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee38:	0800eec3 	.word	0x0800eec3
 800ee3c:	0800eecb 	.word	0x0800eecb
 800ee40:	0800ef27 	.word	0x0800ef27
 800ee44:	0800ef27 	.word	0x0800ef27
 800ee48:	0800eed3 	.word	0x0800eed3
 800ee4c:	0800ef27 	.word	0x0800ef27
 800ee50:	0800ef27 	.word	0x0800ef27
 800ee54:	0800ef27 	.word	0x0800ef27
 800ee58:	0800eee3 	.word	0x0800eee3
 800ee5c:	0800ef27 	.word	0x0800ef27
 800ee60:	0800ef27 	.word	0x0800ef27
 800ee64:	0800ef27 	.word	0x0800ef27
 800ee68:	0800ef27 	.word	0x0800ef27
 800ee6c:	0800ef27 	.word	0x0800ef27
 800ee70:	0800ef27 	.word	0x0800ef27
 800ee74:	0800ef27 	.word	0x0800ef27
 800ee78:	0800eef3 	.word	0x0800eef3
 800ee7c:	0800ef27 	.word	0x0800ef27
 800ee80:	0800ef27 	.word	0x0800ef27
 800ee84:	0800ef27 	.word	0x0800ef27
 800ee88:	0800ef27 	.word	0x0800ef27
 800ee8c:	0800ef27 	.word	0x0800ef27
 800ee90:	0800ef27 	.word	0x0800ef27
 800ee94:	0800ef27 	.word	0x0800ef27
 800ee98:	0800ef27 	.word	0x0800ef27
 800ee9c:	0800ef27 	.word	0x0800ef27
 800eea0:	0800ef27 	.word	0x0800ef27
 800eea4:	0800ef27 	.word	0x0800ef27
 800eea8:	0800ef27 	.word	0x0800ef27
 800eeac:	0800ef27 	.word	0x0800ef27
 800eeb0:	0800ef27 	.word	0x0800ef27
 800eeb4:	0800ef27 	.word	0x0800ef27
 800eeb8:	0800ef19 	.word	0x0800ef19
 800eebc:	2b40      	cmp	r3, #64	; 0x40
 800eebe:	d02e      	beq.n	800ef1e <UART_SetConfig+0xab2>
 800eec0:	e031      	b.n	800ef26 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eec2:	f7f8 fa81 	bl	80073c8 <HAL_RCC_GetPCLK1Freq>
 800eec6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eec8:	e033      	b.n	800ef32 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eeca:	f7f8 fa93 	bl	80073f4 <HAL_RCC_GetPCLK2Freq>
 800eece:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eed0:	e02f      	b.n	800ef32 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eed2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eed6:	4618      	mov	r0, r3
 800eed8:	f7f9 fdf2 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eede:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eee0:	e027      	b.n	800ef32 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eee2:	f107 0318 	add.w	r3, r7, #24
 800eee6:	4618      	mov	r0, r3
 800eee8:	f7f9 ff3e 	bl	8008d68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eeec:	69fb      	ldr	r3, [r7, #28]
 800eeee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eef0:	e01f      	b.n	800ef32 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eef2:	4b69      	ldr	r3, [pc, #420]	; (800f098 <UART_SetConfig+0xc2c>)
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	f003 0320 	and.w	r3, r3, #32
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d009      	beq.n	800ef12 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eefe:	4b66      	ldr	r3, [pc, #408]	; (800f098 <UART_SetConfig+0xc2c>)
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	08db      	lsrs	r3, r3, #3
 800ef04:	f003 0303 	and.w	r3, r3, #3
 800ef08:	4a64      	ldr	r2, [pc, #400]	; (800f09c <UART_SetConfig+0xc30>)
 800ef0a:	fa22 f303 	lsr.w	r3, r2, r3
 800ef0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ef10:	e00f      	b.n	800ef32 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800ef12:	4b62      	ldr	r3, [pc, #392]	; (800f09c <UART_SetConfig+0xc30>)
 800ef14:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef16:	e00c      	b.n	800ef32 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ef18:	4b61      	ldr	r3, [pc, #388]	; (800f0a0 <UART_SetConfig+0xc34>)
 800ef1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef1c:	e009      	b.n	800ef32 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ef1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ef22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef24:	e005      	b.n	800ef32 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800ef26:	2300      	movs	r3, #0
 800ef28:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ef2a:	2301      	movs	r3, #1
 800ef2c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ef30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ef32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	f000 80ea 	beq.w	800f10e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ef3a:	697b      	ldr	r3, [r7, #20]
 800ef3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef3e:	4a55      	ldr	r2, [pc, #340]	; (800f094 <UART_SetConfig+0xc28>)
 800ef40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef44:	461a      	mov	r2, r3
 800ef46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef48:	fbb3 f3f2 	udiv	r3, r3, r2
 800ef4c:	005a      	lsls	r2, r3, #1
 800ef4e:	697b      	ldr	r3, [r7, #20]
 800ef50:	685b      	ldr	r3, [r3, #4]
 800ef52:	085b      	lsrs	r3, r3, #1
 800ef54:	441a      	add	r2, r3
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	685b      	ldr	r3, [r3, #4]
 800ef5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef5e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ef60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef62:	2b0f      	cmp	r3, #15
 800ef64:	d916      	bls.n	800ef94 <UART_SetConfig+0xb28>
 800ef66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ef6c:	d212      	bcs.n	800ef94 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ef6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef70:	b29b      	uxth	r3, r3
 800ef72:	f023 030f 	bic.w	r3, r3, #15
 800ef76:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ef78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef7a:	085b      	lsrs	r3, r3, #1
 800ef7c:	b29b      	uxth	r3, r3
 800ef7e:	f003 0307 	and.w	r3, r3, #7
 800ef82:	b29a      	uxth	r2, r3
 800ef84:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ef86:	4313      	orrs	r3, r2
 800ef88:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800ef8a:	697b      	ldr	r3, [r7, #20]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ef90:	60da      	str	r2, [r3, #12]
 800ef92:	e0bc      	b.n	800f10e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800ef94:	2301      	movs	r3, #1
 800ef96:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ef9a:	e0b8      	b.n	800f10e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ef9c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800efa0:	2b20      	cmp	r3, #32
 800efa2:	dc4b      	bgt.n	800f03c <UART_SetConfig+0xbd0>
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	f2c0 8087 	blt.w	800f0b8 <UART_SetConfig+0xc4c>
 800efaa:	2b20      	cmp	r3, #32
 800efac:	f200 8084 	bhi.w	800f0b8 <UART_SetConfig+0xc4c>
 800efb0:	a201      	add	r2, pc, #4	; (adr r2, 800efb8 <UART_SetConfig+0xb4c>)
 800efb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efb6:	bf00      	nop
 800efb8:	0800f043 	.word	0x0800f043
 800efbc:	0800f04b 	.word	0x0800f04b
 800efc0:	0800f0b9 	.word	0x0800f0b9
 800efc4:	0800f0b9 	.word	0x0800f0b9
 800efc8:	0800f053 	.word	0x0800f053
 800efcc:	0800f0b9 	.word	0x0800f0b9
 800efd0:	0800f0b9 	.word	0x0800f0b9
 800efd4:	0800f0b9 	.word	0x0800f0b9
 800efd8:	0800f063 	.word	0x0800f063
 800efdc:	0800f0b9 	.word	0x0800f0b9
 800efe0:	0800f0b9 	.word	0x0800f0b9
 800efe4:	0800f0b9 	.word	0x0800f0b9
 800efe8:	0800f0b9 	.word	0x0800f0b9
 800efec:	0800f0b9 	.word	0x0800f0b9
 800eff0:	0800f0b9 	.word	0x0800f0b9
 800eff4:	0800f0b9 	.word	0x0800f0b9
 800eff8:	0800f073 	.word	0x0800f073
 800effc:	0800f0b9 	.word	0x0800f0b9
 800f000:	0800f0b9 	.word	0x0800f0b9
 800f004:	0800f0b9 	.word	0x0800f0b9
 800f008:	0800f0b9 	.word	0x0800f0b9
 800f00c:	0800f0b9 	.word	0x0800f0b9
 800f010:	0800f0b9 	.word	0x0800f0b9
 800f014:	0800f0b9 	.word	0x0800f0b9
 800f018:	0800f0b9 	.word	0x0800f0b9
 800f01c:	0800f0b9 	.word	0x0800f0b9
 800f020:	0800f0b9 	.word	0x0800f0b9
 800f024:	0800f0b9 	.word	0x0800f0b9
 800f028:	0800f0b9 	.word	0x0800f0b9
 800f02c:	0800f0b9 	.word	0x0800f0b9
 800f030:	0800f0b9 	.word	0x0800f0b9
 800f034:	0800f0b9 	.word	0x0800f0b9
 800f038:	0800f0ab 	.word	0x0800f0ab
 800f03c:	2b40      	cmp	r3, #64	; 0x40
 800f03e:	d037      	beq.n	800f0b0 <UART_SetConfig+0xc44>
 800f040:	e03a      	b.n	800f0b8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f042:	f7f8 f9c1 	bl	80073c8 <HAL_RCC_GetPCLK1Freq>
 800f046:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f048:	e03c      	b.n	800f0c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f04a:	f7f8 f9d3 	bl	80073f4 <HAL_RCC_GetPCLK2Freq>
 800f04e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f050:	e038      	b.n	800f0c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f052:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f056:	4618      	mov	r0, r3
 800f058:	f7f9 fd32 	bl	8008ac0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800f05c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f05e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f060:	e030      	b.n	800f0c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f062:	f107 0318 	add.w	r3, r7, #24
 800f066:	4618      	mov	r0, r3
 800f068:	f7f9 fe7e 	bl	8008d68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800f06c:	69fb      	ldr	r3, [r7, #28]
 800f06e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f070:	e028      	b.n	800f0c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f072:	4b09      	ldr	r3, [pc, #36]	; (800f098 <UART_SetConfig+0xc2c>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	f003 0320 	and.w	r3, r3, #32
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d012      	beq.n	800f0a4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800f07e:	4b06      	ldr	r3, [pc, #24]	; (800f098 <UART_SetConfig+0xc2c>)
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	08db      	lsrs	r3, r3, #3
 800f084:	f003 0303 	and.w	r3, r3, #3
 800f088:	4a04      	ldr	r2, [pc, #16]	; (800f09c <UART_SetConfig+0xc30>)
 800f08a:	fa22 f303 	lsr.w	r3, r2, r3
 800f08e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800f090:	e018      	b.n	800f0c4 <UART_SetConfig+0xc58>
 800f092:	bf00      	nop
 800f094:	080128b4 	.word	0x080128b4
 800f098:	58024400 	.word	0x58024400
 800f09c:	03d09000 	.word	0x03d09000
 800f0a0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800f0a4:	4b24      	ldr	r3, [pc, #144]	; (800f138 <UART_SetConfig+0xccc>)
 800f0a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f0a8:	e00c      	b.n	800f0c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800f0aa:	4b24      	ldr	r3, [pc, #144]	; (800f13c <UART_SetConfig+0xcd0>)
 800f0ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f0ae:	e009      	b.n	800f0c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f0b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f0b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f0b6:	e005      	b.n	800f0c4 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800f0bc:	2301      	movs	r3, #1
 800f0be:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800f0c2:	bf00      	nop
    }

    if (pclk != 0U)
 800f0c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d021      	beq.n	800f10e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0ce:	4a1c      	ldr	r2, [pc, #112]	; (800f140 <UART_SetConfig+0xcd4>)
 800f0d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f0d4:	461a      	mov	r2, r3
 800f0d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0d8:	fbb3 f2f2 	udiv	r2, r3, r2
 800f0dc:	697b      	ldr	r3, [r7, #20]
 800f0de:	685b      	ldr	r3, [r3, #4]
 800f0e0:	085b      	lsrs	r3, r3, #1
 800f0e2:	441a      	add	r2, r3
 800f0e4:	697b      	ldr	r3, [r7, #20]
 800f0e6:	685b      	ldr	r3, [r3, #4]
 800f0e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0ec:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f0ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0f0:	2b0f      	cmp	r3, #15
 800f0f2:	d909      	bls.n	800f108 <UART_SetConfig+0xc9c>
 800f0f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f0fa:	d205      	bcs.n	800f108 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f0fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0fe:	b29a      	uxth	r2, r3
 800f100:	697b      	ldr	r3, [r7, #20]
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	60da      	str	r2, [r3, #12]
 800f106:	e002      	b.n	800f10e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800f108:	2301      	movs	r3, #1
 800f10a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f10e:	697b      	ldr	r3, [r7, #20]
 800f110:	2201      	movs	r2, #1
 800f112:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800f116:	697b      	ldr	r3, [r7, #20]
 800f118:	2201      	movs	r2, #1
 800f11a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f11e:	697b      	ldr	r3, [r7, #20]
 800f120:	2200      	movs	r2, #0
 800f122:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800f124:	697b      	ldr	r3, [r7, #20]
 800f126:	2200      	movs	r2, #0
 800f128:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800f12a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800f12e:	4618      	mov	r0, r3
 800f130:	3748      	adds	r7, #72	; 0x48
 800f132:	46bd      	mov	sp, r7
 800f134:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f138:	03d09000 	.word	0x03d09000
 800f13c:	003d0900 	.word	0x003d0900
 800f140:	080128b4 	.word	0x080128b4

0800f144 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f144:	b480      	push	{r7}
 800f146:	b083      	sub	sp, #12
 800f148:	af00      	add	r7, sp, #0
 800f14a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f150:	f003 0301 	and.w	r3, r3, #1
 800f154:	2b00      	cmp	r3, #0
 800f156:	d00a      	beq.n	800f16e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	685b      	ldr	r3, [r3, #4]
 800f15e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	430a      	orrs	r2, r1
 800f16c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f172:	f003 0302 	and.w	r3, r3, #2
 800f176:	2b00      	cmp	r3, #0
 800f178:	d00a      	beq.n	800f190 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	685b      	ldr	r3, [r3, #4]
 800f180:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	430a      	orrs	r2, r1
 800f18e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f194:	f003 0304 	and.w	r3, r3, #4
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d00a      	beq.n	800f1b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	685b      	ldr	r3, [r3, #4]
 800f1a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	430a      	orrs	r2, r1
 800f1b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f1b6:	f003 0308 	and.w	r3, r3, #8
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d00a      	beq.n	800f1d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	685b      	ldr	r3, [r3, #4]
 800f1c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	430a      	orrs	r2, r1
 800f1d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f1d8:	f003 0310 	and.w	r3, r3, #16
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d00a      	beq.n	800f1f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	689b      	ldr	r3, [r3, #8]
 800f1e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	430a      	orrs	r2, r1
 800f1f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f1fa:	f003 0320 	and.w	r3, r3, #32
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d00a      	beq.n	800f218 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	689b      	ldr	r3, [r3, #8]
 800f208:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	430a      	orrs	r2, r1
 800f216:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f21c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f220:	2b00      	cmp	r3, #0
 800f222:	d01a      	beq.n	800f25a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	685b      	ldr	r3, [r3, #4]
 800f22a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	430a      	orrs	r2, r1
 800f238:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f23e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f242:	d10a      	bne.n	800f25a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	685b      	ldr	r3, [r3, #4]
 800f24a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	430a      	orrs	r2, r1
 800f258:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f25e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f262:	2b00      	cmp	r3, #0
 800f264:	d00a      	beq.n	800f27c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	685b      	ldr	r3, [r3, #4]
 800f26c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	430a      	orrs	r2, r1
 800f27a:	605a      	str	r2, [r3, #4]
  }
}
 800f27c:	bf00      	nop
 800f27e:	370c      	adds	r7, #12
 800f280:	46bd      	mov	sp, r7
 800f282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f286:	4770      	bx	lr

0800f288 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b086      	sub	sp, #24
 800f28c:	af02      	add	r7, sp, #8
 800f28e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	2200      	movs	r2, #0
 800f294:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f298:	f7f3 fe9a 	bl	8002fd0 <HAL_GetTick>
 800f29c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	f003 0308 	and.w	r3, r3, #8
 800f2a8:	2b08      	cmp	r3, #8
 800f2aa:	d10e      	bne.n	800f2ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f2ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f2b0:	9300      	str	r3, [sp, #0]
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	2200      	movs	r2, #0
 800f2b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f2ba:	6878      	ldr	r0, [r7, #4]
 800f2bc:	f000 f82f 	bl	800f31e <UART_WaitOnFlagUntilTimeout>
 800f2c0:	4603      	mov	r3, r0
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d001      	beq.n	800f2ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f2c6:	2303      	movs	r3, #3
 800f2c8:	e025      	b.n	800f316 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	f003 0304 	and.w	r3, r3, #4
 800f2d4:	2b04      	cmp	r3, #4
 800f2d6:	d10e      	bne.n	800f2f6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f2d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f2dc:	9300      	str	r3, [sp, #0]
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f2e6:	6878      	ldr	r0, [r7, #4]
 800f2e8:	f000 f819 	bl	800f31e <UART_WaitOnFlagUntilTimeout>
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d001      	beq.n	800f2f6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f2f2:	2303      	movs	r3, #3
 800f2f4:	e00f      	b.n	800f316 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2220      	movs	r2, #32
 800f2fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	2220      	movs	r2, #32
 800f302:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	2200      	movs	r2, #0
 800f30a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	2200      	movs	r2, #0
 800f310:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f314:	2300      	movs	r3, #0
}
 800f316:	4618      	mov	r0, r3
 800f318:	3710      	adds	r7, #16
 800f31a:	46bd      	mov	sp, r7
 800f31c:	bd80      	pop	{r7, pc}

0800f31e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f31e:	b580      	push	{r7, lr}
 800f320:	b09c      	sub	sp, #112	; 0x70
 800f322:	af00      	add	r7, sp, #0
 800f324:	60f8      	str	r0, [r7, #12]
 800f326:	60b9      	str	r1, [r7, #8]
 800f328:	603b      	str	r3, [r7, #0]
 800f32a:	4613      	mov	r3, r2
 800f32c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f32e:	e0a9      	b.n	800f484 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f330:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f332:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f336:	f000 80a5 	beq.w	800f484 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f33a:	f7f3 fe49 	bl	8002fd0 <HAL_GetTick>
 800f33e:	4602      	mov	r2, r0
 800f340:	683b      	ldr	r3, [r7, #0]
 800f342:	1ad3      	subs	r3, r2, r3
 800f344:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f346:	429a      	cmp	r2, r3
 800f348:	d302      	bcc.n	800f350 <UART_WaitOnFlagUntilTimeout+0x32>
 800f34a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d140      	bne.n	800f3d2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f356:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f358:	e853 3f00 	ldrex	r3, [r3]
 800f35c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f35e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f360:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f364:	667b      	str	r3, [r7, #100]	; 0x64
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	461a      	mov	r2, r3
 800f36c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f36e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f370:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f372:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f374:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f376:	e841 2300 	strex	r3, r2, [r1]
 800f37a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f37c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d1e6      	bne.n	800f350 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	3308      	adds	r3, #8
 800f388:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f38a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f38c:	e853 3f00 	ldrex	r3, [r3]
 800f390:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f394:	f023 0301 	bic.w	r3, r3, #1
 800f398:	663b      	str	r3, [r7, #96]	; 0x60
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	3308      	adds	r3, #8
 800f3a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f3a2:	64ba      	str	r2, [r7, #72]	; 0x48
 800f3a4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3a6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f3a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f3aa:	e841 2300 	strex	r3, r2, [r1]
 800f3ae:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f3b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d1e5      	bne.n	800f382 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	2220      	movs	r2, #32
 800f3ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	2220      	movs	r2, #32
 800f3c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	2200      	movs	r2, #0
 800f3ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800f3ce:	2303      	movs	r3, #3
 800f3d0:	e069      	b.n	800f4a6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	f003 0304 	and.w	r3, r3, #4
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d051      	beq.n	800f484 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	69db      	ldr	r3, [r3, #28]
 800f3e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f3ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f3ee:	d149      	bne.n	800f484 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f3f8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f402:	e853 3f00 	ldrex	r3, [r3]
 800f406:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f40a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f40e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	461a      	mov	r2, r3
 800f416:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f418:	637b      	str	r3, [r7, #52]	; 0x34
 800f41a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f41c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f41e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f420:	e841 2300 	strex	r3, r2, [r1]
 800f424:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d1e6      	bne.n	800f3fa <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	3308      	adds	r3, #8
 800f432:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f434:	697b      	ldr	r3, [r7, #20]
 800f436:	e853 3f00 	ldrex	r3, [r3]
 800f43a:	613b      	str	r3, [r7, #16]
   return(result);
 800f43c:	693b      	ldr	r3, [r7, #16]
 800f43e:	f023 0301 	bic.w	r3, r3, #1
 800f442:	66bb      	str	r3, [r7, #104]	; 0x68
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	3308      	adds	r3, #8
 800f44a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f44c:	623a      	str	r2, [r7, #32]
 800f44e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f450:	69f9      	ldr	r1, [r7, #28]
 800f452:	6a3a      	ldr	r2, [r7, #32]
 800f454:	e841 2300 	strex	r3, r2, [r1]
 800f458:	61bb      	str	r3, [r7, #24]
   return(result);
 800f45a:	69bb      	ldr	r3, [r7, #24]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d1e5      	bne.n	800f42c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	2220      	movs	r2, #32
 800f464:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	2220      	movs	r2, #32
 800f46c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	2220      	movs	r2, #32
 800f474:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	2200      	movs	r2, #0
 800f47c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800f480:	2303      	movs	r3, #3
 800f482:	e010      	b.n	800f4a6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	69da      	ldr	r2, [r3, #28]
 800f48a:	68bb      	ldr	r3, [r7, #8]
 800f48c:	4013      	ands	r3, r2
 800f48e:	68ba      	ldr	r2, [r7, #8]
 800f490:	429a      	cmp	r2, r3
 800f492:	bf0c      	ite	eq
 800f494:	2301      	moveq	r3, #1
 800f496:	2300      	movne	r3, #0
 800f498:	b2db      	uxtb	r3, r3
 800f49a:	461a      	mov	r2, r3
 800f49c:	79fb      	ldrb	r3, [r7, #7]
 800f49e:	429a      	cmp	r2, r3
 800f4a0:	f43f af46 	beq.w	800f330 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f4a4:	2300      	movs	r3, #0
}
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	3770      	adds	r7, #112	; 0x70
 800f4aa:	46bd      	mov	sp, r7
 800f4ac:	bd80      	pop	{r7, pc}
	...

0800f4b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f4b0:	b480      	push	{r7}
 800f4b2:	b0a3      	sub	sp, #140	; 0x8c
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	60f8      	str	r0, [r7, #12]
 800f4b8:	60b9      	str	r1, [r7, #8]
 800f4ba:	4613      	mov	r3, r2
 800f4bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	68ba      	ldr	r2, [r7, #8]
 800f4c2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	88fa      	ldrh	r2, [r7, #6]
 800f4c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	88fa      	ldrh	r2, [r7, #6]
 800f4d0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	689b      	ldr	r3, [r3, #8]
 800f4de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f4e2:	d10e      	bne.n	800f502 <UART_Start_Receive_IT+0x52>
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	691b      	ldr	r3, [r3, #16]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d105      	bne.n	800f4f8 <UART_Start_Receive_IT+0x48>
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f4f2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f4f6:	e02d      	b.n	800f554 <UART_Start_Receive_IT+0xa4>
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	22ff      	movs	r2, #255	; 0xff
 800f4fc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f500:	e028      	b.n	800f554 <UART_Start_Receive_IT+0xa4>
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	689b      	ldr	r3, [r3, #8]
 800f506:	2b00      	cmp	r3, #0
 800f508:	d10d      	bne.n	800f526 <UART_Start_Receive_IT+0x76>
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	691b      	ldr	r3, [r3, #16]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d104      	bne.n	800f51c <UART_Start_Receive_IT+0x6c>
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	22ff      	movs	r2, #255	; 0xff
 800f516:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f51a:	e01b      	b.n	800f554 <UART_Start_Receive_IT+0xa4>
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	227f      	movs	r2, #127	; 0x7f
 800f520:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f524:	e016      	b.n	800f554 <UART_Start_Receive_IT+0xa4>
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	689b      	ldr	r3, [r3, #8]
 800f52a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f52e:	d10d      	bne.n	800f54c <UART_Start_Receive_IT+0x9c>
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	691b      	ldr	r3, [r3, #16]
 800f534:	2b00      	cmp	r3, #0
 800f536:	d104      	bne.n	800f542 <UART_Start_Receive_IT+0x92>
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	227f      	movs	r2, #127	; 0x7f
 800f53c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f540:	e008      	b.n	800f554 <UART_Start_Receive_IT+0xa4>
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	223f      	movs	r2, #63	; 0x3f
 800f546:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f54a:	e003      	b.n	800f554 <UART_Start_Receive_IT+0xa4>
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	2200      	movs	r2, #0
 800f550:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	2200      	movs	r2, #0
 800f558:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	2222      	movs	r2, #34	; 0x22
 800f560:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	3308      	adds	r3, #8
 800f56a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f56c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f56e:	e853 3f00 	ldrex	r3, [r3]
 800f572:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800f574:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f576:	f043 0301 	orr.w	r3, r3, #1
 800f57a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	3308      	adds	r3, #8
 800f584:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800f588:	673a      	str	r2, [r7, #112]	; 0x70
 800f58a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f58c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800f58e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f590:	e841 2300 	strex	r3, r2, [r1]
 800f594:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800f596:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d1e3      	bne.n	800f564 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f5a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f5a4:	d153      	bne.n	800f64e <UART_Start_Receive_IT+0x19e>
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f5ac:	88fa      	ldrh	r2, [r7, #6]
 800f5ae:	429a      	cmp	r2, r3
 800f5b0:	d34d      	bcc.n	800f64e <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	689b      	ldr	r3, [r3, #8]
 800f5b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f5ba:	d107      	bne.n	800f5cc <UART_Start_Receive_IT+0x11c>
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	691b      	ldr	r3, [r3, #16]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d103      	bne.n	800f5cc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	4a4b      	ldr	r2, [pc, #300]	; (800f6f4 <UART_Start_Receive_IT+0x244>)
 800f5c8:	671a      	str	r2, [r3, #112]	; 0x70
 800f5ca:	e002      	b.n	800f5d2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	4a4a      	ldr	r2, [pc, #296]	; (800f6f8 <UART_Start_Receive_IT+0x248>)
 800f5d0:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	691b      	ldr	r3, [r3, #16]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d01a      	beq.n	800f618 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5ea:	e853 3f00 	ldrex	r3, [r3]
 800f5ee:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f5f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f5f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	681b      	ldr	r3, [r3, #0]
 800f5fe:	461a      	mov	r2, r3
 800f600:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f604:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f606:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f608:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f60a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f60c:	e841 2300 	strex	r3, r2, [r1]
 800f610:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f612:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f614:	2b00      	cmp	r3, #0
 800f616:	d1e4      	bne.n	800f5e2 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f618:	68fb      	ldr	r3, [r7, #12]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	3308      	adds	r3, #8
 800f61e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f622:	e853 3f00 	ldrex	r3, [r3]
 800f626:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f62a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f62e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	3308      	adds	r3, #8
 800f636:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800f638:	64ba      	str	r2, [r7, #72]	; 0x48
 800f63a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f63c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f63e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f640:	e841 2300 	strex	r3, r2, [r1]
 800f644:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f646:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d1e5      	bne.n	800f618 <UART_Start_Receive_IT+0x168>
 800f64c:	e04a      	b.n	800f6e4 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	689b      	ldr	r3, [r3, #8]
 800f652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f656:	d107      	bne.n	800f668 <UART_Start_Receive_IT+0x1b8>
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	691b      	ldr	r3, [r3, #16]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d103      	bne.n	800f668 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	4a26      	ldr	r2, [pc, #152]	; (800f6fc <UART_Start_Receive_IT+0x24c>)
 800f664:	671a      	str	r2, [r3, #112]	; 0x70
 800f666:	e002      	b.n	800f66e <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	4a25      	ldr	r2, [pc, #148]	; (800f700 <UART_Start_Receive_IT+0x250>)
 800f66c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	2200      	movs	r2, #0
 800f672:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	691b      	ldr	r3, [r3, #16]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d019      	beq.n	800f6b2 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f686:	e853 3f00 	ldrex	r3, [r3]
 800f68a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f68c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f68e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800f692:	677b      	str	r3, [r7, #116]	; 0x74
 800f694:	68fb      	ldr	r3, [r7, #12]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	461a      	mov	r2, r3
 800f69a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f69c:	637b      	str	r3, [r7, #52]	; 0x34
 800f69e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f6a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f6a4:	e841 2300 	strex	r3, r2, [r1]
 800f6a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d1e6      	bne.n	800f67e <UART_Start_Receive_IT+0x1ce>
 800f6b0:	e018      	b.n	800f6e4 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6b8:	697b      	ldr	r3, [r7, #20]
 800f6ba:	e853 3f00 	ldrex	r3, [r3]
 800f6be:	613b      	str	r3, [r7, #16]
   return(result);
 800f6c0:	693b      	ldr	r3, [r7, #16]
 800f6c2:	f043 0320 	orr.w	r3, r3, #32
 800f6c6:	67bb      	str	r3, [r7, #120]	; 0x78
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	461a      	mov	r2, r3
 800f6ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f6d0:	623b      	str	r3, [r7, #32]
 800f6d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6d4:	69f9      	ldr	r1, [r7, #28]
 800f6d6:	6a3a      	ldr	r2, [r7, #32]
 800f6d8:	e841 2300 	strex	r3, r2, [r1]
 800f6dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800f6de:	69bb      	ldr	r3, [r7, #24]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d1e6      	bne.n	800f6b2 <UART_Start_Receive_IT+0x202>
    }
  }
  return HAL_OK;
 800f6e4:	2300      	movs	r3, #0
}
 800f6e6:	4618      	mov	r0, r3
 800f6e8:	378c      	adds	r7, #140	; 0x8c
 800f6ea:	46bd      	mov	sp, r7
 800f6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f0:	4770      	bx	lr
 800f6f2:	bf00      	nop
 800f6f4:	0800fe0d 	.word	0x0800fe0d
 800f6f8:	0800fb15 	.word	0x0800fb15
 800f6fc:	0800f9b3 	.word	0x0800f9b3
 800f700:	0800f853 	.word	0x0800f853

0800f704 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f704:	b480      	push	{r7}
 800f706:	b095      	sub	sp, #84	; 0x54
 800f708:	af00      	add	r7, sp, #0
 800f70a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f714:	e853 3f00 	ldrex	r3, [r3]
 800f718:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f71a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f71c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f720:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	461a      	mov	r2, r3
 800f728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f72a:	643b      	str	r3, [r7, #64]	; 0x40
 800f72c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f72e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f730:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f732:	e841 2300 	strex	r3, r2, [r1]
 800f736:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d1e6      	bne.n	800f70c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	3308      	adds	r3, #8
 800f744:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f746:	6a3b      	ldr	r3, [r7, #32]
 800f748:	e853 3f00 	ldrex	r3, [r3]
 800f74c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f74e:	69fa      	ldr	r2, [r7, #28]
 800f750:	4b1e      	ldr	r3, [pc, #120]	; (800f7cc <UART_EndRxTransfer+0xc8>)
 800f752:	4013      	ands	r3, r2
 800f754:	64bb      	str	r3, [r7, #72]	; 0x48
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	3308      	adds	r3, #8
 800f75c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f75e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f760:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f762:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f766:	e841 2300 	strex	r3, r2, [r1]
 800f76a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d1e5      	bne.n	800f73e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f776:	2b01      	cmp	r3, #1
 800f778:	d118      	bne.n	800f7ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	e853 3f00 	ldrex	r3, [r3]
 800f786:	60bb      	str	r3, [r7, #8]
   return(result);
 800f788:	68bb      	ldr	r3, [r7, #8]
 800f78a:	f023 0310 	bic.w	r3, r3, #16
 800f78e:	647b      	str	r3, [r7, #68]	; 0x44
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	461a      	mov	r2, r3
 800f796:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f798:	61bb      	str	r3, [r7, #24]
 800f79a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f79c:	6979      	ldr	r1, [r7, #20]
 800f79e:	69ba      	ldr	r2, [r7, #24]
 800f7a0:	e841 2300 	strex	r3, r2, [r1]
 800f7a4:	613b      	str	r3, [r7, #16]
   return(result);
 800f7a6:	693b      	ldr	r3, [r7, #16]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d1e6      	bne.n	800f77a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	2220      	movs	r2, #32
 800f7b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	2200      	movs	r2, #0
 800f7be:	671a      	str	r2, [r3, #112]	; 0x70
}
 800f7c0:	bf00      	nop
 800f7c2:	3754      	adds	r7, #84	; 0x54
 800f7c4:	46bd      	mov	sp, r7
 800f7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ca:	4770      	bx	lr
 800f7cc:	effffffe 	.word	0xeffffffe

0800f7d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b084      	sub	sp, #16
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f7ee:	68f8      	ldr	r0, [r7, #12]
 800f7f0:	f7fe fe26 	bl	800e440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f7f4:	bf00      	nop
 800f7f6:	3710      	adds	r7, #16
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	bd80      	pop	{r7, pc}

0800f7fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b088      	sub	sp, #32
 800f800:	af00      	add	r7, sp, #0
 800f802:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	e853 3f00 	ldrex	r3, [r3]
 800f810:	60bb      	str	r3, [r7, #8]
   return(result);
 800f812:	68bb      	ldr	r3, [r7, #8]
 800f814:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f818:	61fb      	str	r3, [r7, #28]
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	461a      	mov	r2, r3
 800f820:	69fb      	ldr	r3, [r7, #28]
 800f822:	61bb      	str	r3, [r7, #24]
 800f824:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f826:	6979      	ldr	r1, [r7, #20]
 800f828:	69ba      	ldr	r2, [r7, #24]
 800f82a:	e841 2300 	strex	r3, r2, [r1]
 800f82e:	613b      	str	r3, [r7, #16]
   return(result);
 800f830:	693b      	ldr	r3, [r7, #16]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d1e6      	bne.n	800f804 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	2220      	movs	r2, #32
 800f83a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	2200      	movs	r2, #0
 800f842:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f844:	6878      	ldr	r0, [r7, #4]
 800f846:	f7fe fdf1 	bl	800e42c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f84a:	bf00      	nop
 800f84c:	3720      	adds	r7, #32
 800f84e:	46bd      	mov	sp, r7
 800f850:	bd80      	pop	{r7, pc}

0800f852 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f852:	b580      	push	{r7, lr}
 800f854:	b096      	sub	sp, #88	; 0x58
 800f856:	af00      	add	r7, sp, #0
 800f858:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f860:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f86a:	2b22      	cmp	r3, #34	; 0x22
 800f86c:	f040 8095 	bne.w	800f99a <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f876:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f87a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800f87e:	b2d9      	uxtb	r1, r3
 800f880:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f884:	b2da      	uxtb	r2, r3
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f88a:	400a      	ands	r2, r1
 800f88c:	b2d2      	uxtb	r2, r2
 800f88e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f894:	1c5a      	adds	r2, r3, #1
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f8a0:	b29b      	uxth	r3, r3
 800f8a2:	3b01      	subs	r3, #1
 800f8a4:	b29a      	uxth	r2, r3
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f8b2:	b29b      	uxth	r3, r3
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d178      	bne.n	800f9aa <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8c0:	e853 3f00 	ldrex	r3, [r3]
 800f8c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f8c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f8c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f8cc:	653b      	str	r3, [r7, #80]	; 0x50
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	461a      	mov	r2, r3
 800f8d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f8d6:	647b      	str	r3, [r7, #68]	; 0x44
 800f8d8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f8dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f8de:	e841 2300 	strex	r3, r2, [r1]
 800f8e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f8e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d1e6      	bne.n	800f8b8 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	3308      	adds	r3, #8
 800f8f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8f4:	e853 3f00 	ldrex	r3, [r3]
 800f8f8:	623b      	str	r3, [r7, #32]
   return(result);
 800f8fa:	6a3b      	ldr	r3, [r7, #32]
 800f8fc:	f023 0301 	bic.w	r3, r3, #1
 800f900:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	3308      	adds	r3, #8
 800f908:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f90a:	633a      	str	r2, [r7, #48]	; 0x30
 800f90c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f90e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f910:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f912:	e841 2300 	strex	r3, r2, [r1]
 800f916:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d1e5      	bne.n	800f8ea <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	2220      	movs	r2, #32
 800f922:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	2200      	movs	r2, #0
 800f92a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f930:	2b01      	cmp	r3, #1
 800f932:	d12e      	bne.n	800f992 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	2200      	movs	r2, #0
 800f938:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f940:	693b      	ldr	r3, [r7, #16]
 800f942:	e853 3f00 	ldrex	r3, [r3]
 800f946:	60fb      	str	r3, [r7, #12]
   return(result);
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	f023 0310 	bic.w	r3, r3, #16
 800f94e:	64bb      	str	r3, [r7, #72]	; 0x48
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	461a      	mov	r2, r3
 800f956:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f958:	61fb      	str	r3, [r7, #28]
 800f95a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f95c:	69b9      	ldr	r1, [r7, #24]
 800f95e:	69fa      	ldr	r2, [r7, #28]
 800f960:	e841 2300 	strex	r3, r2, [r1]
 800f964:	617b      	str	r3, [r7, #20]
   return(result);
 800f966:	697b      	ldr	r3, [r7, #20]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d1e6      	bne.n	800f93a <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	69db      	ldr	r3, [r3, #28]
 800f972:	f003 0310 	and.w	r3, r3, #16
 800f976:	2b10      	cmp	r3, #16
 800f978:	d103      	bne.n	800f982 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	2210      	movs	r2, #16
 800f980:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f988:	4619      	mov	r1, r3
 800f98a:	6878      	ldr	r0, [r7, #4]
 800f98c:	f7fe fd62 	bl	800e454 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f990:	e00b      	b.n	800f9aa <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f992:	6878      	ldr	r0, [r7, #4]
 800f994:	f7f1 ff78 	bl	8001888 <HAL_UART_RxCpltCallback>
}
 800f998:	e007      	b.n	800f9aa <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	699a      	ldr	r2, [r3, #24]
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	f042 0208 	orr.w	r2, r2, #8
 800f9a8:	619a      	str	r2, [r3, #24]
}
 800f9aa:	bf00      	nop
 800f9ac:	3758      	adds	r7, #88	; 0x58
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	bd80      	pop	{r7, pc}

0800f9b2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f9b2:	b580      	push	{r7, lr}
 800f9b4:	b096      	sub	sp, #88	; 0x58
 800f9b6:	af00      	add	r7, sp, #0
 800f9b8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f9c0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f9ca:	2b22      	cmp	r3, #34	; 0x22
 800f9cc:	f040 8095 	bne.w	800fafa <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9d6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9de:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800f9e0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800f9e4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f9e8:	4013      	ands	r3, r2
 800f9ea:	b29a      	uxth	r2, r3
 800f9ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f9ee:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9f4:	1c9a      	adds	r2, r3, #2
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fa00:	b29b      	uxth	r3, r3
 800fa02:	3b01      	subs	r3, #1
 800fa04:	b29a      	uxth	r2, r3
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fa12:	b29b      	uxth	r3, r3
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d178      	bne.n	800fb0a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa20:	e853 3f00 	ldrex	r3, [r3]
 800fa24:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800fa26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800fa2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	461a      	mov	r2, r3
 800fa34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fa36:	643b      	str	r3, [r7, #64]	; 0x40
 800fa38:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa3a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fa3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fa3e:	e841 2300 	strex	r3, r2, [r1]
 800fa42:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fa44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d1e6      	bne.n	800fa18 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	3308      	adds	r3, #8
 800fa50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa52:	6a3b      	ldr	r3, [r7, #32]
 800fa54:	e853 3f00 	ldrex	r3, [r3]
 800fa58:	61fb      	str	r3, [r7, #28]
   return(result);
 800fa5a:	69fb      	ldr	r3, [r7, #28]
 800fa5c:	f023 0301 	bic.w	r3, r3, #1
 800fa60:	64bb      	str	r3, [r7, #72]	; 0x48
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	3308      	adds	r3, #8
 800fa68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fa6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fa6c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa6e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fa70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fa72:	e841 2300 	strex	r3, r2, [r1]
 800fa76:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fa78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d1e5      	bne.n	800fa4a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	2220      	movs	r2, #32
 800fa82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	2200      	movs	r2, #0
 800fa8a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fa90:	2b01      	cmp	r3, #1
 800fa92:	d12e      	bne.n	800faf2 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	2200      	movs	r2, #0
 800fa98:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	e853 3f00 	ldrex	r3, [r3]
 800faa6:	60bb      	str	r3, [r7, #8]
   return(result);
 800faa8:	68bb      	ldr	r3, [r7, #8]
 800faaa:	f023 0310 	bic.w	r3, r3, #16
 800faae:	647b      	str	r3, [r7, #68]	; 0x44
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	461a      	mov	r2, r3
 800fab6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fab8:	61bb      	str	r3, [r7, #24]
 800faba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fabc:	6979      	ldr	r1, [r7, #20]
 800fabe:	69ba      	ldr	r2, [r7, #24]
 800fac0:	e841 2300 	strex	r3, r2, [r1]
 800fac4:	613b      	str	r3, [r7, #16]
   return(result);
 800fac6:	693b      	ldr	r3, [r7, #16]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d1e6      	bne.n	800fa9a <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	69db      	ldr	r3, [r3, #28]
 800fad2:	f003 0310 	and.w	r3, r3, #16
 800fad6:	2b10      	cmp	r3, #16
 800fad8:	d103      	bne.n	800fae2 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	2210      	movs	r2, #16
 800fae0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fae8:	4619      	mov	r1, r3
 800faea:	6878      	ldr	r0, [r7, #4]
 800faec:	f7fe fcb2 	bl	800e454 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800faf0:	e00b      	b.n	800fb0a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800faf2:	6878      	ldr	r0, [r7, #4]
 800faf4:	f7f1 fec8 	bl	8001888 <HAL_UART_RxCpltCallback>
}
 800faf8:	e007      	b.n	800fb0a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	699a      	ldr	r2, [r3, #24]
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	f042 0208 	orr.w	r2, r2, #8
 800fb08:	619a      	str	r2, [r3, #24]
}
 800fb0a:	bf00      	nop
 800fb0c:	3758      	adds	r7, #88	; 0x58
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	bd80      	pop	{r7, pc}
	...

0800fb14 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b0a6      	sub	sp, #152	; 0x98
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fb22:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	69db      	ldr	r3, [r3, #28]
 800fb2c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	689b      	ldr	r3, [r3, #8]
 800fb40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fb4a:	2b22      	cmp	r3, #34	; 0x22
 800fb4c:	f040 814d 	bne.w	800fdea <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fb56:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fb5a:	e0f4      	b.n	800fd46 <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb62:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fb66:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800fb6a:	b2d9      	uxtb	r1, r3
 800fb6c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800fb70:	b2da      	uxtb	r2, r3
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb76:	400a      	ands	r2, r1
 800fb78:	b2d2      	uxtb	r2, r2
 800fb7a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb80:	1c5a      	adds	r2, r3, #1
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fb8c:	b29b      	uxth	r3, r3
 800fb8e:	3b01      	subs	r3, #1
 800fb90:	b29a      	uxth	r2, r3
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	69db      	ldr	r3, [r3, #28]
 800fb9e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fba2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fba6:	f003 0307 	and.w	r3, r3, #7
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d053      	beq.n	800fc56 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fbae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fbb2:	f003 0301 	and.w	r3, r3, #1
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d011      	beq.n	800fbde <UART_RxISR_8BIT_FIFOEN+0xca>
 800fbba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fbbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d00b      	beq.n	800fbde <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	2201      	movs	r2, #1
 800fbcc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fbd4:	f043 0201 	orr.w	r2, r3, #1
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fbde:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fbe2:	f003 0302 	and.w	r3, r3, #2
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d011      	beq.n	800fc0e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800fbea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800fbee:	f003 0301 	and.w	r3, r3, #1
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d00b      	beq.n	800fc0e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	2202      	movs	r2, #2
 800fbfc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fc04:	f043 0204 	orr.w	r2, r3, #4
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fc0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fc12:	f003 0304 	and.w	r3, r3, #4
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d011      	beq.n	800fc3e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800fc1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800fc1e:	f003 0301 	and.w	r3, r3, #1
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d00b      	beq.n	800fc3e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	2204      	movs	r2, #4
 800fc2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fc34:	f043 0202 	orr.w	r2, r3, #2
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d006      	beq.n	800fc56 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fc48:	6878      	ldr	r0, [r7, #4]
 800fc4a:	f7fe fbf9 	bl	800e440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2200      	movs	r2, #0
 800fc52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fc5c:	b29b      	uxth	r3, r3
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d171      	bne.n	800fd46 <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fc6a:	e853 3f00 	ldrex	r3, [r3]
 800fc6e:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800fc70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fc72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fc76:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	461a      	mov	r2, r3
 800fc80:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800fc84:	66bb      	str	r3, [r7, #104]	; 0x68
 800fc86:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc88:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800fc8a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800fc8c:	e841 2300 	strex	r3, r2, [r1]
 800fc90:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800fc92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d1e4      	bne.n	800fc62 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	3308      	adds	r3, #8
 800fc9e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fca0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fca2:	e853 3f00 	ldrex	r3, [r3]
 800fca6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800fca8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fcaa:	4b56      	ldr	r3, [pc, #344]	; (800fe04 <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 800fcac:	4013      	ands	r3, r2
 800fcae:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	3308      	adds	r3, #8
 800fcb6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800fcb8:	657a      	str	r2, [r7, #84]	; 0x54
 800fcba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcbc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fcbe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800fcc0:	e841 2300 	strex	r3, r2, [r1]
 800fcc4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800fcc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d1e5      	bne.n	800fc98 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	2220      	movs	r2, #32
 800fcd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fcde:	2b01      	cmp	r3, #1
 800fce0:	d12e      	bne.n	800fd40 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	2200      	movs	r2, #0
 800fce6:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fcf0:	e853 3f00 	ldrex	r3, [r3]
 800fcf4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800fcf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcf8:	f023 0310 	bic.w	r3, r3, #16
 800fcfc:	67bb      	str	r3, [r7, #120]	; 0x78
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	461a      	mov	r2, r3
 800fd04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fd06:	643b      	str	r3, [r7, #64]	; 0x40
 800fd08:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd0a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fd0c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fd0e:	e841 2300 	strex	r3, r2, [r1]
 800fd12:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fd14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d1e6      	bne.n	800fce8 <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	69db      	ldr	r3, [r3, #28]
 800fd20:	f003 0310 	and.w	r3, r3, #16
 800fd24:	2b10      	cmp	r3, #16
 800fd26:	d103      	bne.n	800fd30 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	2210      	movs	r2, #16
 800fd2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fd36:	4619      	mov	r1, r3
 800fd38:	6878      	ldr	r0, [r7, #4]
 800fd3a:	f7fe fb8b 	bl	800e454 <HAL_UARTEx_RxEventCallback>
 800fd3e:	e002      	b.n	800fd46 <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800fd40:	6878      	ldr	r0, [r7, #4]
 800fd42:	f7f1 fda1 	bl	8001888 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fd46:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d006      	beq.n	800fd5c <UART_RxISR_8BIT_FIFOEN+0x248>
 800fd4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fd52:	f003 0320 	and.w	r3, r3, #32
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	f47f af00 	bne.w	800fb5c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fd62:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800fd66:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d045      	beq.n	800fdfa <UART_RxISR_8BIT_FIFOEN+0x2e6>
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fd74:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800fd78:	429a      	cmp	r2, r3
 800fd7a:	d23e      	bcs.n	800fdfa <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	3308      	adds	r3, #8
 800fd82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd84:	6a3b      	ldr	r3, [r7, #32]
 800fd86:	e853 3f00 	ldrex	r3, [r3]
 800fd8a:	61fb      	str	r3, [r7, #28]
   return(result);
 800fd8c:	69fb      	ldr	r3, [r7, #28]
 800fd8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800fd92:	673b      	str	r3, [r7, #112]	; 0x70
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	3308      	adds	r3, #8
 800fd9a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800fd9c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fd9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fda0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fda2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fda4:	e841 2300 	strex	r3, r2, [r1]
 800fda8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fdaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d1e5      	bne.n	800fd7c <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	4a15      	ldr	r2, [pc, #84]	; (800fe08 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800fdb4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	e853 3f00 	ldrex	r3, [r3]
 800fdc2:	60bb      	str	r3, [r7, #8]
   return(result);
 800fdc4:	68bb      	ldr	r3, [r7, #8]
 800fdc6:	f043 0320 	orr.w	r3, r3, #32
 800fdca:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	461a      	mov	r2, r3
 800fdd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fdd4:	61bb      	str	r3, [r7, #24]
 800fdd6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdd8:	6979      	ldr	r1, [r7, #20]
 800fdda:	69ba      	ldr	r2, [r7, #24]
 800fddc:	e841 2300 	strex	r3, r2, [r1]
 800fde0:	613b      	str	r3, [r7, #16]
   return(result);
 800fde2:	693b      	ldr	r3, [r7, #16]
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d1e6      	bne.n	800fdb6 <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fde8:	e007      	b.n	800fdfa <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	699a      	ldr	r2, [r3, #24]
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	f042 0208 	orr.w	r2, r2, #8
 800fdf8:	619a      	str	r2, [r3, #24]
}
 800fdfa:	bf00      	nop
 800fdfc:	3798      	adds	r7, #152	; 0x98
 800fdfe:	46bd      	mov	sp, r7
 800fe00:	bd80      	pop	{r7, pc}
 800fe02:	bf00      	nop
 800fe04:	effffffe 	.word	0xeffffffe
 800fe08:	0800f853 	.word	0x0800f853

0800fe0c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b0a8      	sub	sp, #160	; 0xa0
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fe1a:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	69db      	ldr	r3, [r3, #28]
 800fe24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	689b      	ldr	r3, [r3, #8]
 800fe38:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fe42:	2b22      	cmp	r3, #34	; 0x22
 800fe44:	f040 8151 	bne.w	80100ea <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fe4e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fe52:	e0f8      	b.n	8010046 <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe5a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fe62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800fe66:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800fe6a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800fe6e:	4013      	ands	r3, r2
 800fe70:	b29a      	uxth	r2, r3
 800fe72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800fe76:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fe7c:	1c9a      	adds	r2, r3, #2
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fe88:	b29b      	uxth	r3, r3
 800fe8a:	3b01      	subs	r3, #1
 800fe8c:	b29a      	uxth	r2, r3
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	69db      	ldr	r3, [r3, #28]
 800fe9a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fe9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800fea2:	f003 0307 	and.w	r3, r3, #7
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d053      	beq.n	800ff52 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800feaa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800feae:	f003 0301 	and.w	r3, r3, #1
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d011      	beq.n	800feda <UART_RxISR_16BIT_FIFOEN+0xce>
 800feb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800feba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d00b      	beq.n	800feda <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	2201      	movs	r2, #1
 800fec8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fed0:	f043 0201 	orr.w	r2, r3, #1
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800feda:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800fede:	f003 0302 	and.w	r3, r3, #2
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d011      	beq.n	800ff0a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800fee6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800feea:	f003 0301 	and.w	r3, r3, #1
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d00b      	beq.n	800ff0a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	2202      	movs	r2, #2
 800fef8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff00:	f043 0204 	orr.w	r2, r3, #4
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ff0e:	f003 0304 	and.w	r3, r3, #4
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d011      	beq.n	800ff3a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ff16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ff1a:	f003 0301 	and.w	r3, r3, #1
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d00b      	beq.n	800ff3a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	2204      	movs	r2, #4
 800ff28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff30:	f043 0202 	orr.w	r2, r3, #2
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d006      	beq.n	800ff52 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ff44:	6878      	ldr	r0, [r7, #4]
 800ff46:	f7fe fa7b 	bl	800e440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ff58:	b29b      	uxth	r3, r3
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d173      	bne.n	8010046 <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ff66:	e853 3f00 	ldrex	r3, [r3]
 800ff6a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ff6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ff6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ff72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	461a      	mov	r2, r3
 800ff7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ff80:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ff82:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff84:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ff86:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ff88:	e841 2300 	strex	r3, r2, [r1]
 800ff8c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ff8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d1e4      	bne.n	800ff5e <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	3308      	adds	r3, #8
 800ff9a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ff9e:	e853 3f00 	ldrex	r3, [r3]
 800ffa2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ffa4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ffa6:	4b57      	ldr	r3, [pc, #348]	; (8010104 <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 800ffa8:	4013      	ands	r3, r2
 800ffaa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	3308      	adds	r3, #8
 800ffb4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ffb8:	65ba      	str	r2, [r7, #88]	; 0x58
 800ffba:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffbc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ffbe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ffc0:	e841 2300 	strex	r3, r2, [r1]
 800ffc4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ffc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d1e3      	bne.n	800ff94 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	2220      	movs	r2, #32
 800ffd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	2200      	movs	r2, #0
 800ffd8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ffde:	2b01      	cmp	r3, #1
 800ffe0:	d12e      	bne.n	8010040 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fff0:	e853 3f00 	ldrex	r3, [r3]
 800fff4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800fff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fff8:	f023 0310 	bic.w	r3, r3, #16
 800fffc:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	461a      	mov	r2, r3
 8010004:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010006:	647b      	str	r3, [r7, #68]	; 0x44
 8010008:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801000a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801000c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801000e:	e841 2300 	strex	r3, r2, [r1]
 8010012:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010016:	2b00      	cmp	r3, #0
 8010018:	d1e6      	bne.n	800ffe8 <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	69db      	ldr	r3, [r3, #28]
 8010020:	f003 0310 	and.w	r3, r3, #16
 8010024:	2b10      	cmp	r3, #16
 8010026:	d103      	bne.n	8010030 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	2210      	movs	r2, #16
 801002e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010036:	4619      	mov	r1, r3
 8010038:	6878      	ldr	r0, [r7, #4]
 801003a:	f7fe fa0b 	bl	800e454 <HAL_UARTEx_RxEventCallback>
 801003e:	e002      	b.n	8010046 <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8010040:	6878      	ldr	r0, [r7, #4]
 8010042:	f7f1 fc21 	bl	8001888 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010046:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 801004a:	2b00      	cmp	r3, #0
 801004c:	d006      	beq.n	801005c <UART_RxISR_16BIT_FIFOEN+0x250>
 801004e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010052:	f003 0320 	and.w	r3, r3, #32
 8010056:	2b00      	cmp	r3, #0
 8010058:	f47f aefc 	bne.w	800fe54 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010062:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010066:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801006a:	2b00      	cmp	r3, #0
 801006c:	d045      	beq.n	80100fa <UART_RxISR_16BIT_FIFOEN+0x2ee>
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010074:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8010078:	429a      	cmp	r2, r3
 801007a:	d23e      	bcs.n	80100fa <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	3308      	adds	r3, #8
 8010082:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010086:	e853 3f00 	ldrex	r3, [r3]
 801008a:	623b      	str	r3, [r7, #32]
   return(result);
 801008c:	6a3b      	ldr	r3, [r7, #32]
 801008e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010092:	677b      	str	r3, [r7, #116]	; 0x74
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	3308      	adds	r3, #8
 801009a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 801009c:	633a      	str	r2, [r7, #48]	; 0x30
 801009e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80100a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80100a4:	e841 2300 	strex	r3, r2, [r1]
 80100a8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80100aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d1e5      	bne.n	801007c <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	4a15      	ldr	r2, [pc, #84]	; (8010108 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 80100b4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100bc:	693b      	ldr	r3, [r7, #16]
 80100be:	e853 3f00 	ldrex	r3, [r3]
 80100c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	f043 0320 	orr.w	r3, r3, #32
 80100ca:	673b      	str	r3, [r7, #112]	; 0x70
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	461a      	mov	r2, r3
 80100d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80100d4:	61fb      	str	r3, [r7, #28]
 80100d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100d8:	69b9      	ldr	r1, [r7, #24]
 80100da:	69fa      	ldr	r2, [r7, #28]
 80100dc:	e841 2300 	strex	r3, r2, [r1]
 80100e0:	617b      	str	r3, [r7, #20]
   return(result);
 80100e2:	697b      	ldr	r3, [r7, #20]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d1e6      	bne.n	80100b6 <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80100e8:	e007      	b.n	80100fa <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	699a      	ldr	r2, [r3, #24]
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	681b      	ldr	r3, [r3, #0]
 80100f4:	f042 0208 	orr.w	r2, r2, #8
 80100f8:	619a      	str	r2, [r3, #24]
}
 80100fa:	bf00      	nop
 80100fc:	37a0      	adds	r7, #160	; 0xa0
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}
 8010102:	bf00      	nop
 8010104:	effffffe 	.word	0xeffffffe
 8010108:	0800f9b3 	.word	0x0800f9b3

0801010c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801010c:	b480      	push	{r7}
 801010e:	b083      	sub	sp, #12
 8010110:	af00      	add	r7, sp, #0
 8010112:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010114:	bf00      	nop
 8010116:	370c      	adds	r7, #12
 8010118:	46bd      	mov	sp, r7
 801011a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011e:	4770      	bx	lr

08010120 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010120:	b480      	push	{r7}
 8010122:	b083      	sub	sp, #12
 8010124:	af00      	add	r7, sp, #0
 8010126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010128:	bf00      	nop
 801012a:	370c      	adds	r7, #12
 801012c:	46bd      	mov	sp, r7
 801012e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010132:	4770      	bx	lr

08010134 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010134:	b480      	push	{r7}
 8010136:	b083      	sub	sp, #12
 8010138:	af00      	add	r7, sp, #0
 801013a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801013c:	bf00      	nop
 801013e:	370c      	adds	r7, #12
 8010140:	46bd      	mov	sp, r7
 8010142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010146:	4770      	bx	lr

08010148 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010148:	b480      	push	{r7}
 801014a:	b085      	sub	sp, #20
 801014c:	af00      	add	r7, sp, #0
 801014e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010156:	2b01      	cmp	r3, #1
 8010158:	d101      	bne.n	801015e <HAL_UARTEx_DisableFifoMode+0x16>
 801015a:	2302      	movs	r3, #2
 801015c:	e027      	b.n	80101ae <HAL_UARTEx_DisableFifoMode+0x66>
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	2201      	movs	r2, #1
 8010162:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	2224      	movs	r2, #36	; 0x24
 801016a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	681b      	ldr	r3, [r3, #0]
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	681a      	ldr	r2, [r3, #0]
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	f022 0201 	bic.w	r2, r2, #1
 8010184:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 801018c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	2200      	movs	r2, #0
 8010192:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	68fa      	ldr	r2, [r7, #12]
 801019a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	2220      	movs	r2, #32
 80101a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	2200      	movs	r2, #0
 80101a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80101ac:	2300      	movs	r3, #0
}
 80101ae:	4618      	mov	r0, r3
 80101b0:	3714      	adds	r7, #20
 80101b2:	46bd      	mov	sp, r7
 80101b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b8:	4770      	bx	lr

080101ba <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80101ba:	b580      	push	{r7, lr}
 80101bc:	b084      	sub	sp, #16
 80101be:	af00      	add	r7, sp, #0
 80101c0:	6078      	str	r0, [r7, #4]
 80101c2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80101ca:	2b01      	cmp	r3, #1
 80101cc:	d101      	bne.n	80101d2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80101ce:	2302      	movs	r3, #2
 80101d0:	e02d      	b.n	801022e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	2201      	movs	r2, #1
 80101d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	2224      	movs	r2, #36	; 0x24
 80101de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	681a      	ldr	r2, [r3, #0]
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	f022 0201 	bic.w	r2, r2, #1
 80101f8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	689b      	ldr	r3, [r3, #8]
 8010200:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	683a      	ldr	r2, [r7, #0]
 801020a:	430a      	orrs	r2, r1
 801020c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801020e:	6878      	ldr	r0, [r7, #4]
 8010210:	f000 f850 	bl	80102b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	68fa      	ldr	r2, [r7, #12]
 801021a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	2220      	movs	r2, #32
 8010220:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	2200      	movs	r2, #0
 8010228:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801022c:	2300      	movs	r3, #0
}
 801022e:	4618      	mov	r0, r3
 8010230:	3710      	adds	r7, #16
 8010232:	46bd      	mov	sp, r7
 8010234:	bd80      	pop	{r7, pc}

08010236 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010236:	b580      	push	{r7, lr}
 8010238:	b084      	sub	sp, #16
 801023a:	af00      	add	r7, sp, #0
 801023c:	6078      	str	r0, [r7, #4]
 801023e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010246:	2b01      	cmp	r3, #1
 8010248:	d101      	bne.n	801024e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801024a:	2302      	movs	r3, #2
 801024c:	e02d      	b.n	80102aa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	2201      	movs	r2, #1
 8010252:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	2224      	movs	r2, #36	; 0x24
 801025a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	681a      	ldr	r2, [r3, #0]
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	f022 0201 	bic.w	r2, r2, #1
 8010274:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	689b      	ldr	r3, [r3, #8]
 801027c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	683a      	ldr	r2, [r7, #0]
 8010286:	430a      	orrs	r2, r1
 8010288:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801028a:	6878      	ldr	r0, [r7, #4]
 801028c:	f000 f812 	bl	80102b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	68fa      	ldr	r2, [r7, #12]
 8010296:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	2220      	movs	r2, #32
 801029c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	2200      	movs	r2, #0
 80102a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80102a8:	2300      	movs	r3, #0
}
 80102aa:	4618      	mov	r0, r3
 80102ac:	3710      	adds	r7, #16
 80102ae:	46bd      	mov	sp, r7
 80102b0:	bd80      	pop	{r7, pc}
	...

080102b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80102b4:	b480      	push	{r7}
 80102b6:	b085      	sub	sp, #20
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d108      	bne.n	80102d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	2201      	movs	r2, #1
 80102c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	2201      	movs	r2, #1
 80102d0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80102d4:	e031      	b.n	801033a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80102d6:	2310      	movs	r3, #16
 80102d8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80102da:	2310      	movs	r3, #16
 80102dc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	689b      	ldr	r3, [r3, #8]
 80102e4:	0e5b      	lsrs	r3, r3, #25
 80102e6:	b2db      	uxtb	r3, r3
 80102e8:	f003 0307 	and.w	r3, r3, #7
 80102ec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	689b      	ldr	r3, [r3, #8]
 80102f4:	0f5b      	lsrs	r3, r3, #29
 80102f6:	b2db      	uxtb	r3, r3
 80102f8:	f003 0307 	and.w	r3, r3, #7
 80102fc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80102fe:	7bbb      	ldrb	r3, [r7, #14]
 8010300:	7b3a      	ldrb	r2, [r7, #12]
 8010302:	4911      	ldr	r1, [pc, #68]	; (8010348 <UARTEx_SetNbDataToProcess+0x94>)
 8010304:	5c8a      	ldrb	r2, [r1, r2]
 8010306:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801030a:	7b3a      	ldrb	r2, [r7, #12]
 801030c:	490f      	ldr	r1, [pc, #60]	; (801034c <UARTEx_SetNbDataToProcess+0x98>)
 801030e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010310:	fb93 f3f2 	sdiv	r3, r3, r2
 8010314:	b29a      	uxth	r2, r3
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801031c:	7bfb      	ldrb	r3, [r7, #15]
 801031e:	7b7a      	ldrb	r2, [r7, #13]
 8010320:	4909      	ldr	r1, [pc, #36]	; (8010348 <UARTEx_SetNbDataToProcess+0x94>)
 8010322:	5c8a      	ldrb	r2, [r1, r2]
 8010324:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010328:	7b7a      	ldrb	r2, [r7, #13]
 801032a:	4908      	ldr	r1, [pc, #32]	; (801034c <UARTEx_SetNbDataToProcess+0x98>)
 801032c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801032e:	fb93 f3f2 	sdiv	r3, r3, r2
 8010332:	b29a      	uxth	r2, r3
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 801033a:	bf00      	nop
 801033c:	3714      	adds	r7, #20
 801033e:	46bd      	mov	sp, r7
 8010340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010344:	4770      	bx	lr
 8010346:	bf00      	nop
 8010348:	080128cc 	.word	0x080128cc
 801034c:	080128d4 	.word	0x080128d4

08010350 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8010350:	b480      	push	{r7}
 8010352:	b083      	sub	sp, #12
 8010354:	af00      	add	r7, sp, #0
 8010356:	6078      	str	r0, [r7, #4]
 8010358:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 801035a:	683b      	ldr	r3, [r7, #0]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d121      	bne.n	80103a6 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681a      	ldr	r2, [r3, #0]
 8010366:	4b27      	ldr	r3, [pc, #156]	; (8010404 <FMC_SDRAM_Init+0xb4>)
 8010368:	4013      	ands	r3, r2
 801036a:	683a      	ldr	r2, [r7, #0]
 801036c:	6851      	ldr	r1, [r2, #4]
 801036e:	683a      	ldr	r2, [r7, #0]
 8010370:	6892      	ldr	r2, [r2, #8]
 8010372:	4311      	orrs	r1, r2
 8010374:	683a      	ldr	r2, [r7, #0]
 8010376:	68d2      	ldr	r2, [r2, #12]
 8010378:	4311      	orrs	r1, r2
 801037a:	683a      	ldr	r2, [r7, #0]
 801037c:	6912      	ldr	r2, [r2, #16]
 801037e:	4311      	orrs	r1, r2
 8010380:	683a      	ldr	r2, [r7, #0]
 8010382:	6952      	ldr	r2, [r2, #20]
 8010384:	4311      	orrs	r1, r2
 8010386:	683a      	ldr	r2, [r7, #0]
 8010388:	6992      	ldr	r2, [r2, #24]
 801038a:	4311      	orrs	r1, r2
 801038c:	683a      	ldr	r2, [r7, #0]
 801038e:	69d2      	ldr	r2, [r2, #28]
 8010390:	4311      	orrs	r1, r2
 8010392:	683a      	ldr	r2, [r7, #0]
 8010394:	6a12      	ldr	r2, [r2, #32]
 8010396:	4311      	orrs	r1, r2
 8010398:	683a      	ldr	r2, [r7, #0]
 801039a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801039c:	430a      	orrs	r2, r1
 801039e:	431a      	orrs	r2, r3
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	601a      	str	r2, [r3, #0]
 80103a4:	e026      	b.n	80103f4 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80103ae:	683b      	ldr	r3, [r7, #0]
 80103b0:	69d9      	ldr	r1, [r3, #28]
 80103b2:	683b      	ldr	r3, [r7, #0]
 80103b4:	6a1b      	ldr	r3, [r3, #32]
 80103b6:	4319      	orrs	r1, r3
 80103b8:	683b      	ldr	r3, [r7, #0]
 80103ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80103bc:	430b      	orrs	r3, r1
 80103be:	431a      	orrs	r2, r3
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	685a      	ldr	r2, [r3, #4]
 80103c8:	4b0e      	ldr	r3, [pc, #56]	; (8010404 <FMC_SDRAM_Init+0xb4>)
 80103ca:	4013      	ands	r3, r2
 80103cc:	683a      	ldr	r2, [r7, #0]
 80103ce:	6851      	ldr	r1, [r2, #4]
 80103d0:	683a      	ldr	r2, [r7, #0]
 80103d2:	6892      	ldr	r2, [r2, #8]
 80103d4:	4311      	orrs	r1, r2
 80103d6:	683a      	ldr	r2, [r7, #0]
 80103d8:	68d2      	ldr	r2, [r2, #12]
 80103da:	4311      	orrs	r1, r2
 80103dc:	683a      	ldr	r2, [r7, #0]
 80103de:	6912      	ldr	r2, [r2, #16]
 80103e0:	4311      	orrs	r1, r2
 80103e2:	683a      	ldr	r2, [r7, #0]
 80103e4:	6952      	ldr	r2, [r2, #20]
 80103e6:	4311      	orrs	r1, r2
 80103e8:	683a      	ldr	r2, [r7, #0]
 80103ea:	6992      	ldr	r2, [r2, #24]
 80103ec:	430a      	orrs	r2, r1
 80103ee:	431a      	orrs	r2, r3
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80103f4:	2300      	movs	r3, #0
}
 80103f6:	4618      	mov	r0, r3
 80103f8:	370c      	adds	r7, #12
 80103fa:	46bd      	mov	sp, r7
 80103fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010400:	4770      	bx	lr
 8010402:	bf00      	nop
 8010404:	ffff8000 	.word	0xffff8000

08010408 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010408:	b480      	push	{r7}
 801040a:	b085      	sub	sp, #20
 801040c:	af00      	add	r7, sp, #0
 801040e:	60f8      	str	r0, [r7, #12]
 8010410:	60b9      	str	r1, [r7, #8]
 8010412:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d128      	bne.n	801046c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	689b      	ldr	r3, [r3, #8]
 801041e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8010422:	68bb      	ldr	r3, [r7, #8]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	1e59      	subs	r1, r3, #1
 8010428:	68bb      	ldr	r3, [r7, #8]
 801042a:	685b      	ldr	r3, [r3, #4]
 801042c:	3b01      	subs	r3, #1
 801042e:	011b      	lsls	r3, r3, #4
 8010430:	4319      	orrs	r1, r3
 8010432:	68bb      	ldr	r3, [r7, #8]
 8010434:	689b      	ldr	r3, [r3, #8]
 8010436:	3b01      	subs	r3, #1
 8010438:	021b      	lsls	r3, r3, #8
 801043a:	4319      	orrs	r1, r3
 801043c:	68bb      	ldr	r3, [r7, #8]
 801043e:	68db      	ldr	r3, [r3, #12]
 8010440:	3b01      	subs	r3, #1
 8010442:	031b      	lsls	r3, r3, #12
 8010444:	4319      	orrs	r1, r3
 8010446:	68bb      	ldr	r3, [r7, #8]
 8010448:	691b      	ldr	r3, [r3, #16]
 801044a:	3b01      	subs	r3, #1
 801044c:	041b      	lsls	r3, r3, #16
 801044e:	4319      	orrs	r1, r3
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	695b      	ldr	r3, [r3, #20]
 8010454:	3b01      	subs	r3, #1
 8010456:	051b      	lsls	r3, r3, #20
 8010458:	4319      	orrs	r1, r3
 801045a:	68bb      	ldr	r3, [r7, #8]
 801045c:	699b      	ldr	r3, [r3, #24]
 801045e:	3b01      	subs	r3, #1
 8010460:	061b      	lsls	r3, r3, #24
 8010462:	430b      	orrs	r3, r1
 8010464:	431a      	orrs	r2, r3
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	609a      	str	r2, [r3, #8]
 801046a:	e02d      	b.n	80104c8 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	689a      	ldr	r2, [r3, #8]
 8010470:	4b19      	ldr	r3, [pc, #100]	; (80104d8 <FMC_SDRAM_Timing_Init+0xd0>)
 8010472:	4013      	ands	r3, r2
 8010474:	68ba      	ldr	r2, [r7, #8]
 8010476:	68d2      	ldr	r2, [r2, #12]
 8010478:	3a01      	subs	r2, #1
 801047a:	0311      	lsls	r1, r2, #12
 801047c:	68ba      	ldr	r2, [r7, #8]
 801047e:	6952      	ldr	r2, [r2, #20]
 8010480:	3a01      	subs	r2, #1
 8010482:	0512      	lsls	r2, r2, #20
 8010484:	430a      	orrs	r2, r1
 8010486:	431a      	orrs	r2, r3
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	68db      	ldr	r3, [r3, #12]
 8010490:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8010494:	68bb      	ldr	r3, [r7, #8]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	1e59      	subs	r1, r3, #1
 801049a:	68bb      	ldr	r3, [r7, #8]
 801049c:	685b      	ldr	r3, [r3, #4]
 801049e:	3b01      	subs	r3, #1
 80104a0:	011b      	lsls	r3, r3, #4
 80104a2:	4319      	orrs	r1, r3
 80104a4:	68bb      	ldr	r3, [r7, #8]
 80104a6:	689b      	ldr	r3, [r3, #8]
 80104a8:	3b01      	subs	r3, #1
 80104aa:	021b      	lsls	r3, r3, #8
 80104ac:	4319      	orrs	r1, r3
 80104ae:	68bb      	ldr	r3, [r7, #8]
 80104b0:	691b      	ldr	r3, [r3, #16]
 80104b2:	3b01      	subs	r3, #1
 80104b4:	041b      	lsls	r3, r3, #16
 80104b6:	4319      	orrs	r1, r3
 80104b8:	68bb      	ldr	r3, [r7, #8]
 80104ba:	699b      	ldr	r3, [r3, #24]
 80104bc:	3b01      	subs	r3, #1
 80104be:	061b      	lsls	r3, r3, #24
 80104c0:	430b      	orrs	r3, r1
 80104c2:	431a      	orrs	r2, r3
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 80104c8:	2300      	movs	r3, #0
}
 80104ca:	4618      	mov	r0, r3
 80104cc:	3714      	adds	r7, #20
 80104ce:	46bd      	mov	sp, r7
 80104d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d4:	4770      	bx	lr
 80104d6:	bf00      	nop
 80104d8:	ff0f0fff 	.word	0xff0f0fff

080104dc <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80104dc:	b480      	push	{r7}
 80104de:	b085      	sub	sp, #20
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	60f8      	str	r0, [r7, #12]
 80104e4:	60b9      	str	r1, [r7, #8]
 80104e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	691a      	ldr	r2, [r3, #16]
 80104ec:	4b0c      	ldr	r3, [pc, #48]	; (8010520 <FMC_SDRAM_SendCommand+0x44>)
 80104ee:	4013      	ands	r3, r2
 80104f0:	68ba      	ldr	r2, [r7, #8]
 80104f2:	6811      	ldr	r1, [r2, #0]
 80104f4:	68ba      	ldr	r2, [r7, #8]
 80104f6:	6852      	ldr	r2, [r2, #4]
 80104f8:	4311      	orrs	r1, r2
 80104fa:	68ba      	ldr	r2, [r7, #8]
 80104fc:	6892      	ldr	r2, [r2, #8]
 80104fe:	3a01      	subs	r2, #1
 8010500:	0152      	lsls	r2, r2, #5
 8010502:	4311      	orrs	r1, r2
 8010504:	68ba      	ldr	r2, [r7, #8]
 8010506:	68d2      	ldr	r2, [r2, #12]
 8010508:	0252      	lsls	r2, r2, #9
 801050a:	430a      	orrs	r2, r1
 801050c:	431a      	orrs	r2, r3
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8010512:	2300      	movs	r3, #0
}
 8010514:	4618      	mov	r0, r3
 8010516:	3714      	adds	r7, #20
 8010518:	46bd      	mov	sp, r7
 801051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051e:	4770      	bx	lr
 8010520:	ffc00000 	.word	0xffc00000

08010524 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8010524:	b480      	push	{r7}
 8010526:	b083      	sub	sp, #12
 8010528:	af00      	add	r7, sp, #0
 801052a:	6078      	str	r0, [r7, #4]
 801052c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	695a      	ldr	r2, [r3, #20]
 8010532:	4b07      	ldr	r3, [pc, #28]	; (8010550 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8010534:	4013      	ands	r3, r2
 8010536:	683a      	ldr	r2, [r7, #0]
 8010538:	0052      	lsls	r2, r2, #1
 801053a:	431a      	orrs	r2, r3
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8010540:	2300      	movs	r3, #0
}
 8010542:	4618      	mov	r0, r3
 8010544:	370c      	adds	r7, #12
 8010546:	46bd      	mov	sp, r7
 8010548:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054c:	4770      	bx	lr
 801054e:	bf00      	nop
 8010550:	ffffc001 	.word	0xffffc001

08010554 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8010554:	b084      	sub	sp, #16
 8010556:	b480      	push	{r7}
 8010558:	b085      	sub	sp, #20
 801055a:	af00      	add	r7, sp, #0
 801055c:	6078      	str	r0, [r7, #4]
 801055e:	f107 001c 	add.w	r0, r7, #28
 8010562:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8010566:	2300      	movs	r3, #0
 8010568:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 801056a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 801056c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 801056e:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8010570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 8010572:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8010574:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8010576:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 801057a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 801057c:	68fa      	ldr	r2, [r7, #12]
 801057e:	4313      	orrs	r3, r2
 8010580:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	685a      	ldr	r2, [r3, #4]
 8010586:	4b07      	ldr	r3, [pc, #28]	; (80105a4 <SDMMC_Init+0x50>)
 8010588:	4013      	ands	r3, r2
 801058a:	68fa      	ldr	r2, [r7, #12]
 801058c:	431a      	orrs	r2, r3
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010592:	2300      	movs	r3, #0
}
 8010594:	4618      	mov	r0, r3
 8010596:	3714      	adds	r7, #20
 8010598:	46bd      	mov	sp, r7
 801059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801059e:	b004      	add	sp, #16
 80105a0:	4770      	bx	lr
 80105a2:	bf00      	nop
 80105a4:	ffc02c00 	.word	0xffc02c00

080105a8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80105a8:	b480      	push	{r7}
 80105aa:	b083      	sub	sp, #12
 80105ac:	af00      	add	r7, sp, #0
 80105ae:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80105b6:	4618      	mov	r0, r3
 80105b8:	370c      	adds	r7, #12
 80105ba:	46bd      	mov	sp, r7
 80105bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c0:	4770      	bx	lr

080105c2 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80105c2:	b480      	push	{r7}
 80105c4:	b083      	sub	sp, #12
 80105c6:	af00      	add	r7, sp, #0
 80105c8:	6078      	str	r0, [r7, #4]
 80105ca:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 80105cc:	683b      	ldr	r3, [r7, #0]
 80105ce:	681a      	ldr	r2, [r3, #0]
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80105d6:	2300      	movs	r3, #0
}
 80105d8:	4618      	mov	r0, r3
 80105da:	370c      	adds	r7, #12
 80105dc:	46bd      	mov	sp, r7
 80105de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e2:	4770      	bx	lr

080105e4 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 80105e4:	b480      	push	{r7}
 80105e6:	b083      	sub	sp, #12
 80105e8:	af00      	add	r7, sp, #0
 80105ea:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	f043 0203 	orr.w	r2, r3, #3
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80105f8:	2300      	movs	r3, #0
}
 80105fa:	4618      	mov	r0, r3
 80105fc:	370c      	adds	r7, #12
 80105fe:	46bd      	mov	sp, r7
 8010600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010604:	4770      	bx	lr

08010606 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8010606:	b480      	push	{r7}
 8010608:	b083      	sub	sp, #12
 801060a:	af00      	add	r7, sp, #0
 801060c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	f003 0303 	and.w	r3, r3, #3
}
 8010616:	4618      	mov	r0, r3
 8010618:	370c      	adds	r7, #12
 801061a:	46bd      	mov	sp, r7
 801061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010620:	4770      	bx	lr
	...

08010624 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010624:	b480      	push	{r7}
 8010626:	b085      	sub	sp, #20
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
 801062c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801062e:	2300      	movs	r3, #0
 8010630:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8010632:	683b      	ldr	r3, [r7, #0]
 8010634:	681a      	ldr	r2, [r3, #0]
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 801063a:	683b      	ldr	r3, [r7, #0]
 801063c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8010642:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8010648:	431a      	orrs	r2, r3
                       Command->CPSM);
 801064a:	683b      	ldr	r3, [r7, #0]
 801064c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 801064e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8010650:	68fa      	ldr	r2, [r7, #12]
 8010652:	4313      	orrs	r3, r2
 8010654:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	68da      	ldr	r2, [r3, #12]
 801065a:	4b06      	ldr	r3, [pc, #24]	; (8010674 <SDMMC_SendCommand+0x50>)
 801065c:	4013      	ands	r3, r2
 801065e:	68fa      	ldr	r2, [r7, #12]
 8010660:	431a      	orrs	r2, r3
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8010666:	2300      	movs	r3, #0
}
 8010668:	4618      	mov	r0, r3
 801066a:	3714      	adds	r7, #20
 801066c:	46bd      	mov	sp, r7
 801066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010672:	4770      	bx	lr
 8010674:	fffee0c0 	.word	0xfffee0c0

08010678 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8010678:	b480      	push	{r7}
 801067a:	b083      	sub	sp, #12
 801067c:	af00      	add	r7, sp, #0
 801067e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	691b      	ldr	r3, [r3, #16]
 8010684:	b2db      	uxtb	r3, r3
}
 8010686:	4618      	mov	r0, r3
 8010688:	370c      	adds	r7, #12
 801068a:	46bd      	mov	sp, r7
 801068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010690:	4770      	bx	lr

08010692 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8010692:	b480      	push	{r7}
 8010694:	b085      	sub	sp, #20
 8010696:	af00      	add	r7, sp, #0
 8010698:	6078      	str	r0, [r7, #4]
 801069a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	3314      	adds	r3, #20
 80106a0:	461a      	mov	r2, r3
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	4413      	add	r3, r2
 80106a6:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	681b      	ldr	r3, [r3, #0]
}
 80106ac:	4618      	mov	r0, r3
 80106ae:	3714      	adds	r7, #20
 80106b0:	46bd      	mov	sp, r7
 80106b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b6:	4770      	bx	lr

080106b8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 80106b8:	b480      	push	{r7}
 80106ba:	b085      	sub	sp, #20
 80106bc:	af00      	add	r7, sp, #0
 80106be:	6078      	str	r0, [r7, #4]
 80106c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80106c2:	2300      	movs	r3, #0
 80106c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80106c6:	683b      	ldr	r3, [r7, #0]
 80106c8:	681a      	ldr	r2, [r3, #0]
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80106ce:	683b      	ldr	r3, [r7, #0]
 80106d0:	685a      	ldr	r2, [r3, #4]
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80106d6:	683b      	ldr	r3, [r7, #0]
 80106d8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 80106da:	683b      	ldr	r3, [r7, #0]
 80106dc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80106de:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 80106e0:	683b      	ldr	r3, [r7, #0]
 80106e2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 80106e4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80106e6:	683b      	ldr	r3, [r7, #0]
 80106e8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 80106ea:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80106ec:	68fa      	ldr	r2, [r7, #12]
 80106ee:	4313      	orrs	r3, r2
 80106f0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80106f6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	431a      	orrs	r2, r3
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8010702:	2300      	movs	r3, #0

}
 8010704:	4618      	mov	r0, r3
 8010706:	3714      	adds	r7, #20
 8010708:	46bd      	mov	sp, r7
 801070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801070e:	4770      	bx	lr

08010710 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b088      	sub	sp, #32
 8010714:	af00      	add	r7, sp, #0
 8010716:	6078      	str	r0, [r7, #4]
 8010718:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801071a:	683b      	ldr	r3, [r7, #0]
 801071c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801071e:	2310      	movs	r3, #16
 8010720:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010722:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010726:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010728:	2300      	movs	r3, #0
 801072a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801072c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010730:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010732:	f107 0308 	add.w	r3, r7, #8
 8010736:	4619      	mov	r1, r3
 8010738:	6878      	ldr	r0, [r7, #4]
 801073a:	f7ff ff73 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 801073e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010742:	2110      	movs	r1, #16
 8010744:	6878      	ldr	r0, [r7, #4]
 8010746:	f000 fa5f 	bl	8010c08 <SDMMC_GetCmdResp1>
 801074a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801074c:	69fb      	ldr	r3, [r7, #28]
}
 801074e:	4618      	mov	r0, r3
 8010750:	3720      	adds	r7, #32
 8010752:	46bd      	mov	sp, r7
 8010754:	bd80      	pop	{r7, pc}

08010756 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010756:	b580      	push	{r7, lr}
 8010758:	b088      	sub	sp, #32
 801075a:	af00      	add	r7, sp, #0
 801075c:	6078      	str	r0, [r7, #4]
 801075e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010760:	683b      	ldr	r3, [r7, #0]
 8010762:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010764:	2311      	movs	r3, #17
 8010766:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010768:	f44f 7380 	mov.w	r3, #256	; 0x100
 801076c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801076e:	2300      	movs	r3, #0
 8010770:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010772:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010776:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010778:	f107 0308 	add.w	r3, r7, #8
 801077c:	4619      	mov	r1, r3
 801077e:	6878      	ldr	r0, [r7, #4]
 8010780:	f7ff ff50 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010784:	f241 3288 	movw	r2, #5000	; 0x1388
 8010788:	2111      	movs	r1, #17
 801078a:	6878      	ldr	r0, [r7, #4]
 801078c:	f000 fa3c 	bl	8010c08 <SDMMC_GetCmdResp1>
 8010790:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010792:	69fb      	ldr	r3, [r7, #28]
}
 8010794:	4618      	mov	r0, r3
 8010796:	3720      	adds	r7, #32
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}

0801079c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b088      	sub	sp, #32
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
 80107a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80107a6:	683b      	ldr	r3, [r7, #0]
 80107a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80107aa:	2312      	movs	r3, #18
 80107ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80107ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80107b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80107b4:	2300      	movs	r3, #0
 80107b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80107b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80107bc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80107be:	f107 0308 	add.w	r3, r7, #8
 80107c2:	4619      	mov	r1, r3
 80107c4:	6878      	ldr	r0, [r7, #4]
 80107c6:	f7ff ff2d 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80107ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80107ce:	2112      	movs	r1, #18
 80107d0:	6878      	ldr	r0, [r7, #4]
 80107d2:	f000 fa19 	bl	8010c08 <SDMMC_GetCmdResp1>
 80107d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107d8:	69fb      	ldr	r3, [r7, #28]
}
 80107da:	4618      	mov	r0, r3
 80107dc:	3720      	adds	r7, #32
 80107de:	46bd      	mov	sp, r7
 80107e0:	bd80      	pop	{r7, pc}

080107e2 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80107e2:	b580      	push	{r7, lr}
 80107e4:	b088      	sub	sp, #32
 80107e6:	af00      	add	r7, sp, #0
 80107e8:	6078      	str	r0, [r7, #4]
 80107ea:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80107ec:	683b      	ldr	r3, [r7, #0]
 80107ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80107f0:	2318      	movs	r3, #24
 80107f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80107f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80107f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80107fa:	2300      	movs	r3, #0
 80107fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80107fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010802:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010804:	f107 0308 	add.w	r3, r7, #8
 8010808:	4619      	mov	r1, r3
 801080a:	6878      	ldr	r0, [r7, #4]
 801080c:	f7ff ff0a 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010810:	f241 3288 	movw	r2, #5000	; 0x1388
 8010814:	2118      	movs	r1, #24
 8010816:	6878      	ldr	r0, [r7, #4]
 8010818:	f000 f9f6 	bl	8010c08 <SDMMC_GetCmdResp1>
 801081c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801081e:	69fb      	ldr	r3, [r7, #28]
}
 8010820:	4618      	mov	r0, r3
 8010822:	3720      	adds	r7, #32
 8010824:	46bd      	mov	sp, r7
 8010826:	bd80      	pop	{r7, pc}

08010828 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b088      	sub	sp, #32
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
 8010830:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8010836:	2319      	movs	r3, #25
 8010838:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801083a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801083e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010840:	2300      	movs	r3, #0
 8010842:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010844:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010848:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801084a:	f107 0308 	add.w	r3, r7, #8
 801084e:	4619      	mov	r1, r3
 8010850:	6878      	ldr	r0, [r7, #4]
 8010852:	f7ff fee7 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010856:	f241 3288 	movw	r2, #5000	; 0x1388
 801085a:	2119      	movs	r1, #25
 801085c:	6878      	ldr	r0, [r7, #4]
 801085e:	f000 f9d3 	bl	8010c08 <SDMMC_GetCmdResp1>
 8010862:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010864:	69fb      	ldr	r3, [r7, #28]
}
 8010866:	4618      	mov	r0, r3
 8010868:	3720      	adds	r7, #32
 801086a:	46bd      	mov	sp, r7
 801086c:	bd80      	pop	{r7, pc}
	...

08010870 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b088      	sub	sp, #32
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010878:	2300      	movs	r3, #0
 801087a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 801087c:	230c      	movs	r3, #12
 801087e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010880:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010884:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010886:	2300      	movs	r3, #0
 8010888:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801088a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801088e:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	68db      	ldr	r3, [r3, #12]
 8010894:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	68db      	ldr	r3, [r3, #12]
 80108a0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80108a8:	f107 0308 	add.w	r3, r7, #8
 80108ac:	4619      	mov	r1, r3
 80108ae:	6878      	ldr	r0, [r7, #4]
 80108b0:	f7ff feb8 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80108b4:	4a0b      	ldr	r2, [pc, #44]	; (80108e4 <SDMMC_CmdStopTransfer+0x74>)
 80108b6:	210c      	movs	r1, #12
 80108b8:	6878      	ldr	r0, [r7, #4]
 80108ba:	f000 f9a5 	bl	8010c08 <SDMMC_GetCmdResp1>
 80108be:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	68db      	ldr	r3, [r3, #12]
 80108c4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 80108cc:	69fb      	ldr	r3, [r7, #28]
 80108ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80108d2:	d101      	bne.n	80108d8 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 80108d4:	2300      	movs	r3, #0
 80108d6:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 80108d8:	69fb      	ldr	r3, [r7, #28]
}
 80108da:	4618      	mov	r0, r3
 80108dc:	3720      	adds	r7, #32
 80108de:	46bd      	mov	sp, r7
 80108e0:	bd80      	pop	{r7, pc}
 80108e2:	bf00      	nop
 80108e4:	05f5e100 	.word	0x05f5e100

080108e8 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b088      	sub	sp, #32
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
 80108f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80108f2:	683b      	ldr	r3, [r7, #0]
 80108f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80108f6:	2307      	movs	r3, #7
 80108f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80108fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80108fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010900:	2300      	movs	r3, #0
 8010902:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010904:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010908:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801090a:	f107 0308 	add.w	r3, r7, #8
 801090e:	4619      	mov	r1, r3
 8010910:	6878      	ldr	r0, [r7, #4]
 8010912:	f7ff fe87 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010916:	f241 3288 	movw	r2, #5000	; 0x1388
 801091a:	2107      	movs	r1, #7
 801091c:	6878      	ldr	r0, [r7, #4]
 801091e:	f000 f973 	bl	8010c08 <SDMMC_GetCmdResp1>
 8010922:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010924:	69fb      	ldr	r3, [r7, #28]
}
 8010926:	4618      	mov	r0, r3
 8010928:	3720      	adds	r7, #32
 801092a:	46bd      	mov	sp, r7
 801092c:	bd80      	pop	{r7, pc}

0801092e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 801092e:	b580      	push	{r7, lr}
 8010930:	b088      	sub	sp, #32
 8010932:	af00      	add	r7, sp, #0
 8010934:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8010936:	2300      	movs	r3, #0
 8010938:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801093a:	2300      	movs	r3, #0
 801093c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 801093e:	2300      	movs	r3, #0
 8010940:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010942:	2300      	movs	r3, #0
 8010944:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010946:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801094a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801094c:	f107 0308 	add.w	r3, r7, #8
 8010950:	4619      	mov	r1, r3
 8010952:	6878      	ldr	r0, [r7, #4]
 8010954:	f7ff fe66 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010958:	6878      	ldr	r0, [r7, #4]
 801095a:	f000 fb97 	bl	801108c <SDMMC_GetCmdError>
 801095e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010960:	69fb      	ldr	r3, [r7, #28]
}
 8010962:	4618      	mov	r0, r3
 8010964:	3720      	adds	r7, #32
 8010966:	46bd      	mov	sp, r7
 8010968:	bd80      	pop	{r7, pc}

0801096a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 801096a:	b580      	push	{r7, lr}
 801096c:	b088      	sub	sp, #32
 801096e:	af00      	add	r7, sp, #0
 8010970:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010972:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8010976:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010978:	2308      	movs	r3, #8
 801097a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801097c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010980:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010982:	2300      	movs	r3, #0
 8010984:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801098a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801098c:	f107 0308 	add.w	r3, r7, #8
 8010990:	4619      	mov	r1, r3
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f7ff fe46 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010998:	6878      	ldr	r0, [r7, #4]
 801099a:	f000 fb29 	bl	8010ff0 <SDMMC_GetCmdResp7>
 801099e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109a0:	69fb      	ldr	r3, [r7, #28]
}
 80109a2:	4618      	mov	r0, r3
 80109a4:	3720      	adds	r7, #32
 80109a6:	46bd      	mov	sp, r7
 80109a8:	bd80      	pop	{r7, pc}

080109aa <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80109aa:	b580      	push	{r7, lr}
 80109ac:	b088      	sub	sp, #32
 80109ae:	af00      	add	r7, sp, #0
 80109b0:	6078      	str	r0, [r7, #4]
 80109b2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80109b4:	683b      	ldr	r3, [r7, #0]
 80109b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80109b8:	2337      	movs	r3, #55	; 0x37
 80109ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80109bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80109c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80109c2:	2300      	movs	r3, #0
 80109c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80109c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80109ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80109cc:	f107 0308 	add.w	r3, r7, #8
 80109d0:	4619      	mov	r1, r3
 80109d2:	6878      	ldr	r0, [r7, #4]
 80109d4:	f7ff fe26 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80109d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80109dc:	2137      	movs	r1, #55	; 0x37
 80109de:	6878      	ldr	r0, [r7, #4]
 80109e0:	f000 f912 	bl	8010c08 <SDMMC_GetCmdResp1>
 80109e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109e6:	69fb      	ldr	r3, [r7, #28]
}
 80109e8:	4618      	mov	r0, r3
 80109ea:	3720      	adds	r7, #32
 80109ec:	46bd      	mov	sp, r7
 80109ee:	bd80      	pop	{r7, pc}

080109f0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80109f0:	b580      	push	{r7, lr}
 80109f2:	b088      	sub	sp, #32
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	6078      	str	r0, [r7, #4]
 80109f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80109fa:	683b      	ldr	r3, [r7, #0]
 80109fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80109fe:	2329      	movs	r3, #41	; 0x29
 8010a00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010a06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a08:	2300      	movs	r3, #0
 8010a0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010a10:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a12:	f107 0308 	add.w	r3, r7, #8
 8010a16:	4619      	mov	r1, r3
 8010a18:	6878      	ldr	r0, [r7, #4]
 8010a1a:	f7ff fe03 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010a1e:	6878      	ldr	r0, [r7, #4]
 8010a20:	f000 fa2e 	bl	8010e80 <SDMMC_GetCmdResp3>
 8010a24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a26:	69fb      	ldr	r3, [r7, #28]
}
 8010a28:	4618      	mov	r0, r3
 8010a2a:	3720      	adds	r7, #32
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	bd80      	pop	{r7, pc}

08010a30 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b088      	sub	sp, #32
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
 8010a38:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010a3a:	683b      	ldr	r3, [r7, #0]
 8010a3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010a3e:	2306      	movs	r3, #6
 8010a40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010a46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a48:	2300      	movs	r3, #0
 8010a4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010a50:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a52:	f107 0308 	add.w	r3, r7, #8
 8010a56:	4619      	mov	r1, r3
 8010a58:	6878      	ldr	r0, [r7, #4]
 8010a5a:	f7ff fde3 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010a62:	2106      	movs	r1, #6
 8010a64:	6878      	ldr	r0, [r7, #4]
 8010a66:	f000 f8cf 	bl	8010c08 <SDMMC_GetCmdResp1>
 8010a6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a6c:	69fb      	ldr	r3, [r7, #28]
}
 8010a6e:	4618      	mov	r0, r3
 8010a70:	3720      	adds	r7, #32
 8010a72:	46bd      	mov	sp, r7
 8010a74:	bd80      	pop	{r7, pc}

08010a76 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010a76:	b580      	push	{r7, lr}
 8010a78:	b088      	sub	sp, #32
 8010a7a:	af00      	add	r7, sp, #0
 8010a7c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010a7e:	2300      	movs	r3, #0
 8010a80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010a82:	2333      	movs	r3, #51	; 0x33
 8010a84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010a8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a8c:	2300      	movs	r3, #0
 8010a8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010a94:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a96:	f107 0308 	add.w	r3, r7, #8
 8010a9a:	4619      	mov	r1, r3
 8010a9c:	6878      	ldr	r0, [r7, #4]
 8010a9e:	f7ff fdc1 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8010aa6:	2133      	movs	r1, #51	; 0x33
 8010aa8:	6878      	ldr	r0, [r7, #4]
 8010aaa:	f000 f8ad 	bl	8010c08 <SDMMC_GetCmdResp1>
 8010aae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ab0:	69fb      	ldr	r3, [r7, #28]
}
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	3720      	adds	r7, #32
 8010ab6:	46bd      	mov	sp, r7
 8010ab8:	bd80      	pop	{r7, pc}

08010aba <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8010aba:	b580      	push	{r7, lr}
 8010abc:	b088      	sub	sp, #32
 8010abe:	af00      	add	r7, sp, #0
 8010ac0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010ac6:	2302      	movs	r3, #2
 8010ac8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010aca:	f44f 7340 	mov.w	r3, #768	; 0x300
 8010ace:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010ad4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010ad8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ada:	f107 0308 	add.w	r3, r7, #8
 8010ade:	4619      	mov	r1, r3
 8010ae0:	6878      	ldr	r0, [r7, #4]
 8010ae2:	f7ff fd9f 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010ae6:	6878      	ldr	r0, [r7, #4]
 8010ae8:	f000 f980 	bl	8010dec <SDMMC_GetCmdResp2>
 8010aec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010aee:	69fb      	ldr	r3, [r7, #28]
}
 8010af0:	4618      	mov	r0, r3
 8010af2:	3720      	adds	r7, #32
 8010af4:	46bd      	mov	sp, r7
 8010af6:	bd80      	pop	{r7, pc}

08010af8 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010af8:	b580      	push	{r7, lr}
 8010afa:	b088      	sub	sp, #32
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
 8010b00:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010b02:	683b      	ldr	r3, [r7, #0]
 8010b04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010b06:	2309      	movs	r3, #9
 8010b08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010b0a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8010b0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b10:	2300      	movs	r3, #0
 8010b12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010b18:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b1a:	f107 0308 	add.w	r3, r7, #8
 8010b1e:	4619      	mov	r1, r3
 8010b20:	6878      	ldr	r0, [r7, #4]
 8010b22:	f7ff fd7f 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010b26:	6878      	ldr	r0, [r7, #4]
 8010b28:	f000 f960 	bl	8010dec <SDMMC_GetCmdResp2>
 8010b2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b2e:	69fb      	ldr	r3, [r7, #28]
}
 8010b30:	4618      	mov	r0, r3
 8010b32:	3720      	adds	r7, #32
 8010b34:	46bd      	mov	sp, r7
 8010b36:	bd80      	pop	{r7, pc}

08010b38 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	b088      	sub	sp, #32
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	6078      	str	r0, [r7, #4]
 8010b40:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010b42:	2300      	movs	r3, #0
 8010b44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010b46:	2303      	movs	r3, #3
 8010b48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010b4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b50:	2300      	movs	r3, #0
 8010b52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010b58:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b5a:	f107 0308 	add.w	r3, r7, #8
 8010b5e:	4619      	mov	r1, r3
 8010b60:	6878      	ldr	r0, [r7, #4]
 8010b62:	f7ff fd5f 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010b66:	683a      	ldr	r2, [r7, #0]
 8010b68:	2103      	movs	r1, #3
 8010b6a:	6878      	ldr	r0, [r7, #4]
 8010b6c:	f000 f9c8 	bl	8010f00 <SDMMC_GetCmdResp6>
 8010b70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b72:	69fb      	ldr	r3, [r7, #28]
}
 8010b74:	4618      	mov	r0, r3
 8010b76:	3720      	adds	r7, #32
 8010b78:	46bd      	mov	sp, r7
 8010b7a:	bd80      	pop	{r7, pc}

08010b7c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b088      	sub	sp, #32
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	6078      	str	r0, [r7, #4]
 8010b84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8010b86:	683b      	ldr	r3, [r7, #0]
 8010b88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010b8a:	230d      	movs	r3, #13
 8010b8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010b92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b94:	2300      	movs	r3, #0
 8010b96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010b9c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b9e:	f107 0308 	add.w	r3, r7, #8
 8010ba2:	4619      	mov	r1, r3
 8010ba4:	6878      	ldr	r0, [r7, #4]
 8010ba6:	f7ff fd3d 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8010baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8010bae:	210d      	movs	r1, #13
 8010bb0:	6878      	ldr	r0, [r7, #4]
 8010bb2:	f000 f829 	bl	8010c08 <SDMMC_GetCmdResp1>
 8010bb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010bb8:	69fb      	ldr	r3, [r7, #28]
}
 8010bba:	4618      	mov	r0, r3
 8010bbc:	3720      	adds	r7, #32
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	bd80      	pop	{r7, pc}

08010bc2 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8010bc2:	b580      	push	{r7, lr}
 8010bc4:	b088      	sub	sp, #32
 8010bc6:	af00      	add	r7, sp, #0
 8010bc8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8010bca:	2300      	movs	r3, #0
 8010bcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8010bce:	230d      	movs	r3, #13
 8010bd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010bd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010bd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010bd8:	2300      	movs	r3, #0
 8010bda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010be0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010be2:	f107 0308 	add.w	r3, r7, #8
 8010be6:	4619      	mov	r1, r3
 8010be8:	6878      	ldr	r0, [r7, #4]
 8010bea:	f7ff fd1b 	bl	8010624 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8010bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8010bf2:	210d      	movs	r1, #13
 8010bf4:	6878      	ldr	r0, [r7, #4]
 8010bf6:	f000 f807 	bl	8010c08 <SDMMC_GetCmdResp1>
 8010bfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010bfc:	69fb      	ldr	r3, [r7, #28]
}
 8010bfe:	4618      	mov	r0, r3
 8010c00:	3720      	adds	r7, #32
 8010c02:	46bd      	mov	sp, r7
 8010c04:	bd80      	pop	{r7, pc}
	...

08010c08 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010c08:	b580      	push	{r7, lr}
 8010c0a:	b088      	sub	sp, #32
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	60f8      	str	r0, [r7, #12]
 8010c10:	460b      	mov	r3, r1
 8010c12:	607a      	str	r2, [r7, #4]
 8010c14:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8010c16:	4b70      	ldr	r3, [pc, #448]	; (8010dd8 <SDMMC_GetCmdResp1+0x1d0>)
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	4a70      	ldr	r2, [pc, #448]	; (8010ddc <SDMMC_GetCmdResp1+0x1d4>)
 8010c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8010c20:	0a5a      	lsrs	r2, r3, #9
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	fb02 f303 	mul.w	r3, r2, r3
 8010c28:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8010c2a:	69fb      	ldr	r3, [r7, #28]
 8010c2c:	1e5a      	subs	r2, r3, #1
 8010c2e:	61fa      	str	r2, [r7, #28]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d102      	bne.n	8010c3a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010c34:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010c38:	e0c9      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c3e:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8010c40:	69ba      	ldr	r2, [r7, #24]
 8010c42:	4b67      	ldr	r3, [pc, #412]	; (8010de0 <SDMMC_GetCmdResp1+0x1d8>)
 8010c44:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d0ef      	beq.n	8010c2a <SDMMC_GetCmdResp1+0x22>
 8010c4a:	69bb      	ldr	r3, [r7, #24]
 8010c4c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d1ea      	bne.n	8010c2a <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c58:	f003 0304 	and.w	r3, r3, #4
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d004      	beq.n	8010c6a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	2204      	movs	r2, #4
 8010c64:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010c66:	2304      	movs	r3, #4
 8010c68:	e0b1      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c6e:	f003 0301 	and.w	r3, r3, #1
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d004      	beq.n	8010c80 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	2201      	movs	r2, #1
 8010c7a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010c7c:	2301      	movs	r3, #1
 8010c7e:	e0a6      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	4a58      	ldr	r2, [pc, #352]	; (8010de4 <SDMMC_GetCmdResp1+0x1dc>)
 8010c84:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010c86:	68f8      	ldr	r0, [r7, #12]
 8010c88:	f7ff fcf6 	bl	8010678 <SDMMC_GetCommandResponse>
 8010c8c:	4603      	mov	r3, r0
 8010c8e:	461a      	mov	r2, r3
 8010c90:	7afb      	ldrb	r3, [r7, #11]
 8010c92:	4293      	cmp	r3, r2
 8010c94:	d001      	beq.n	8010c9a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010c96:	2301      	movs	r3, #1
 8010c98:	e099      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010c9a:	2100      	movs	r1, #0
 8010c9c:	68f8      	ldr	r0, [r7, #12]
 8010c9e:	f7ff fcf8 	bl	8010692 <SDMMC_GetResponse>
 8010ca2:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010ca4:	697a      	ldr	r2, [r7, #20]
 8010ca6:	4b50      	ldr	r3, [pc, #320]	; (8010de8 <SDMMC_GetCmdResp1+0x1e0>)
 8010ca8:	4013      	ands	r3, r2
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d101      	bne.n	8010cb2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8010cae:	2300      	movs	r3, #0
 8010cb0:	e08d      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010cb2:	697b      	ldr	r3, [r7, #20]
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	da02      	bge.n	8010cbe <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010cb8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8010cbc:	e087      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010cbe:	697b      	ldr	r3, [r7, #20]
 8010cc0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d001      	beq.n	8010ccc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010cc8:	2340      	movs	r3, #64	; 0x40
 8010cca:	e080      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010ccc:	697b      	ldr	r3, [r7, #20]
 8010cce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d001      	beq.n	8010cda <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010cd6:	2380      	movs	r3, #128	; 0x80
 8010cd8:	e079      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010cda:	697b      	ldr	r3, [r7, #20]
 8010cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d002      	beq.n	8010cea <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010ce4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010ce8:	e071      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010cea:	697b      	ldr	r3, [r7, #20]
 8010cec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d002      	beq.n	8010cfa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010cf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010cf8:	e069      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010cfa:	697b      	ldr	r3, [r7, #20]
 8010cfc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d002      	beq.n	8010d0a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010d04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010d08:	e061      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010d0a:	697b      	ldr	r3, [r7, #20]
 8010d0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d002      	beq.n	8010d1a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010d14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010d18:	e059      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010d1a:	697b      	ldr	r3, [r7, #20]
 8010d1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d002      	beq.n	8010d2a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010d24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010d28:	e051      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010d2a:	697b      	ldr	r3, [r7, #20]
 8010d2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d002      	beq.n	8010d3a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010d34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010d38:	e049      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010d3a:	697b      	ldr	r3, [r7, #20]
 8010d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d002      	beq.n	8010d4a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010d44:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010d48:	e041      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010d4a:	697b      	ldr	r3, [r7, #20]
 8010d4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d002      	beq.n	8010d5a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8010d54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010d58:	e039      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010d5a:	697b      	ldr	r3, [r7, #20]
 8010d5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d002      	beq.n	8010d6a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010d64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8010d68:	e031      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010d6a:	697b      	ldr	r3, [r7, #20]
 8010d6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d002      	beq.n	8010d7a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010d74:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8010d78:	e029      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010d7a:	697b      	ldr	r3, [r7, #20]
 8010d7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d002      	beq.n	8010d8a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010d84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010d88:	e021      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010d8a:	697b      	ldr	r3, [r7, #20]
 8010d8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d002      	beq.n	8010d9a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010d94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8010d98:	e019      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010d9a:	697b      	ldr	r3, [r7, #20]
 8010d9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d002      	beq.n	8010daa <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010da4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010da8:	e011      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010daa:	697b      	ldr	r3, [r7, #20]
 8010dac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d002      	beq.n	8010dba <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010db4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010db8:	e009      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010dba:	697b      	ldr	r3, [r7, #20]
 8010dbc:	f003 0308 	and.w	r3, r3, #8
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d002      	beq.n	8010dca <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010dc4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8010dc8:	e001      	b.n	8010dce <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010dca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010dce:	4618      	mov	r0, r3
 8010dd0:	3720      	adds	r7, #32
 8010dd2:	46bd      	mov	sp, r7
 8010dd4:	bd80      	pop	{r7, pc}
 8010dd6:	bf00      	nop
 8010dd8:	24000008 	.word	0x24000008
 8010ddc:	10624dd3 	.word	0x10624dd3
 8010de0:	00200045 	.word	0x00200045
 8010de4:	002000c5 	.word	0x002000c5
 8010de8:	fdffe008 	.word	0xfdffe008

08010dec <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8010dec:	b480      	push	{r7}
 8010dee:	b085      	sub	sp, #20
 8010df0:	af00      	add	r7, sp, #0
 8010df2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010df4:	4b1f      	ldr	r3, [pc, #124]	; (8010e74 <SDMMC_GetCmdResp2+0x88>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	4a1f      	ldr	r2, [pc, #124]	; (8010e78 <SDMMC_GetCmdResp2+0x8c>)
 8010dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8010dfe:	0a5b      	lsrs	r3, r3, #9
 8010e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8010e04:	fb02 f303 	mul.w	r3, r2, r3
 8010e08:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	1e5a      	subs	r2, r3, #1
 8010e0e:	60fa      	str	r2, [r7, #12]
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d102      	bne.n	8010e1a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010e14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010e18:	e026      	b.n	8010e68 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e1e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010e20:	68bb      	ldr	r3, [r7, #8]
 8010e22:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d0ef      	beq.n	8010e0a <SDMMC_GetCmdResp2+0x1e>
 8010e2a:	68bb      	ldr	r3, [r7, #8]
 8010e2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d1ea      	bne.n	8010e0a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e38:	f003 0304 	and.w	r3, r3, #4
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d004      	beq.n	8010e4a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	2204      	movs	r2, #4
 8010e44:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010e46:	2304      	movs	r3, #4
 8010e48:	e00e      	b.n	8010e68 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e4e:	f003 0301 	and.w	r3, r3, #1
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d004      	beq.n	8010e60 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	2201      	movs	r2, #1
 8010e5a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010e5c:	2301      	movs	r3, #1
 8010e5e:	e003      	b.n	8010e68 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	4a06      	ldr	r2, [pc, #24]	; (8010e7c <SDMMC_GetCmdResp2+0x90>)
 8010e64:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8010e66:	2300      	movs	r3, #0
}
 8010e68:	4618      	mov	r0, r3
 8010e6a:	3714      	adds	r7, #20
 8010e6c:	46bd      	mov	sp, r7
 8010e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e72:	4770      	bx	lr
 8010e74:	24000008 	.word	0x24000008
 8010e78:	10624dd3 	.word	0x10624dd3
 8010e7c:	002000c5 	.word	0x002000c5

08010e80 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8010e80:	b480      	push	{r7}
 8010e82:	b085      	sub	sp, #20
 8010e84:	af00      	add	r7, sp, #0
 8010e86:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010e88:	4b1a      	ldr	r3, [pc, #104]	; (8010ef4 <SDMMC_GetCmdResp3+0x74>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	4a1a      	ldr	r2, [pc, #104]	; (8010ef8 <SDMMC_GetCmdResp3+0x78>)
 8010e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8010e92:	0a5b      	lsrs	r3, r3, #9
 8010e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8010e98:	fb02 f303 	mul.w	r3, r2, r3
 8010e9c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	1e5a      	subs	r2, r3, #1
 8010ea2:	60fa      	str	r2, [r7, #12]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d102      	bne.n	8010eae <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010ea8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010eac:	e01b      	b.n	8010ee6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010eb2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010eb4:	68bb      	ldr	r3, [r7, #8]
 8010eb6:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d0ef      	beq.n	8010e9e <SDMMC_GetCmdResp3+0x1e>
 8010ebe:	68bb      	ldr	r3, [r7, #8]
 8010ec0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d1ea      	bne.n	8010e9e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ecc:	f003 0304 	and.w	r3, r3, #4
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d004      	beq.n	8010ede <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	2204      	movs	r2, #4
 8010ed8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010eda:	2304      	movs	r3, #4
 8010edc:	e003      	b.n	8010ee6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	4a06      	ldr	r2, [pc, #24]	; (8010efc <SDMMC_GetCmdResp3+0x7c>)
 8010ee2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8010ee4:	2300      	movs	r3, #0
}
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	3714      	adds	r7, #20
 8010eea:	46bd      	mov	sp, r7
 8010eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef0:	4770      	bx	lr
 8010ef2:	bf00      	nop
 8010ef4:	24000008 	.word	0x24000008
 8010ef8:	10624dd3 	.word	0x10624dd3
 8010efc:	002000c5 	.word	0x002000c5

08010f00 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b088      	sub	sp, #32
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	60f8      	str	r0, [r7, #12]
 8010f08:	460b      	mov	r3, r1
 8010f0a:	607a      	str	r2, [r7, #4]
 8010f0c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010f0e:	4b35      	ldr	r3, [pc, #212]	; (8010fe4 <SDMMC_GetCmdResp6+0xe4>)
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	4a35      	ldr	r2, [pc, #212]	; (8010fe8 <SDMMC_GetCmdResp6+0xe8>)
 8010f14:	fba2 2303 	umull	r2, r3, r2, r3
 8010f18:	0a5b      	lsrs	r3, r3, #9
 8010f1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8010f1e:	fb02 f303 	mul.w	r3, r2, r3
 8010f22:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8010f24:	69fb      	ldr	r3, [r7, #28]
 8010f26:	1e5a      	subs	r2, r3, #1
 8010f28:	61fa      	str	r2, [r7, #28]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d102      	bne.n	8010f34 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010f2e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010f32:	e052      	b.n	8010fda <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f38:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f3a:	69bb      	ldr	r3, [r7, #24]
 8010f3c:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d0ef      	beq.n	8010f24 <SDMMC_GetCmdResp6+0x24>
 8010f44:	69bb      	ldr	r3, [r7, #24]
 8010f46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d1ea      	bne.n	8010f24 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f52:	f003 0304 	and.w	r3, r3, #4
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d004      	beq.n	8010f64 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	2204      	movs	r2, #4
 8010f5e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010f60:	2304      	movs	r3, #4
 8010f62:	e03a      	b.n	8010fda <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f68:	f003 0301 	and.w	r3, r3, #1
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d004      	beq.n	8010f7a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	2201      	movs	r2, #1
 8010f74:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f76:	2301      	movs	r3, #1
 8010f78:	e02f      	b.n	8010fda <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010f7a:	68f8      	ldr	r0, [r7, #12]
 8010f7c:	f7ff fb7c 	bl	8010678 <SDMMC_GetCommandResponse>
 8010f80:	4603      	mov	r3, r0
 8010f82:	461a      	mov	r2, r3
 8010f84:	7afb      	ldrb	r3, [r7, #11]
 8010f86:	4293      	cmp	r3, r2
 8010f88:	d001      	beq.n	8010f8e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f8a:	2301      	movs	r3, #1
 8010f8c:	e025      	b.n	8010fda <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	4a16      	ldr	r2, [pc, #88]	; (8010fec <SDMMC_GetCmdResp6+0xec>)
 8010f92:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010f94:	2100      	movs	r1, #0
 8010f96:	68f8      	ldr	r0, [r7, #12]
 8010f98:	f7ff fb7b 	bl	8010692 <SDMMC_GetResponse>
 8010f9c:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8010f9e:	697b      	ldr	r3, [r7, #20]
 8010fa0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d106      	bne.n	8010fb6 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8010fa8:	697b      	ldr	r3, [r7, #20]
 8010faa:	0c1b      	lsrs	r3, r3, #16
 8010fac:	b29a      	uxth	r2, r3
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8010fb2:	2300      	movs	r3, #0
 8010fb4:	e011      	b.n	8010fda <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010fb6:	697b      	ldr	r3, [r7, #20]
 8010fb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d002      	beq.n	8010fc6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010fc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010fc4:	e009      	b.n	8010fda <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010fc6:	697b      	ldr	r3, [r7, #20]
 8010fc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d002      	beq.n	8010fd6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010fd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010fd4:	e001      	b.n	8010fda <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010fd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010fda:	4618      	mov	r0, r3
 8010fdc:	3720      	adds	r7, #32
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	bd80      	pop	{r7, pc}
 8010fe2:	bf00      	nop
 8010fe4:	24000008 	.word	0x24000008
 8010fe8:	10624dd3 	.word	0x10624dd3
 8010fec:	002000c5 	.word	0x002000c5

08010ff0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8010ff0:	b480      	push	{r7}
 8010ff2:	b085      	sub	sp, #20
 8010ff4:	af00      	add	r7, sp, #0
 8010ff6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8010ff8:	4b22      	ldr	r3, [pc, #136]	; (8011084 <SDMMC_GetCmdResp7+0x94>)
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	4a22      	ldr	r2, [pc, #136]	; (8011088 <SDMMC_GetCmdResp7+0x98>)
 8010ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8011002:	0a5b      	lsrs	r3, r3, #9
 8011004:	f241 3288 	movw	r2, #5000	; 0x1388
 8011008:	fb02 f303 	mul.w	r3, r2, r3
 801100c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	1e5a      	subs	r2, r3, #1
 8011012:	60fa      	str	r2, [r7, #12]
 8011014:	2b00      	cmp	r3, #0
 8011016:	d102      	bne.n	801101e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011018:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801101c:	e02c      	b.n	8011078 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011022:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011024:	68bb      	ldr	r3, [r7, #8]
 8011026:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801102a:	2b00      	cmp	r3, #0
 801102c:	d0ef      	beq.n	801100e <SDMMC_GetCmdResp7+0x1e>
 801102e:	68bb      	ldr	r3, [r7, #8]
 8011030:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011034:	2b00      	cmp	r3, #0
 8011036:	d1ea      	bne.n	801100e <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801103c:	f003 0304 	and.w	r3, r3, #4
 8011040:	2b00      	cmp	r3, #0
 8011042:	d004      	beq.n	801104e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	2204      	movs	r2, #4
 8011048:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801104a:	2304      	movs	r3, #4
 801104c:	e014      	b.n	8011078 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011052:	f003 0301 	and.w	r3, r3, #1
 8011056:	2b00      	cmp	r3, #0
 8011058:	d004      	beq.n	8011064 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	2201      	movs	r2, #1
 801105e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011060:	2301      	movs	r3, #1
 8011062:	e009      	b.n	8011078 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801106c:	2b00      	cmp	r3, #0
 801106e:	d002      	beq.n	8011076 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	2240      	movs	r2, #64	; 0x40
 8011074:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8011076:	2300      	movs	r3, #0

}
 8011078:	4618      	mov	r0, r3
 801107a:	3714      	adds	r7, #20
 801107c:	46bd      	mov	sp, r7
 801107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011082:	4770      	bx	lr
 8011084:	24000008 	.word	0x24000008
 8011088:	10624dd3 	.word	0x10624dd3

0801108c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 801108c:	b480      	push	{r7}
 801108e:	b085      	sub	sp, #20
 8011090:	af00      	add	r7, sp, #0
 8011092:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8011094:	4b11      	ldr	r3, [pc, #68]	; (80110dc <SDMMC_GetCmdError+0x50>)
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	4a11      	ldr	r2, [pc, #68]	; (80110e0 <SDMMC_GetCmdError+0x54>)
 801109a:	fba2 2303 	umull	r2, r3, r2, r3
 801109e:	0a5b      	lsrs	r3, r3, #9
 80110a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80110a4:	fb02 f303 	mul.w	r3, r2, r3
 80110a8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	1e5a      	subs	r2, r3, #1
 80110ae:	60fa      	str	r2, [r7, #12]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d102      	bne.n	80110ba <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80110b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80110b8:	e009      	b.n	80110ce <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80110be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d0f1      	beq.n	80110aa <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	4a06      	ldr	r2, [pc, #24]	; (80110e4 <SDMMC_GetCmdError+0x58>)
 80110ca:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 80110cc:	2300      	movs	r3, #0
}
 80110ce:	4618      	mov	r0, r3
 80110d0:	3714      	adds	r7, #20
 80110d2:	46bd      	mov	sp, r7
 80110d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110d8:	4770      	bx	lr
 80110da:	bf00      	nop
 80110dc:	24000008 	.word	0x24000008
 80110e0:	10624dd3 	.word	0x10624dd3
 80110e4:	002000c5 	.word	0x002000c5

080110e8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80110e8:	b580      	push	{r7, lr}
 80110ea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80110ec:	4904      	ldr	r1, [pc, #16]	; (8011100 <MX_FATFS_Init+0x18>)
 80110ee:	4805      	ldr	r0, [pc, #20]	; (8011104 <MX_FATFS_Init+0x1c>)
 80110f0:	f000 fef0 	bl	8011ed4 <FATFS_LinkDriver>
 80110f4:	4603      	mov	r3, r0
 80110f6:	461a      	mov	r2, r3
 80110f8:	4b03      	ldr	r3, [pc, #12]	; (8011108 <MX_FATFS_Init+0x20>)
 80110fa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80110fc:	bf00      	nop
 80110fe:	bd80      	pop	{r7, pc}
 8011100:	240087ec 	.word	0x240087ec
 8011104:	080128dc 	.word	0x080128dc
 8011108:	240087e8 	.word	0x240087e8

0801110c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 801110c:	b580      	push	{r7, lr}
 801110e:	b082      	sub	sp, #8
 8011110:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8011112:	2300      	movs	r3, #0
 8011114:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8011116:	f000 f885 	bl	8011224 <BSP_SD_IsDetected>
 801111a:	4603      	mov	r3, r0
 801111c:	2b01      	cmp	r3, #1
 801111e:	d001      	beq.n	8011124 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8011120:	2302      	movs	r3, #2
 8011122:	e012      	b.n	801114a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8011124:	480b      	ldr	r0, [pc, #44]	; (8011154 <BSP_SD_Init+0x48>)
 8011126:	f7f8 fa29 	bl	800957c <HAL_SD_Init>
 801112a:	4603      	mov	r3, r0
 801112c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 801112e:	79fb      	ldrb	r3, [r7, #7]
 8011130:	2b00      	cmp	r3, #0
 8011132:	d109      	bne.n	8011148 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8011134:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8011138:	4806      	ldr	r0, [pc, #24]	; (8011154 <BSP_SD_Init+0x48>)
 801113a:	f7f9 f8d9 	bl	800a2f0 <HAL_SD_ConfigWideBusOperation>
 801113e:	4603      	mov	r3, r0
 8011140:	2b00      	cmp	r3, #0
 8011142:	d001      	beq.n	8011148 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8011144:	2301      	movs	r3, #1
 8011146:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8011148:	79fb      	ldrb	r3, [r7, #7]
}
 801114a:	4618      	mov	r0, r3
 801114c:	3708      	adds	r7, #8
 801114e:	46bd      	mov	sp, r7
 8011150:	bd80      	pop	{r7, pc}
 8011152:	bf00      	nop
 8011154:	240080a0 	.word	0x240080a0

08011158 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8011158:	b580      	push	{r7, lr}
 801115a:	b086      	sub	sp, #24
 801115c:	af00      	add	r7, sp, #0
 801115e:	60f8      	str	r0, [r7, #12]
 8011160:	60b9      	str	r1, [r7, #8]
 8011162:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8011164:	2300      	movs	r3, #0
 8011166:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	68ba      	ldr	r2, [r7, #8]
 801116c:	68f9      	ldr	r1, [r7, #12]
 801116e:	4806      	ldr	r0, [pc, #24]	; (8011188 <BSP_SD_ReadBlocks_DMA+0x30>)
 8011170:	f7f8 fb1e 	bl	80097b0 <HAL_SD_ReadBlocks_DMA>
 8011174:	4603      	mov	r3, r0
 8011176:	2b00      	cmp	r3, #0
 8011178:	d001      	beq.n	801117e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801117a:	2301      	movs	r3, #1
 801117c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 801117e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011180:	4618      	mov	r0, r3
 8011182:	3718      	adds	r7, #24
 8011184:	46bd      	mov	sp, r7
 8011186:	bd80      	pop	{r7, pc}
 8011188:	240080a0 	.word	0x240080a0

0801118c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 801118c:	b580      	push	{r7, lr}
 801118e:	b086      	sub	sp, #24
 8011190:	af00      	add	r7, sp, #0
 8011192:	60f8      	str	r0, [r7, #12]
 8011194:	60b9      	str	r1, [r7, #8]
 8011196:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8011198:	2300      	movs	r3, #0
 801119a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	68ba      	ldr	r2, [r7, #8]
 80111a0:	68f9      	ldr	r1, [r7, #12]
 80111a2:	4806      	ldr	r0, [pc, #24]	; (80111bc <BSP_SD_WriteBlocks_DMA+0x30>)
 80111a4:	f7f8 fbac 	bl	8009900 <HAL_SD_WriteBlocks_DMA>
 80111a8:	4603      	mov	r3, r0
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d001      	beq.n	80111b2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80111ae:	2301      	movs	r3, #1
 80111b0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80111b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80111b4:	4618      	mov	r0, r3
 80111b6:	3718      	adds	r7, #24
 80111b8:	46bd      	mov	sp, r7
 80111ba:	bd80      	pop	{r7, pc}
 80111bc:	240080a0 	.word	0x240080a0

080111c0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80111c4:	4805      	ldr	r0, [pc, #20]	; (80111dc <BSP_SD_GetCardState+0x1c>)
 80111c6:	f7f9 f9a5 	bl	800a514 <HAL_SD_GetCardState>
 80111ca:	4603      	mov	r3, r0
 80111cc:	2b04      	cmp	r3, #4
 80111ce:	bf14      	ite	ne
 80111d0:	2301      	movne	r3, #1
 80111d2:	2300      	moveq	r3, #0
 80111d4:	b2db      	uxtb	r3, r3
}
 80111d6:	4618      	mov	r0, r3
 80111d8:	bd80      	pop	{r7, pc}
 80111da:	bf00      	nop
 80111dc:	240080a0 	.word	0x240080a0

080111e0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80111e0:	b580      	push	{r7, lr}
 80111e2:	b082      	sub	sp, #8
 80111e4:	af00      	add	r7, sp, #0
 80111e6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80111e8:	6879      	ldr	r1, [r7, #4]
 80111ea:	4803      	ldr	r0, [pc, #12]	; (80111f8 <BSP_SD_GetCardInfo+0x18>)
 80111ec:	f7f9 f854 	bl	800a298 <HAL_SD_GetCardInfo>
}
 80111f0:	bf00      	nop
 80111f2:	3708      	adds	r7, #8
 80111f4:	46bd      	mov	sp, r7
 80111f6:	bd80      	pop	{r7, pc}
 80111f8:	240080a0 	.word	0x240080a0

080111fc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80111fc:	b580      	push	{r7, lr}
 80111fe:	b082      	sub	sp, #8
 8011200:	af00      	add	r7, sp, #0
 8011202:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8011204:	f000 f984 	bl	8011510 <BSP_SD_WriteCpltCallback>
}
 8011208:	bf00      	nop
 801120a:	3708      	adds	r7, #8
 801120c:	46bd      	mov	sp, r7
 801120e:	bd80      	pop	{r7, pc}

08011210 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b082      	sub	sp, #8
 8011214:	af00      	add	r7, sp, #0
 8011216:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8011218:	f000 f986 	bl	8011528 <BSP_SD_ReadCpltCallback>
}
 801121c:	bf00      	nop
 801121e:	3708      	adds	r7, #8
 8011220:	46bd      	mov	sp, r7
 8011222:	bd80      	pop	{r7, pc}

08011224 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8011224:	b480      	push	{r7}
 8011226:	b083      	sub	sp, #12
 8011228:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 801122a:	2301      	movs	r3, #1
 801122c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 801122e:	79fb      	ldrb	r3, [r7, #7]
 8011230:	b2db      	uxtb	r3, r3
}
 8011232:	4618      	mov	r0, r3
 8011234:	370c      	adds	r7, #12
 8011236:	46bd      	mov	sp, r7
 8011238:	f85d 7b04 	ldr.w	r7, [sp], #4
 801123c:	4770      	bx	lr

0801123e <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 801123e:	b580      	push	{r7, lr}
 8011240:	b084      	sub	sp, #16
 8011242:	af00      	add	r7, sp, #0
 8011244:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8011246:	f7f1 fec3 	bl	8002fd0 <HAL_GetTick>
 801124a:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 801124c:	e006      	b.n	801125c <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801124e:	f7ff ffb7 	bl	80111c0 <BSP_SD_GetCardState>
 8011252:	4603      	mov	r3, r0
 8011254:	2b00      	cmp	r3, #0
 8011256:	d101      	bne.n	801125c <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8011258:	2300      	movs	r3, #0
 801125a:	e009      	b.n	8011270 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 801125c:	f7f1 feb8 	bl	8002fd0 <HAL_GetTick>
 8011260:	4602      	mov	r2, r0
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	1ad3      	subs	r3, r2, r3
 8011266:	687a      	ldr	r2, [r7, #4]
 8011268:	429a      	cmp	r2, r3
 801126a:	d8f0      	bhi.n	801124e <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 801126c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011270:	4618      	mov	r0, r3
 8011272:	3710      	adds	r7, #16
 8011274:	46bd      	mov	sp, r7
 8011276:	bd80      	pop	{r7, pc}

08011278 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b082      	sub	sp, #8
 801127c:	af00      	add	r7, sp, #0
 801127e:	4603      	mov	r3, r0
 8011280:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011282:	4b0b      	ldr	r3, [pc, #44]	; (80112b0 <SD_CheckStatus+0x38>)
 8011284:	2201      	movs	r2, #1
 8011286:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8011288:	f7ff ff9a 	bl	80111c0 <BSP_SD_GetCardState>
 801128c:	4603      	mov	r3, r0
 801128e:	2b00      	cmp	r3, #0
 8011290:	d107      	bne.n	80112a2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011292:	4b07      	ldr	r3, [pc, #28]	; (80112b0 <SD_CheckStatus+0x38>)
 8011294:	781b      	ldrb	r3, [r3, #0]
 8011296:	b2db      	uxtb	r3, r3
 8011298:	f023 0301 	bic.w	r3, r3, #1
 801129c:	b2da      	uxtb	r2, r3
 801129e:	4b04      	ldr	r3, [pc, #16]	; (80112b0 <SD_CheckStatus+0x38>)
 80112a0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80112a2:	4b03      	ldr	r3, [pc, #12]	; (80112b0 <SD_CheckStatus+0x38>)
 80112a4:	781b      	ldrb	r3, [r3, #0]
 80112a6:	b2db      	uxtb	r3, r3
}
 80112a8:	4618      	mov	r0, r3
 80112aa:	3708      	adds	r7, #8
 80112ac:	46bd      	mov	sp, r7
 80112ae:	bd80      	pop	{r7, pc}
 80112b0:	24000015 	.word	0x24000015

080112b4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80112b4:	b580      	push	{r7, lr}
 80112b6:	b082      	sub	sp, #8
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	4603      	mov	r3, r0
 80112bc:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80112be:	f7ff ff25 	bl	801110c <BSP_SD_Init>
 80112c2:	4603      	mov	r3, r0
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d107      	bne.n	80112d8 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80112c8:	79fb      	ldrb	r3, [r7, #7]
 80112ca:	4618      	mov	r0, r3
 80112cc:	f7ff ffd4 	bl	8011278 <SD_CheckStatus>
 80112d0:	4603      	mov	r3, r0
 80112d2:	461a      	mov	r2, r3
 80112d4:	4b04      	ldr	r3, [pc, #16]	; (80112e8 <SD_initialize+0x34>)
 80112d6:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80112d8:	4b03      	ldr	r3, [pc, #12]	; (80112e8 <SD_initialize+0x34>)
 80112da:	781b      	ldrb	r3, [r3, #0]
 80112dc:	b2db      	uxtb	r3, r3
}
 80112de:	4618      	mov	r0, r3
 80112e0:	3708      	adds	r7, #8
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bd80      	pop	{r7, pc}
 80112e6:	bf00      	nop
 80112e8:	24000015 	.word	0x24000015

080112ec <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80112ec:	b580      	push	{r7, lr}
 80112ee:	b082      	sub	sp, #8
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	4603      	mov	r3, r0
 80112f4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80112f6:	79fb      	ldrb	r3, [r7, #7]
 80112f8:	4618      	mov	r0, r3
 80112fa:	f7ff ffbd 	bl	8011278 <SD_CheckStatus>
 80112fe:	4603      	mov	r3, r0
}
 8011300:	4618      	mov	r0, r3
 8011302:	3708      	adds	r7, #8
 8011304:	46bd      	mov	sp, r7
 8011306:	bd80      	pop	{r7, pc}

08011308 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011308:	b580      	push	{r7, lr}
 801130a:	b086      	sub	sp, #24
 801130c:	af00      	add	r7, sp, #0
 801130e:	60b9      	str	r1, [r7, #8]
 8011310:	607a      	str	r2, [r7, #4]
 8011312:	603b      	str	r3, [r7, #0]
 8011314:	4603      	mov	r3, r0
 8011316:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011318:	2301      	movs	r3, #1
 801131a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 801131c:	f247 5030 	movw	r0, #30000	; 0x7530
 8011320:	f7ff ff8d 	bl	801123e <SD_CheckStatusWithTimeout>
 8011324:	4603      	mov	r3, r0
 8011326:	2b00      	cmp	r3, #0
 8011328:	da01      	bge.n	801132e <SD_read+0x26>
  {
    return res;
 801132a:	7dfb      	ldrb	r3, [r7, #23]
 801132c:	e03b      	b.n	80113a6 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 801132e:	683a      	ldr	r2, [r7, #0]
 8011330:	6879      	ldr	r1, [r7, #4]
 8011332:	68b8      	ldr	r0, [r7, #8]
 8011334:	f7ff ff10 	bl	8011158 <BSP_SD_ReadBlocks_DMA>
 8011338:	4603      	mov	r3, r0
 801133a:	2b00      	cmp	r3, #0
 801133c:	d132      	bne.n	80113a4 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 801133e:	4b1c      	ldr	r3, [pc, #112]	; (80113b0 <SD_read+0xa8>)
 8011340:	2200      	movs	r2, #0
 8011342:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8011344:	f7f1 fe44 	bl	8002fd0 <HAL_GetTick>
 8011348:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801134a:	bf00      	nop
 801134c:	4b18      	ldr	r3, [pc, #96]	; (80113b0 <SD_read+0xa8>)
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d108      	bne.n	8011366 <SD_read+0x5e>
 8011354:	f7f1 fe3c 	bl	8002fd0 <HAL_GetTick>
 8011358:	4602      	mov	r2, r0
 801135a:	693b      	ldr	r3, [r7, #16]
 801135c:	1ad3      	subs	r3, r2, r3
 801135e:	f247 522f 	movw	r2, #29999	; 0x752f
 8011362:	4293      	cmp	r3, r2
 8011364:	d9f2      	bls.n	801134c <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8011366:	4b12      	ldr	r3, [pc, #72]	; (80113b0 <SD_read+0xa8>)
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	2b00      	cmp	r3, #0
 801136c:	d102      	bne.n	8011374 <SD_read+0x6c>
      {
        res = RES_ERROR;
 801136e:	2301      	movs	r3, #1
 8011370:	75fb      	strb	r3, [r7, #23]
 8011372:	e017      	b.n	80113a4 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8011374:	4b0e      	ldr	r3, [pc, #56]	; (80113b0 <SD_read+0xa8>)
 8011376:	2200      	movs	r2, #0
 8011378:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801137a:	f7f1 fe29 	bl	8002fd0 <HAL_GetTick>
 801137e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011380:	e007      	b.n	8011392 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011382:	f7ff ff1d 	bl	80111c0 <BSP_SD_GetCardState>
 8011386:	4603      	mov	r3, r0
 8011388:	2b00      	cmp	r3, #0
 801138a:	d102      	bne.n	8011392 <SD_read+0x8a>
          {
            res = RES_OK;
 801138c:	2300      	movs	r3, #0
 801138e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8011390:	e008      	b.n	80113a4 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011392:	f7f1 fe1d 	bl	8002fd0 <HAL_GetTick>
 8011396:	4602      	mov	r2, r0
 8011398:	693b      	ldr	r3, [r7, #16]
 801139a:	1ad3      	subs	r3, r2, r3
 801139c:	f247 522f 	movw	r2, #29999	; 0x752f
 80113a0:	4293      	cmp	r3, r2
 80113a2:	d9ee      	bls.n	8011382 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80113a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80113a6:	4618      	mov	r0, r3
 80113a8:	3718      	adds	r7, #24
 80113aa:	46bd      	mov	sp, r7
 80113ac:	bd80      	pop	{r7, pc}
 80113ae:	bf00      	nop
 80113b0:	24008a24 	.word	0x24008a24

080113b4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80113b4:	b580      	push	{r7, lr}
 80113b6:	b086      	sub	sp, #24
 80113b8:	af00      	add	r7, sp, #0
 80113ba:	60b9      	str	r1, [r7, #8]
 80113bc:	607a      	str	r2, [r7, #4]
 80113be:	603b      	str	r3, [r7, #0]
 80113c0:	4603      	mov	r3, r0
 80113c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80113c4:	2301      	movs	r3, #1
 80113c6:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80113c8:	4b24      	ldr	r3, [pc, #144]	; (801145c <SD_write+0xa8>)
 80113ca:	2200      	movs	r2, #0
 80113cc:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80113ce:	f247 5030 	movw	r0, #30000	; 0x7530
 80113d2:	f7ff ff34 	bl	801123e <SD_CheckStatusWithTimeout>
 80113d6:	4603      	mov	r3, r0
 80113d8:	2b00      	cmp	r3, #0
 80113da:	da01      	bge.n	80113e0 <SD_write+0x2c>
  {
    return res;
 80113dc:	7dfb      	ldrb	r3, [r7, #23]
 80113de:	e038      	b.n	8011452 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80113e0:	683a      	ldr	r2, [r7, #0]
 80113e2:	6879      	ldr	r1, [r7, #4]
 80113e4:	68b8      	ldr	r0, [r7, #8]
 80113e6:	f7ff fed1 	bl	801118c <BSP_SD_WriteBlocks_DMA>
 80113ea:	4603      	mov	r3, r0
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d12f      	bne.n	8011450 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80113f0:	f7f1 fdee 	bl	8002fd0 <HAL_GetTick>
 80113f4:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80113f6:	bf00      	nop
 80113f8:	4b18      	ldr	r3, [pc, #96]	; (801145c <SD_write+0xa8>)
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d108      	bne.n	8011412 <SD_write+0x5e>
 8011400:	f7f1 fde6 	bl	8002fd0 <HAL_GetTick>
 8011404:	4602      	mov	r2, r0
 8011406:	693b      	ldr	r3, [r7, #16]
 8011408:	1ad3      	subs	r3, r2, r3
 801140a:	f247 522f 	movw	r2, #29999	; 0x752f
 801140e:	4293      	cmp	r3, r2
 8011410:	d9f2      	bls.n	80113f8 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8011412:	4b12      	ldr	r3, [pc, #72]	; (801145c <SD_write+0xa8>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d102      	bne.n	8011420 <SD_write+0x6c>
      {
        res = RES_ERROR;
 801141a:	2301      	movs	r3, #1
 801141c:	75fb      	strb	r3, [r7, #23]
 801141e:	e017      	b.n	8011450 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8011420:	4b0e      	ldr	r3, [pc, #56]	; (801145c <SD_write+0xa8>)
 8011422:	2200      	movs	r2, #0
 8011424:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8011426:	f7f1 fdd3 	bl	8002fd0 <HAL_GetTick>
 801142a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801142c:	e007      	b.n	801143e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801142e:	f7ff fec7 	bl	80111c0 <BSP_SD_GetCardState>
 8011432:	4603      	mov	r3, r0
 8011434:	2b00      	cmp	r3, #0
 8011436:	d102      	bne.n	801143e <SD_write+0x8a>
          {
            res = RES_OK;
 8011438:	2300      	movs	r3, #0
 801143a:	75fb      	strb	r3, [r7, #23]
            break;
 801143c:	e008      	b.n	8011450 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801143e:	f7f1 fdc7 	bl	8002fd0 <HAL_GetTick>
 8011442:	4602      	mov	r2, r0
 8011444:	693b      	ldr	r3, [r7, #16]
 8011446:	1ad3      	subs	r3, r2, r3
 8011448:	f247 522f 	movw	r2, #29999	; 0x752f
 801144c:	4293      	cmp	r3, r2
 801144e:	d9ee      	bls.n	801142e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8011450:	7dfb      	ldrb	r3, [r7, #23]
}
 8011452:	4618      	mov	r0, r3
 8011454:	3718      	adds	r7, #24
 8011456:	46bd      	mov	sp, r7
 8011458:	bd80      	pop	{r7, pc}
 801145a:	bf00      	nop
 801145c:	24008a20 	.word	0x24008a20

08011460 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011460:	b580      	push	{r7, lr}
 8011462:	b08c      	sub	sp, #48	; 0x30
 8011464:	af00      	add	r7, sp, #0
 8011466:	4603      	mov	r3, r0
 8011468:	603a      	str	r2, [r7, #0]
 801146a:	71fb      	strb	r3, [r7, #7]
 801146c:	460b      	mov	r3, r1
 801146e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011470:	2301      	movs	r3, #1
 8011472:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8011476:	4b25      	ldr	r3, [pc, #148]	; (801150c <SD_ioctl+0xac>)
 8011478:	781b      	ldrb	r3, [r3, #0]
 801147a:	b2db      	uxtb	r3, r3
 801147c:	f003 0301 	and.w	r3, r3, #1
 8011480:	2b00      	cmp	r3, #0
 8011482:	d001      	beq.n	8011488 <SD_ioctl+0x28>
 8011484:	2303      	movs	r3, #3
 8011486:	e03c      	b.n	8011502 <SD_ioctl+0xa2>

  switch (cmd)
 8011488:	79bb      	ldrb	r3, [r7, #6]
 801148a:	2b03      	cmp	r3, #3
 801148c:	d834      	bhi.n	80114f8 <SD_ioctl+0x98>
 801148e:	a201      	add	r2, pc, #4	; (adr r2, 8011494 <SD_ioctl+0x34>)
 8011490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011494:	080114a5 	.word	0x080114a5
 8011498:	080114ad 	.word	0x080114ad
 801149c:	080114c5 	.word	0x080114c5
 80114a0:	080114df 	.word	0x080114df
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80114a4:	2300      	movs	r3, #0
 80114a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80114aa:	e028      	b.n	80114fe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80114ac:	f107 0308 	add.w	r3, r7, #8
 80114b0:	4618      	mov	r0, r3
 80114b2:	f7ff fe95 	bl	80111e0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80114b6:	6a3a      	ldr	r2, [r7, #32]
 80114b8:	683b      	ldr	r3, [r7, #0]
 80114ba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80114bc:	2300      	movs	r3, #0
 80114be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80114c2:	e01c      	b.n	80114fe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80114c4:	f107 0308 	add.w	r3, r7, #8
 80114c8:	4618      	mov	r0, r3
 80114ca:	f7ff fe89 	bl	80111e0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80114ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114d0:	b29a      	uxth	r2, r3
 80114d2:	683b      	ldr	r3, [r7, #0]
 80114d4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80114d6:	2300      	movs	r3, #0
 80114d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80114dc:	e00f      	b.n	80114fe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80114de:	f107 0308 	add.w	r3, r7, #8
 80114e2:	4618      	mov	r0, r3
 80114e4:	f7ff fe7c 	bl	80111e0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80114e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ea:	0a5a      	lsrs	r2, r3, #9
 80114ec:	683b      	ldr	r3, [r7, #0]
 80114ee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80114f0:	2300      	movs	r3, #0
 80114f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80114f6:	e002      	b.n	80114fe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80114f8:	2304      	movs	r3, #4
 80114fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80114fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8011502:	4618      	mov	r0, r3
 8011504:	3730      	adds	r7, #48	; 0x30
 8011506:	46bd      	mov	sp, r7
 8011508:	bd80      	pop	{r7, pc}
 801150a:	bf00      	nop
 801150c:	24000015 	.word	0x24000015

08011510 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8011510:	b480      	push	{r7}
 8011512:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8011514:	4b03      	ldr	r3, [pc, #12]	; (8011524 <BSP_SD_WriteCpltCallback+0x14>)
 8011516:	2201      	movs	r2, #1
 8011518:	601a      	str	r2, [r3, #0]
}
 801151a:	bf00      	nop
 801151c:	46bd      	mov	sp, r7
 801151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011522:	4770      	bx	lr
 8011524:	24008a20 	.word	0x24008a20

08011528 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8011528:	b480      	push	{r7}
 801152a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 801152c:	4b03      	ldr	r3, [pc, #12]	; (801153c <BSP_SD_ReadCpltCallback+0x14>)
 801152e:	2201      	movs	r2, #1
 8011530:	601a      	str	r2, [r3, #0]
}
 8011532:	bf00      	nop
 8011534:	46bd      	mov	sp, r7
 8011536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801153a:	4770      	bx	lr
 801153c:	24008a24 	.word	0x24008a24

08011540 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011540:	b580      	push	{r7, lr}
 8011542:	b084      	sub	sp, #16
 8011544:	af00      	add	r7, sp, #0
 8011546:	4603      	mov	r3, r0
 8011548:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801154a:	79fb      	ldrb	r3, [r7, #7]
 801154c:	4a08      	ldr	r2, [pc, #32]	; (8011570 <disk_status+0x30>)
 801154e:	009b      	lsls	r3, r3, #2
 8011550:	4413      	add	r3, r2
 8011552:	685b      	ldr	r3, [r3, #4]
 8011554:	685b      	ldr	r3, [r3, #4]
 8011556:	79fa      	ldrb	r2, [r7, #7]
 8011558:	4905      	ldr	r1, [pc, #20]	; (8011570 <disk_status+0x30>)
 801155a:	440a      	add	r2, r1
 801155c:	7a12      	ldrb	r2, [r2, #8]
 801155e:	4610      	mov	r0, r2
 8011560:	4798      	blx	r3
 8011562:	4603      	mov	r3, r0
 8011564:	73fb      	strb	r3, [r7, #15]
  return stat;
 8011566:	7bfb      	ldrb	r3, [r7, #15]
}
 8011568:	4618      	mov	r0, r3
 801156a:	3710      	adds	r7, #16
 801156c:	46bd      	mov	sp, r7
 801156e:	bd80      	pop	{r7, pc}
 8011570:	24008a50 	.word	0x24008a50

08011574 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8011574:	b580      	push	{r7, lr}
 8011576:	b084      	sub	sp, #16
 8011578:	af00      	add	r7, sp, #0
 801157a:	4603      	mov	r3, r0
 801157c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801157e:	2300      	movs	r3, #0
 8011580:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8011582:	79fb      	ldrb	r3, [r7, #7]
 8011584:	4a0d      	ldr	r2, [pc, #52]	; (80115bc <disk_initialize+0x48>)
 8011586:	5cd3      	ldrb	r3, [r2, r3]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d111      	bne.n	80115b0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 801158c:	79fb      	ldrb	r3, [r7, #7]
 801158e:	4a0b      	ldr	r2, [pc, #44]	; (80115bc <disk_initialize+0x48>)
 8011590:	2101      	movs	r1, #1
 8011592:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8011594:	79fb      	ldrb	r3, [r7, #7]
 8011596:	4a09      	ldr	r2, [pc, #36]	; (80115bc <disk_initialize+0x48>)
 8011598:	009b      	lsls	r3, r3, #2
 801159a:	4413      	add	r3, r2
 801159c:	685b      	ldr	r3, [r3, #4]
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	79fa      	ldrb	r2, [r7, #7]
 80115a2:	4906      	ldr	r1, [pc, #24]	; (80115bc <disk_initialize+0x48>)
 80115a4:	440a      	add	r2, r1
 80115a6:	7a12      	ldrb	r2, [r2, #8]
 80115a8:	4610      	mov	r0, r2
 80115aa:	4798      	blx	r3
 80115ac:	4603      	mov	r3, r0
 80115ae:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80115b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80115b2:	4618      	mov	r0, r3
 80115b4:	3710      	adds	r7, #16
 80115b6:	46bd      	mov	sp, r7
 80115b8:	bd80      	pop	{r7, pc}
 80115ba:	bf00      	nop
 80115bc:	24008a50 	.word	0x24008a50

080115c0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80115c0:	b590      	push	{r4, r7, lr}
 80115c2:	b087      	sub	sp, #28
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	60b9      	str	r1, [r7, #8]
 80115c8:	607a      	str	r2, [r7, #4]
 80115ca:	603b      	str	r3, [r7, #0]
 80115cc:	4603      	mov	r3, r0
 80115ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80115d0:	7bfb      	ldrb	r3, [r7, #15]
 80115d2:	4a0a      	ldr	r2, [pc, #40]	; (80115fc <disk_read+0x3c>)
 80115d4:	009b      	lsls	r3, r3, #2
 80115d6:	4413      	add	r3, r2
 80115d8:	685b      	ldr	r3, [r3, #4]
 80115da:	689c      	ldr	r4, [r3, #8]
 80115dc:	7bfb      	ldrb	r3, [r7, #15]
 80115de:	4a07      	ldr	r2, [pc, #28]	; (80115fc <disk_read+0x3c>)
 80115e0:	4413      	add	r3, r2
 80115e2:	7a18      	ldrb	r0, [r3, #8]
 80115e4:	683b      	ldr	r3, [r7, #0]
 80115e6:	687a      	ldr	r2, [r7, #4]
 80115e8:	68b9      	ldr	r1, [r7, #8]
 80115ea:	47a0      	blx	r4
 80115ec:	4603      	mov	r3, r0
 80115ee:	75fb      	strb	r3, [r7, #23]
  return res;
 80115f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80115f2:	4618      	mov	r0, r3
 80115f4:	371c      	adds	r7, #28
 80115f6:	46bd      	mov	sp, r7
 80115f8:	bd90      	pop	{r4, r7, pc}
 80115fa:	bf00      	nop
 80115fc:	24008a50 	.word	0x24008a50

08011600 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8011600:	b590      	push	{r4, r7, lr}
 8011602:	b087      	sub	sp, #28
 8011604:	af00      	add	r7, sp, #0
 8011606:	60b9      	str	r1, [r7, #8]
 8011608:	607a      	str	r2, [r7, #4]
 801160a:	603b      	str	r3, [r7, #0]
 801160c:	4603      	mov	r3, r0
 801160e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8011610:	7bfb      	ldrb	r3, [r7, #15]
 8011612:	4a0a      	ldr	r2, [pc, #40]	; (801163c <disk_write+0x3c>)
 8011614:	009b      	lsls	r3, r3, #2
 8011616:	4413      	add	r3, r2
 8011618:	685b      	ldr	r3, [r3, #4]
 801161a:	68dc      	ldr	r4, [r3, #12]
 801161c:	7bfb      	ldrb	r3, [r7, #15]
 801161e:	4a07      	ldr	r2, [pc, #28]	; (801163c <disk_write+0x3c>)
 8011620:	4413      	add	r3, r2
 8011622:	7a18      	ldrb	r0, [r3, #8]
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	687a      	ldr	r2, [r7, #4]
 8011628:	68b9      	ldr	r1, [r7, #8]
 801162a:	47a0      	blx	r4
 801162c:	4603      	mov	r3, r0
 801162e:	75fb      	strb	r3, [r7, #23]
  return res;
 8011630:	7dfb      	ldrb	r3, [r7, #23]
}
 8011632:	4618      	mov	r0, r3
 8011634:	371c      	adds	r7, #28
 8011636:	46bd      	mov	sp, r7
 8011638:	bd90      	pop	{r4, r7, pc}
 801163a:	bf00      	nop
 801163c:	24008a50 	.word	0x24008a50

08011640 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8011640:	b480      	push	{r7}
 8011642:	b085      	sub	sp, #20
 8011644:	af00      	add	r7, sp, #0
 8011646:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	3301      	adds	r3, #1
 801164c:	781b      	ldrb	r3, [r3, #0]
 801164e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8011650:	89fb      	ldrh	r3, [r7, #14]
 8011652:	021b      	lsls	r3, r3, #8
 8011654:	b21a      	sxth	r2, r3
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	781b      	ldrb	r3, [r3, #0]
 801165a:	b21b      	sxth	r3, r3
 801165c:	4313      	orrs	r3, r2
 801165e:	b21b      	sxth	r3, r3
 8011660:	81fb      	strh	r3, [r7, #14]
	return rv;
 8011662:	89fb      	ldrh	r3, [r7, #14]
}
 8011664:	4618      	mov	r0, r3
 8011666:	3714      	adds	r7, #20
 8011668:	46bd      	mov	sp, r7
 801166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801166e:	4770      	bx	lr

08011670 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8011670:	b480      	push	{r7}
 8011672:	b085      	sub	sp, #20
 8011674:	af00      	add	r7, sp, #0
 8011676:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	3303      	adds	r3, #3
 801167c:	781b      	ldrb	r3, [r3, #0]
 801167e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	021b      	lsls	r3, r3, #8
 8011684:	687a      	ldr	r2, [r7, #4]
 8011686:	3202      	adds	r2, #2
 8011688:	7812      	ldrb	r2, [r2, #0]
 801168a:	4313      	orrs	r3, r2
 801168c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	021b      	lsls	r3, r3, #8
 8011692:	687a      	ldr	r2, [r7, #4]
 8011694:	3201      	adds	r2, #1
 8011696:	7812      	ldrb	r2, [r2, #0]
 8011698:	4313      	orrs	r3, r2
 801169a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	021b      	lsls	r3, r3, #8
 80116a0:	687a      	ldr	r2, [r7, #4]
 80116a2:	7812      	ldrb	r2, [r2, #0]
 80116a4:	4313      	orrs	r3, r2
 80116a6:	60fb      	str	r3, [r7, #12]
	return rv;
 80116a8:	68fb      	ldr	r3, [r7, #12]
}
 80116aa:	4618      	mov	r0, r3
 80116ac:	3714      	adds	r7, #20
 80116ae:	46bd      	mov	sp, r7
 80116b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116b4:	4770      	bx	lr
	...

080116b8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80116b8:	b480      	push	{r7}
 80116ba:	b085      	sub	sp, #20
 80116bc:	af00      	add	r7, sp, #0
 80116be:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80116c0:	2300      	movs	r3, #0
 80116c2:	60fb      	str	r3, [r7, #12]
 80116c4:	e010      	b.n	80116e8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80116c6:	4a0d      	ldr	r2, [pc, #52]	; (80116fc <clear_lock+0x44>)
 80116c8:	68fb      	ldr	r3, [r7, #12]
 80116ca:	011b      	lsls	r3, r3, #4
 80116cc:	4413      	add	r3, r2
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	687a      	ldr	r2, [r7, #4]
 80116d2:	429a      	cmp	r2, r3
 80116d4:	d105      	bne.n	80116e2 <clear_lock+0x2a>
 80116d6:	4a09      	ldr	r2, [pc, #36]	; (80116fc <clear_lock+0x44>)
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	011b      	lsls	r3, r3, #4
 80116dc:	4413      	add	r3, r2
 80116de:	2200      	movs	r2, #0
 80116e0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	3301      	adds	r3, #1
 80116e6:	60fb      	str	r3, [r7, #12]
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	2b01      	cmp	r3, #1
 80116ec:	d9eb      	bls.n	80116c6 <clear_lock+0xe>
	}
}
 80116ee:	bf00      	nop
 80116f0:	bf00      	nop
 80116f2:	3714      	adds	r7, #20
 80116f4:	46bd      	mov	sp, r7
 80116f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116fa:	4770      	bx	lr
 80116fc:	24008a30 	.word	0x24008a30

08011700 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011700:	b580      	push	{r7, lr}
 8011702:	b086      	sub	sp, #24
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011708:	2300      	movs	r3, #0
 801170a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	78db      	ldrb	r3, [r3, #3]
 8011710:	2b00      	cmp	r3, #0
 8011712:	d034      	beq.n	801177e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011718:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	7858      	ldrb	r0, [r3, #1]
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011724:	2301      	movs	r3, #1
 8011726:	697a      	ldr	r2, [r7, #20]
 8011728:	f7ff ff6a 	bl	8011600 <disk_write>
 801172c:	4603      	mov	r3, r0
 801172e:	2b00      	cmp	r3, #0
 8011730:	d002      	beq.n	8011738 <sync_window+0x38>
			res = FR_DISK_ERR;
 8011732:	2301      	movs	r3, #1
 8011734:	73fb      	strb	r3, [r7, #15]
 8011736:	e022      	b.n	801177e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	2200      	movs	r2, #0
 801173c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	6a1b      	ldr	r3, [r3, #32]
 8011742:	697a      	ldr	r2, [r7, #20]
 8011744:	1ad2      	subs	r2, r2, r3
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	699b      	ldr	r3, [r3, #24]
 801174a:	429a      	cmp	r2, r3
 801174c:	d217      	bcs.n	801177e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	789b      	ldrb	r3, [r3, #2]
 8011752:	613b      	str	r3, [r7, #16]
 8011754:	e010      	b.n	8011778 <sync_window+0x78>
					wsect += fs->fsize;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	699b      	ldr	r3, [r3, #24]
 801175a:	697a      	ldr	r2, [r7, #20]
 801175c:	4413      	add	r3, r2
 801175e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	7858      	ldrb	r0, [r3, #1]
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801176a:	2301      	movs	r3, #1
 801176c:	697a      	ldr	r2, [r7, #20]
 801176e:	f7ff ff47 	bl	8011600 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011772:	693b      	ldr	r3, [r7, #16]
 8011774:	3b01      	subs	r3, #1
 8011776:	613b      	str	r3, [r7, #16]
 8011778:	693b      	ldr	r3, [r7, #16]
 801177a:	2b01      	cmp	r3, #1
 801177c:	d8eb      	bhi.n	8011756 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801177e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011780:	4618      	mov	r0, r3
 8011782:	3718      	adds	r7, #24
 8011784:	46bd      	mov	sp, r7
 8011786:	bd80      	pop	{r7, pc}

08011788 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8011788:	b580      	push	{r7, lr}
 801178a:	b084      	sub	sp, #16
 801178c:	af00      	add	r7, sp, #0
 801178e:	6078      	str	r0, [r7, #4]
 8011790:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8011792:	2300      	movs	r3, #0
 8011794:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801179a:	683a      	ldr	r2, [r7, #0]
 801179c:	429a      	cmp	r2, r3
 801179e:	d01b      	beq.n	80117d8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80117a0:	6878      	ldr	r0, [r7, #4]
 80117a2:	f7ff ffad 	bl	8011700 <sync_window>
 80117a6:	4603      	mov	r3, r0
 80117a8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80117aa:	7bfb      	ldrb	r3, [r7, #15]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d113      	bne.n	80117d8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	7858      	ldrb	r0, [r3, #1]
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80117ba:	2301      	movs	r3, #1
 80117bc:	683a      	ldr	r2, [r7, #0]
 80117be:	f7ff feff 	bl	80115c0 <disk_read>
 80117c2:	4603      	mov	r3, r0
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d004      	beq.n	80117d2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80117c8:	f04f 33ff 	mov.w	r3, #4294967295
 80117cc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80117ce:	2301      	movs	r3, #1
 80117d0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	683a      	ldr	r2, [r7, #0]
 80117d6:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 80117d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80117da:	4618      	mov	r0, r3
 80117dc:	3710      	adds	r7, #16
 80117de:	46bd      	mov	sp, r7
 80117e0:	bd80      	pop	{r7, pc}

080117e2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80117e2:	b480      	push	{r7}
 80117e4:	b087      	sub	sp, #28
 80117e6:	af00      	add	r7, sp, #0
 80117e8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80117ea:	f04f 33ff 	mov.w	r3, #4294967295
 80117ee:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d031      	beq.n	801185c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	617b      	str	r3, [r7, #20]
 80117fe:	e002      	b.n	8011806 <get_ldnumber+0x24>
 8011800:	697b      	ldr	r3, [r7, #20]
 8011802:	3301      	adds	r3, #1
 8011804:	617b      	str	r3, [r7, #20]
 8011806:	697b      	ldr	r3, [r7, #20]
 8011808:	781b      	ldrb	r3, [r3, #0]
 801180a:	2b20      	cmp	r3, #32
 801180c:	d903      	bls.n	8011816 <get_ldnumber+0x34>
 801180e:	697b      	ldr	r3, [r7, #20]
 8011810:	781b      	ldrb	r3, [r3, #0]
 8011812:	2b3a      	cmp	r3, #58	; 0x3a
 8011814:	d1f4      	bne.n	8011800 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8011816:	697b      	ldr	r3, [r7, #20]
 8011818:	781b      	ldrb	r3, [r3, #0]
 801181a:	2b3a      	cmp	r3, #58	; 0x3a
 801181c:	d11c      	bne.n	8011858 <get_ldnumber+0x76>
			tp = *path;
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	1c5a      	adds	r2, r3, #1
 8011828:	60fa      	str	r2, [r7, #12]
 801182a:	781b      	ldrb	r3, [r3, #0]
 801182c:	3b30      	subs	r3, #48	; 0x30
 801182e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8011830:	68bb      	ldr	r3, [r7, #8]
 8011832:	2b09      	cmp	r3, #9
 8011834:	d80e      	bhi.n	8011854 <get_ldnumber+0x72>
 8011836:	68fa      	ldr	r2, [r7, #12]
 8011838:	697b      	ldr	r3, [r7, #20]
 801183a:	429a      	cmp	r2, r3
 801183c:	d10a      	bne.n	8011854 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801183e:	68bb      	ldr	r3, [r7, #8]
 8011840:	2b00      	cmp	r3, #0
 8011842:	d107      	bne.n	8011854 <get_ldnumber+0x72>
					vol = (int)i;
 8011844:	68bb      	ldr	r3, [r7, #8]
 8011846:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8011848:	697b      	ldr	r3, [r7, #20]
 801184a:	3301      	adds	r3, #1
 801184c:	617b      	str	r3, [r7, #20]
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	697a      	ldr	r2, [r7, #20]
 8011852:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011854:	693b      	ldr	r3, [r7, #16]
 8011856:	e002      	b.n	801185e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8011858:	2300      	movs	r3, #0
 801185a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801185c:	693b      	ldr	r3, [r7, #16]
}
 801185e:	4618      	mov	r0, r3
 8011860:	371c      	adds	r7, #28
 8011862:	46bd      	mov	sp, r7
 8011864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011868:	4770      	bx	lr
	...

0801186c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801186c:	b580      	push	{r7, lr}
 801186e:	b082      	sub	sp, #8
 8011870:	af00      	add	r7, sp, #0
 8011872:	6078      	str	r0, [r7, #4]
 8011874:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	2200      	movs	r2, #0
 801187a:	70da      	strb	r2, [r3, #3]
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	f04f 32ff 	mov.w	r2, #4294967295
 8011882:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011884:	6839      	ldr	r1, [r7, #0]
 8011886:	6878      	ldr	r0, [r7, #4]
 8011888:	f7ff ff7e 	bl	8011788 <move_window>
 801188c:	4603      	mov	r3, r0
 801188e:	2b00      	cmp	r3, #0
 8011890:	d001      	beq.n	8011896 <check_fs+0x2a>
 8011892:	2304      	movs	r3, #4
 8011894:	e038      	b.n	8011908 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	3330      	adds	r3, #48	; 0x30
 801189a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801189e:	4618      	mov	r0, r3
 80118a0:	f7ff fece 	bl	8011640 <ld_word>
 80118a4:	4603      	mov	r3, r0
 80118a6:	461a      	mov	r2, r3
 80118a8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80118ac:	429a      	cmp	r2, r3
 80118ae:	d001      	beq.n	80118b4 <check_fs+0x48>
 80118b0:	2303      	movs	r3, #3
 80118b2:	e029      	b.n	8011908 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80118ba:	2be9      	cmp	r3, #233	; 0xe9
 80118bc:	d009      	beq.n	80118d2 <check_fs+0x66>
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80118c4:	2beb      	cmp	r3, #235	; 0xeb
 80118c6:	d11e      	bne.n	8011906 <check_fs+0x9a>
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80118ce:	2b90      	cmp	r3, #144	; 0x90
 80118d0:	d119      	bne.n	8011906 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	3330      	adds	r3, #48	; 0x30
 80118d6:	3336      	adds	r3, #54	; 0x36
 80118d8:	4618      	mov	r0, r3
 80118da:	f7ff fec9 	bl	8011670 <ld_dword>
 80118de:	4603      	mov	r3, r0
 80118e0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80118e4:	4a0a      	ldr	r2, [pc, #40]	; (8011910 <check_fs+0xa4>)
 80118e6:	4293      	cmp	r3, r2
 80118e8:	d101      	bne.n	80118ee <check_fs+0x82>
 80118ea:	2300      	movs	r3, #0
 80118ec:	e00c      	b.n	8011908 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	3330      	adds	r3, #48	; 0x30
 80118f2:	3352      	adds	r3, #82	; 0x52
 80118f4:	4618      	mov	r0, r3
 80118f6:	f7ff febb 	bl	8011670 <ld_dword>
 80118fa:	4603      	mov	r3, r0
 80118fc:	4a05      	ldr	r2, [pc, #20]	; (8011914 <check_fs+0xa8>)
 80118fe:	4293      	cmp	r3, r2
 8011900:	d101      	bne.n	8011906 <check_fs+0x9a>
 8011902:	2300      	movs	r3, #0
 8011904:	e000      	b.n	8011908 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8011906:	2302      	movs	r3, #2
}
 8011908:	4618      	mov	r0, r3
 801190a:	3708      	adds	r7, #8
 801190c:	46bd      	mov	sp, r7
 801190e:	bd80      	pop	{r7, pc}
 8011910:	00544146 	.word	0x00544146
 8011914:	33544146 	.word	0x33544146

08011918 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8011918:	b580      	push	{r7, lr}
 801191a:	b096      	sub	sp, #88	; 0x58
 801191c:	af00      	add	r7, sp, #0
 801191e:	60f8      	str	r0, [r7, #12]
 8011920:	60b9      	str	r1, [r7, #8]
 8011922:	4613      	mov	r3, r2
 8011924:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8011926:	68bb      	ldr	r3, [r7, #8]
 8011928:	2200      	movs	r2, #0
 801192a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 801192c:	68f8      	ldr	r0, [r7, #12]
 801192e:	f7ff ff58 	bl	80117e2 <get_ldnumber>
 8011932:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8011934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011936:	2b00      	cmp	r3, #0
 8011938:	da01      	bge.n	801193e <find_volume+0x26>
 801193a:	230b      	movs	r3, #11
 801193c:	e22d      	b.n	8011d9a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801193e:	4aa1      	ldr	r2, [pc, #644]	; (8011bc4 <find_volume+0x2ac>)
 8011940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011946:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8011948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801194a:	2b00      	cmp	r3, #0
 801194c:	d101      	bne.n	8011952 <find_volume+0x3a>
 801194e:	230c      	movs	r3, #12
 8011950:	e223      	b.n	8011d9a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8011952:	68bb      	ldr	r3, [r7, #8]
 8011954:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011956:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8011958:	79fb      	ldrb	r3, [r7, #7]
 801195a:	f023 0301 	bic.w	r3, r3, #1
 801195e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8011960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011962:	781b      	ldrb	r3, [r3, #0]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d01a      	beq.n	801199e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8011968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801196a:	785b      	ldrb	r3, [r3, #1]
 801196c:	4618      	mov	r0, r3
 801196e:	f7ff fde7 	bl	8011540 <disk_status>
 8011972:	4603      	mov	r3, r0
 8011974:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011978:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801197c:	f003 0301 	and.w	r3, r3, #1
 8011980:	2b00      	cmp	r3, #0
 8011982:	d10c      	bne.n	801199e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011984:	79fb      	ldrb	r3, [r7, #7]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d007      	beq.n	801199a <find_volume+0x82>
 801198a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801198e:	f003 0304 	and.w	r3, r3, #4
 8011992:	2b00      	cmp	r3, #0
 8011994:	d001      	beq.n	801199a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8011996:	230a      	movs	r3, #10
 8011998:	e1ff      	b.n	8011d9a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 801199a:	2300      	movs	r3, #0
 801199c:	e1fd      	b.n	8011d9a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801199e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119a0:	2200      	movs	r2, #0
 80119a2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80119a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80119a6:	b2da      	uxtb	r2, r3
 80119a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119aa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80119ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119ae:	785b      	ldrb	r3, [r3, #1]
 80119b0:	4618      	mov	r0, r3
 80119b2:	f7ff fddf 	bl	8011574 <disk_initialize>
 80119b6:	4603      	mov	r3, r0
 80119b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80119bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80119c0:	f003 0301 	and.w	r3, r3, #1
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d001      	beq.n	80119cc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80119c8:	2303      	movs	r3, #3
 80119ca:	e1e6      	b.n	8011d9a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80119cc:	79fb      	ldrb	r3, [r7, #7]
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d007      	beq.n	80119e2 <find_volume+0xca>
 80119d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80119d6:	f003 0304 	and.w	r3, r3, #4
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d001      	beq.n	80119e2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80119de:	230a      	movs	r3, #10
 80119e0:	e1db      	b.n	8011d9a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80119e2:	2300      	movs	r3, #0
 80119e4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80119e6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80119e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80119ea:	f7ff ff3f 	bl	801186c <check_fs>
 80119ee:	4603      	mov	r3, r0
 80119f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80119f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80119f8:	2b02      	cmp	r3, #2
 80119fa:	d149      	bne.n	8011a90 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80119fc:	2300      	movs	r3, #0
 80119fe:	643b      	str	r3, [r7, #64]	; 0x40
 8011a00:	e01e      	b.n	8011a40 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8011a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a04:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8011a08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011a0a:	011b      	lsls	r3, r3, #4
 8011a0c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8011a10:	4413      	add	r3, r2
 8011a12:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8011a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a16:	3304      	adds	r3, #4
 8011a18:	781b      	ldrb	r3, [r3, #0]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d006      	beq.n	8011a2c <find_volume+0x114>
 8011a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011a20:	3308      	adds	r3, #8
 8011a22:	4618      	mov	r0, r3
 8011a24:	f7ff fe24 	bl	8011670 <ld_dword>
 8011a28:	4602      	mov	r2, r0
 8011a2a:	e000      	b.n	8011a2e <find_volume+0x116>
 8011a2c:	2200      	movs	r2, #0
 8011a2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011a30:	009b      	lsls	r3, r3, #2
 8011a32:	3358      	adds	r3, #88	; 0x58
 8011a34:	443b      	add	r3, r7
 8011a36:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011a3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011a3c:	3301      	adds	r3, #1
 8011a3e:	643b      	str	r3, [r7, #64]	; 0x40
 8011a40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011a42:	2b03      	cmp	r3, #3
 8011a44:	d9dd      	bls.n	8011a02 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8011a46:	2300      	movs	r3, #0
 8011a48:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8011a4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d002      	beq.n	8011a56 <find_volume+0x13e>
 8011a50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011a52:	3b01      	subs	r3, #1
 8011a54:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8011a56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011a58:	009b      	lsls	r3, r3, #2
 8011a5a:	3358      	adds	r3, #88	; 0x58
 8011a5c:	443b      	add	r3, r7
 8011a5e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011a62:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011a64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d005      	beq.n	8011a76 <find_volume+0x15e>
 8011a6a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011a6c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011a6e:	f7ff fefd 	bl	801186c <check_fs>
 8011a72:	4603      	mov	r3, r0
 8011a74:	e000      	b.n	8011a78 <find_volume+0x160>
 8011a76:	2303      	movs	r3, #3
 8011a78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8011a7c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011a80:	2b01      	cmp	r3, #1
 8011a82:	d905      	bls.n	8011a90 <find_volume+0x178>
 8011a84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011a86:	3301      	adds	r3, #1
 8011a88:	643b      	str	r3, [r7, #64]	; 0x40
 8011a8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011a8c:	2b03      	cmp	r3, #3
 8011a8e:	d9e2      	bls.n	8011a56 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011a90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011a94:	2b04      	cmp	r3, #4
 8011a96:	d101      	bne.n	8011a9c <find_volume+0x184>
 8011a98:	2301      	movs	r3, #1
 8011a9a:	e17e      	b.n	8011d9a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8011a9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011aa0:	2b01      	cmp	r3, #1
 8011aa2:	d901      	bls.n	8011aa8 <find_volume+0x190>
 8011aa4:	230d      	movs	r3, #13
 8011aa6:	e178      	b.n	8011d9a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8011aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011aaa:	3330      	adds	r3, #48	; 0x30
 8011aac:	330b      	adds	r3, #11
 8011aae:	4618      	mov	r0, r3
 8011ab0:	f7ff fdc6 	bl	8011640 <ld_word>
 8011ab4:	4603      	mov	r3, r0
 8011ab6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011aba:	d001      	beq.n	8011ac0 <find_volume+0x1a8>
 8011abc:	230d      	movs	r3, #13
 8011abe:	e16c      	b.n	8011d9a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8011ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ac2:	3330      	adds	r3, #48	; 0x30
 8011ac4:	3316      	adds	r3, #22
 8011ac6:	4618      	mov	r0, r3
 8011ac8:	f7ff fdba 	bl	8011640 <ld_word>
 8011acc:	4603      	mov	r3, r0
 8011ace:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8011ad0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d106      	bne.n	8011ae4 <find_volume+0x1cc>
 8011ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ad8:	3330      	adds	r3, #48	; 0x30
 8011ada:	3324      	adds	r3, #36	; 0x24
 8011adc:	4618      	mov	r0, r3
 8011ade:	f7ff fdc7 	bl	8011670 <ld_dword>
 8011ae2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8011ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ae6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011ae8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8011aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011aec:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8011af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011af2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8011af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011af6:	789b      	ldrb	r3, [r3, #2]
 8011af8:	2b01      	cmp	r3, #1
 8011afa:	d005      	beq.n	8011b08 <find_volume+0x1f0>
 8011afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011afe:	789b      	ldrb	r3, [r3, #2]
 8011b00:	2b02      	cmp	r3, #2
 8011b02:	d001      	beq.n	8011b08 <find_volume+0x1f0>
 8011b04:	230d      	movs	r3, #13
 8011b06:	e148      	b.n	8011d9a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8011b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b0a:	789b      	ldrb	r3, [r3, #2]
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011b10:	fb02 f303 	mul.w	r3, r2, r3
 8011b14:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8011b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011b1c:	b29a      	uxth	r2, r3
 8011b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b20:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8011b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b24:	895b      	ldrh	r3, [r3, #10]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d008      	beq.n	8011b3c <find_volume+0x224>
 8011b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b2c:	895b      	ldrh	r3, [r3, #10]
 8011b2e:	461a      	mov	r2, r3
 8011b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b32:	895b      	ldrh	r3, [r3, #10]
 8011b34:	3b01      	subs	r3, #1
 8011b36:	4013      	ands	r3, r2
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d001      	beq.n	8011b40 <find_volume+0x228>
 8011b3c:	230d      	movs	r3, #13
 8011b3e:	e12c      	b.n	8011d9a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8011b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b42:	3330      	adds	r3, #48	; 0x30
 8011b44:	3311      	adds	r3, #17
 8011b46:	4618      	mov	r0, r3
 8011b48:	f7ff fd7a 	bl	8011640 <ld_word>
 8011b4c:	4603      	mov	r3, r0
 8011b4e:	461a      	mov	r2, r3
 8011b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b52:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8011b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b56:	891b      	ldrh	r3, [r3, #8]
 8011b58:	f003 030f 	and.w	r3, r3, #15
 8011b5c:	b29b      	uxth	r3, r3
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d001      	beq.n	8011b66 <find_volume+0x24e>
 8011b62:	230d      	movs	r3, #13
 8011b64:	e119      	b.n	8011d9a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8011b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b68:	3330      	adds	r3, #48	; 0x30
 8011b6a:	3313      	adds	r3, #19
 8011b6c:	4618      	mov	r0, r3
 8011b6e:	f7ff fd67 	bl	8011640 <ld_word>
 8011b72:	4603      	mov	r3, r0
 8011b74:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8011b76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d106      	bne.n	8011b8a <find_volume+0x272>
 8011b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b7e:	3330      	adds	r3, #48	; 0x30
 8011b80:	3320      	adds	r3, #32
 8011b82:	4618      	mov	r0, r3
 8011b84:	f7ff fd74 	bl	8011670 <ld_dword>
 8011b88:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8011b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b8c:	3330      	adds	r3, #48	; 0x30
 8011b8e:	330e      	adds	r3, #14
 8011b90:	4618      	mov	r0, r3
 8011b92:	f7ff fd55 	bl	8011640 <ld_word>
 8011b96:	4603      	mov	r3, r0
 8011b98:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8011b9a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d101      	bne.n	8011ba4 <find_volume+0x28c>
 8011ba0:	230d      	movs	r3, #13
 8011ba2:	e0fa      	b.n	8011d9a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8011ba4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8011ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011ba8:	4413      	add	r3, r2
 8011baa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011bac:	8912      	ldrh	r2, [r2, #8]
 8011bae:	0912      	lsrs	r2, r2, #4
 8011bb0:	b292      	uxth	r2, r2
 8011bb2:	4413      	add	r3, r2
 8011bb4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8011bb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bba:	429a      	cmp	r2, r3
 8011bbc:	d204      	bcs.n	8011bc8 <find_volume+0x2b0>
 8011bbe:	230d      	movs	r3, #13
 8011bc0:	e0eb      	b.n	8011d9a <find_volume+0x482>
 8011bc2:	bf00      	nop
 8011bc4:	24008a28 	.word	0x24008a28
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8011bc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bcc:	1ad3      	subs	r3, r2, r3
 8011bce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011bd0:	8952      	ldrh	r2, [r2, #10]
 8011bd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8011bd6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8011bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d101      	bne.n	8011be2 <find_volume+0x2ca>
 8011bde:	230d      	movs	r3, #13
 8011be0:	e0db      	b.n	8011d9a <find_volume+0x482>
		fmt = FS_FAT32;
 8011be2:	2303      	movs	r3, #3
 8011be4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8011be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bea:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8011bee:	4293      	cmp	r3, r2
 8011bf0:	d802      	bhi.n	8011bf8 <find_volume+0x2e0>
 8011bf2:	2302      	movs	r3, #2
 8011bf4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8011bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bfa:	f640 72f5 	movw	r2, #4085	; 0xff5
 8011bfe:	4293      	cmp	r3, r2
 8011c00:	d802      	bhi.n	8011c08 <find_volume+0x2f0>
 8011c02:	2301      	movs	r3, #1
 8011c04:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8011c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c0a:	1c9a      	adds	r2, r3, #2
 8011c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c0e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8011c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c12:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011c14:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8011c16:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8011c18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011c1a:	441a      	add	r2, r3
 8011c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c1e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8011c20:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c24:	441a      	add	r2, r3
 8011c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c28:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8011c2a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011c2e:	2b03      	cmp	r3, #3
 8011c30:	d11e      	bne.n	8011c70 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8011c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c34:	3330      	adds	r3, #48	; 0x30
 8011c36:	332a      	adds	r3, #42	; 0x2a
 8011c38:	4618      	mov	r0, r3
 8011c3a:	f7ff fd01 	bl	8011640 <ld_word>
 8011c3e:	4603      	mov	r3, r0
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d001      	beq.n	8011c48 <find_volume+0x330>
 8011c44:	230d      	movs	r3, #13
 8011c46:	e0a8      	b.n	8011d9a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8011c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c4a:	891b      	ldrh	r3, [r3, #8]
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d001      	beq.n	8011c54 <find_volume+0x33c>
 8011c50:	230d      	movs	r3, #13
 8011c52:	e0a2      	b.n	8011d9a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8011c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c56:	3330      	adds	r3, #48	; 0x30
 8011c58:	332c      	adds	r3, #44	; 0x2c
 8011c5a:	4618      	mov	r0, r3
 8011c5c:	f7ff fd08 	bl	8011670 <ld_dword>
 8011c60:	4602      	mov	r2, r0
 8011c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c64:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8011c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c68:	695b      	ldr	r3, [r3, #20]
 8011c6a:	009b      	lsls	r3, r3, #2
 8011c6c:	647b      	str	r3, [r7, #68]	; 0x44
 8011c6e:	e01f      	b.n	8011cb0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8011c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c72:	891b      	ldrh	r3, [r3, #8]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d101      	bne.n	8011c7c <find_volume+0x364>
 8011c78:	230d      	movs	r3, #13
 8011c7a:	e08e      	b.n	8011d9a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8011c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c7e:	6a1a      	ldr	r2, [r3, #32]
 8011c80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011c82:	441a      	add	r2, r3
 8011c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c86:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8011c88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011c8c:	2b02      	cmp	r3, #2
 8011c8e:	d103      	bne.n	8011c98 <find_volume+0x380>
 8011c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c92:	695b      	ldr	r3, [r3, #20]
 8011c94:	005b      	lsls	r3, r3, #1
 8011c96:	e00a      	b.n	8011cae <find_volume+0x396>
 8011c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c9a:	695a      	ldr	r2, [r3, #20]
 8011c9c:	4613      	mov	r3, r2
 8011c9e:	005b      	lsls	r3, r3, #1
 8011ca0:	4413      	add	r3, r2
 8011ca2:	085a      	lsrs	r2, r3, #1
 8011ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ca6:	695b      	ldr	r3, [r3, #20]
 8011ca8:	f003 0301 	and.w	r3, r3, #1
 8011cac:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8011cae:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8011cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cb2:	699a      	ldr	r2, [r3, #24]
 8011cb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011cb6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8011cba:	0a5b      	lsrs	r3, r3, #9
 8011cbc:	429a      	cmp	r2, r3
 8011cbe:	d201      	bcs.n	8011cc4 <find_volume+0x3ac>
 8011cc0:	230d      	movs	r3, #13
 8011cc2:	e06a      	b.n	8011d9a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8011cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8011cca:	611a      	str	r2, [r3, #16]
 8011ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cce:	691a      	ldr	r2, [r3, #16]
 8011cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cd2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8011cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cd6:	2280      	movs	r2, #128	; 0x80
 8011cd8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8011cda:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011cde:	2b03      	cmp	r3, #3
 8011ce0:	d149      	bne.n	8011d76 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8011ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ce4:	3330      	adds	r3, #48	; 0x30
 8011ce6:	3330      	adds	r3, #48	; 0x30
 8011ce8:	4618      	mov	r0, r3
 8011cea:	f7ff fca9 	bl	8011640 <ld_word>
 8011cee:	4603      	mov	r3, r0
 8011cf0:	2b01      	cmp	r3, #1
 8011cf2:	d140      	bne.n	8011d76 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8011cf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011cf6:	3301      	adds	r3, #1
 8011cf8:	4619      	mov	r1, r3
 8011cfa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011cfc:	f7ff fd44 	bl	8011788 <move_window>
 8011d00:	4603      	mov	r3, r0
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d137      	bne.n	8011d76 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8011d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d08:	2200      	movs	r2, #0
 8011d0a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8011d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d0e:	3330      	adds	r3, #48	; 0x30
 8011d10:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011d14:	4618      	mov	r0, r3
 8011d16:	f7ff fc93 	bl	8011640 <ld_word>
 8011d1a:	4603      	mov	r3, r0
 8011d1c:	461a      	mov	r2, r3
 8011d1e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8011d22:	429a      	cmp	r2, r3
 8011d24:	d127      	bne.n	8011d76 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8011d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d28:	3330      	adds	r3, #48	; 0x30
 8011d2a:	4618      	mov	r0, r3
 8011d2c:	f7ff fca0 	bl	8011670 <ld_dword>
 8011d30:	4603      	mov	r3, r0
 8011d32:	4a1c      	ldr	r2, [pc, #112]	; (8011da4 <find_volume+0x48c>)
 8011d34:	4293      	cmp	r3, r2
 8011d36:	d11e      	bne.n	8011d76 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8011d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d3a:	3330      	adds	r3, #48	; 0x30
 8011d3c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8011d40:	4618      	mov	r0, r3
 8011d42:	f7ff fc95 	bl	8011670 <ld_dword>
 8011d46:	4603      	mov	r3, r0
 8011d48:	4a17      	ldr	r2, [pc, #92]	; (8011da8 <find_volume+0x490>)
 8011d4a:	4293      	cmp	r3, r2
 8011d4c:	d113      	bne.n	8011d76 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8011d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d50:	3330      	adds	r3, #48	; 0x30
 8011d52:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8011d56:	4618      	mov	r0, r3
 8011d58:	f7ff fc8a 	bl	8011670 <ld_dword>
 8011d5c:	4602      	mov	r2, r0
 8011d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d60:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8011d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d64:	3330      	adds	r3, #48	; 0x30
 8011d66:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	f7ff fc80 	bl	8011670 <ld_dword>
 8011d70:	4602      	mov	r2, r0
 8011d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d74:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8011d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d78:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8011d7c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8011d7e:	4b0b      	ldr	r3, [pc, #44]	; (8011dac <find_volume+0x494>)
 8011d80:	881b      	ldrh	r3, [r3, #0]
 8011d82:	3301      	adds	r3, #1
 8011d84:	b29a      	uxth	r2, r3
 8011d86:	4b09      	ldr	r3, [pc, #36]	; (8011dac <find_volume+0x494>)
 8011d88:	801a      	strh	r2, [r3, #0]
 8011d8a:	4b08      	ldr	r3, [pc, #32]	; (8011dac <find_volume+0x494>)
 8011d8c:	881a      	ldrh	r2, [r3, #0]
 8011d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d90:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8011d92:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011d94:	f7ff fc90 	bl	80116b8 <clear_lock>
#endif
	return FR_OK;
 8011d98:	2300      	movs	r3, #0
}
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	3758      	adds	r7, #88	; 0x58
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	bd80      	pop	{r7, pc}
 8011da2:	bf00      	nop
 8011da4:	41615252 	.word	0x41615252
 8011da8:	61417272 	.word	0x61417272
 8011dac:	24008a2c 	.word	0x24008a2c

08011db0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8011db0:	b580      	push	{r7, lr}
 8011db2:	b088      	sub	sp, #32
 8011db4:	af00      	add	r7, sp, #0
 8011db6:	60f8      	str	r0, [r7, #12]
 8011db8:	60b9      	str	r1, [r7, #8]
 8011dba:	4613      	mov	r3, r2
 8011dbc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8011dbe:	68bb      	ldr	r3, [r7, #8]
 8011dc0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8011dc2:	f107 0310 	add.w	r3, r7, #16
 8011dc6:	4618      	mov	r0, r3
 8011dc8:	f7ff fd0b 	bl	80117e2 <get_ldnumber>
 8011dcc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8011dce:	69fb      	ldr	r3, [r7, #28]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	da01      	bge.n	8011dd8 <f_mount+0x28>
 8011dd4:	230b      	movs	r3, #11
 8011dd6:	e02b      	b.n	8011e30 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011dd8:	4a17      	ldr	r2, [pc, #92]	; (8011e38 <f_mount+0x88>)
 8011dda:	69fb      	ldr	r3, [r7, #28]
 8011ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011de0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8011de2:	69bb      	ldr	r3, [r7, #24]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d005      	beq.n	8011df4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011de8:	69b8      	ldr	r0, [r7, #24]
 8011dea:	f7ff fc65 	bl	80116b8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8011dee:	69bb      	ldr	r3, [r7, #24]
 8011df0:	2200      	movs	r2, #0
 8011df2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d002      	beq.n	8011e00 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	2200      	movs	r2, #0
 8011dfe:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8011e00:	68fa      	ldr	r2, [r7, #12]
 8011e02:	490d      	ldr	r1, [pc, #52]	; (8011e38 <f_mount+0x88>)
 8011e04:	69fb      	ldr	r3, [r7, #28]
 8011e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d002      	beq.n	8011e16 <f_mount+0x66>
 8011e10:	79fb      	ldrb	r3, [r7, #7]
 8011e12:	2b01      	cmp	r3, #1
 8011e14:	d001      	beq.n	8011e1a <f_mount+0x6a>
 8011e16:	2300      	movs	r3, #0
 8011e18:	e00a      	b.n	8011e30 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8011e1a:	f107 010c 	add.w	r1, r7, #12
 8011e1e:	f107 0308 	add.w	r3, r7, #8
 8011e22:	2200      	movs	r2, #0
 8011e24:	4618      	mov	r0, r3
 8011e26:	f7ff fd77 	bl	8011918 <find_volume>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8011e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011e30:	4618      	mov	r0, r3
 8011e32:	3720      	adds	r7, #32
 8011e34:	46bd      	mov	sp, r7
 8011e36:	bd80      	pop	{r7, pc}
 8011e38:	24008a28 	.word	0x24008a28

08011e3c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011e3c:	b480      	push	{r7}
 8011e3e:	b087      	sub	sp, #28
 8011e40:	af00      	add	r7, sp, #0
 8011e42:	60f8      	str	r0, [r7, #12]
 8011e44:	60b9      	str	r1, [r7, #8]
 8011e46:	4613      	mov	r3, r2
 8011e48:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011e4a:	2301      	movs	r3, #1
 8011e4c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011e4e:	2300      	movs	r3, #0
 8011e50:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011e52:	4b1f      	ldr	r3, [pc, #124]	; (8011ed0 <FATFS_LinkDriverEx+0x94>)
 8011e54:	7a5b      	ldrb	r3, [r3, #9]
 8011e56:	b2db      	uxtb	r3, r3
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d131      	bne.n	8011ec0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011e5c:	4b1c      	ldr	r3, [pc, #112]	; (8011ed0 <FATFS_LinkDriverEx+0x94>)
 8011e5e:	7a5b      	ldrb	r3, [r3, #9]
 8011e60:	b2db      	uxtb	r3, r3
 8011e62:	461a      	mov	r2, r3
 8011e64:	4b1a      	ldr	r3, [pc, #104]	; (8011ed0 <FATFS_LinkDriverEx+0x94>)
 8011e66:	2100      	movs	r1, #0
 8011e68:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011e6a:	4b19      	ldr	r3, [pc, #100]	; (8011ed0 <FATFS_LinkDriverEx+0x94>)
 8011e6c:	7a5b      	ldrb	r3, [r3, #9]
 8011e6e:	b2db      	uxtb	r3, r3
 8011e70:	4a17      	ldr	r2, [pc, #92]	; (8011ed0 <FATFS_LinkDriverEx+0x94>)
 8011e72:	009b      	lsls	r3, r3, #2
 8011e74:	4413      	add	r3, r2
 8011e76:	68fa      	ldr	r2, [r7, #12]
 8011e78:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011e7a:	4b15      	ldr	r3, [pc, #84]	; (8011ed0 <FATFS_LinkDriverEx+0x94>)
 8011e7c:	7a5b      	ldrb	r3, [r3, #9]
 8011e7e:	b2db      	uxtb	r3, r3
 8011e80:	461a      	mov	r2, r3
 8011e82:	4b13      	ldr	r3, [pc, #76]	; (8011ed0 <FATFS_LinkDriverEx+0x94>)
 8011e84:	4413      	add	r3, r2
 8011e86:	79fa      	ldrb	r2, [r7, #7]
 8011e88:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011e8a:	4b11      	ldr	r3, [pc, #68]	; (8011ed0 <FATFS_LinkDriverEx+0x94>)
 8011e8c:	7a5b      	ldrb	r3, [r3, #9]
 8011e8e:	b2db      	uxtb	r3, r3
 8011e90:	1c5a      	adds	r2, r3, #1
 8011e92:	b2d1      	uxtb	r1, r2
 8011e94:	4a0e      	ldr	r2, [pc, #56]	; (8011ed0 <FATFS_LinkDriverEx+0x94>)
 8011e96:	7251      	strb	r1, [r2, #9]
 8011e98:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011e9a:	7dbb      	ldrb	r3, [r7, #22]
 8011e9c:	3330      	adds	r3, #48	; 0x30
 8011e9e:	b2da      	uxtb	r2, r3
 8011ea0:	68bb      	ldr	r3, [r7, #8]
 8011ea2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011ea4:	68bb      	ldr	r3, [r7, #8]
 8011ea6:	3301      	adds	r3, #1
 8011ea8:	223a      	movs	r2, #58	; 0x3a
 8011eaa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011eac:	68bb      	ldr	r3, [r7, #8]
 8011eae:	3302      	adds	r3, #2
 8011eb0:	222f      	movs	r2, #47	; 0x2f
 8011eb2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011eb4:	68bb      	ldr	r3, [r7, #8]
 8011eb6:	3303      	adds	r3, #3
 8011eb8:	2200      	movs	r2, #0
 8011eba:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011ebc:	2300      	movs	r3, #0
 8011ebe:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011ec0:	7dfb      	ldrb	r3, [r7, #23]
}
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	371c      	adds	r7, #28
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ecc:	4770      	bx	lr
 8011ece:	bf00      	nop
 8011ed0:	24008a50 	.word	0x24008a50

08011ed4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011ed4:	b580      	push	{r7, lr}
 8011ed6:	b082      	sub	sp, #8
 8011ed8:	af00      	add	r7, sp, #0
 8011eda:	6078      	str	r0, [r7, #4]
 8011edc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011ede:	2200      	movs	r2, #0
 8011ee0:	6839      	ldr	r1, [r7, #0]
 8011ee2:	6878      	ldr	r0, [r7, #4]
 8011ee4:	f7ff ffaa 	bl	8011e3c <FATFS_LinkDriverEx>
 8011ee8:	4603      	mov	r3, r0
}
 8011eea:	4618      	mov	r0, r3
 8011eec:	3708      	adds	r7, #8
 8011eee:	46bd      	mov	sp, r7
 8011ef0:	bd80      	pop	{r7, pc}
	...

08011ef4 <__errno>:
 8011ef4:	4b01      	ldr	r3, [pc, #4]	; (8011efc <__errno+0x8>)
 8011ef6:	6818      	ldr	r0, [r3, #0]
 8011ef8:	4770      	bx	lr
 8011efa:	bf00      	nop
 8011efc:	24000018 	.word	0x24000018

08011f00 <__libc_init_array>:
 8011f00:	b570      	push	{r4, r5, r6, lr}
 8011f02:	4d0d      	ldr	r5, [pc, #52]	; (8011f38 <__libc_init_array+0x38>)
 8011f04:	4c0d      	ldr	r4, [pc, #52]	; (8011f3c <__libc_init_array+0x3c>)
 8011f06:	1b64      	subs	r4, r4, r5
 8011f08:	10a4      	asrs	r4, r4, #2
 8011f0a:	2600      	movs	r6, #0
 8011f0c:	42a6      	cmp	r6, r4
 8011f0e:	d109      	bne.n	8011f24 <__libc_init_array+0x24>
 8011f10:	4d0b      	ldr	r5, [pc, #44]	; (8011f40 <__libc_init_array+0x40>)
 8011f12:	4c0c      	ldr	r4, [pc, #48]	; (8011f44 <__libc_init_array+0x44>)
 8011f14:	f000 fc8e 	bl	8012834 <_init>
 8011f18:	1b64      	subs	r4, r4, r5
 8011f1a:	10a4      	asrs	r4, r4, #2
 8011f1c:	2600      	movs	r6, #0
 8011f1e:	42a6      	cmp	r6, r4
 8011f20:	d105      	bne.n	8011f2e <__libc_init_array+0x2e>
 8011f22:	bd70      	pop	{r4, r5, r6, pc}
 8011f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8011f28:	4798      	blx	r3
 8011f2a:	3601      	adds	r6, #1
 8011f2c:	e7ee      	b.n	8011f0c <__libc_init_array+0xc>
 8011f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011f32:	4798      	blx	r3
 8011f34:	3601      	adds	r6, #1
 8011f36:	e7f2      	b.n	8011f1e <__libc_init_array+0x1e>
 8011f38:	0801292c 	.word	0x0801292c
 8011f3c:	0801292c 	.word	0x0801292c
 8011f40:	0801292c 	.word	0x0801292c
 8011f44:	08012930 	.word	0x08012930

08011f48 <memset>:
 8011f48:	4402      	add	r2, r0
 8011f4a:	4603      	mov	r3, r0
 8011f4c:	4293      	cmp	r3, r2
 8011f4e:	d100      	bne.n	8011f52 <memset+0xa>
 8011f50:	4770      	bx	lr
 8011f52:	f803 1b01 	strb.w	r1, [r3], #1
 8011f56:	e7f9      	b.n	8011f4c <memset+0x4>

08011f58 <siprintf>:
 8011f58:	b40e      	push	{r1, r2, r3}
 8011f5a:	b500      	push	{lr}
 8011f5c:	b09c      	sub	sp, #112	; 0x70
 8011f5e:	ab1d      	add	r3, sp, #116	; 0x74
 8011f60:	9002      	str	r0, [sp, #8]
 8011f62:	9006      	str	r0, [sp, #24]
 8011f64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011f68:	4809      	ldr	r0, [pc, #36]	; (8011f90 <siprintf+0x38>)
 8011f6a:	9107      	str	r1, [sp, #28]
 8011f6c:	9104      	str	r1, [sp, #16]
 8011f6e:	4909      	ldr	r1, [pc, #36]	; (8011f94 <siprintf+0x3c>)
 8011f70:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f74:	9105      	str	r1, [sp, #20]
 8011f76:	6800      	ldr	r0, [r0, #0]
 8011f78:	9301      	str	r3, [sp, #4]
 8011f7a:	a902      	add	r1, sp, #8
 8011f7c:	f000 f868 	bl	8012050 <_svfiprintf_r>
 8011f80:	9b02      	ldr	r3, [sp, #8]
 8011f82:	2200      	movs	r2, #0
 8011f84:	701a      	strb	r2, [r3, #0]
 8011f86:	b01c      	add	sp, #112	; 0x70
 8011f88:	f85d eb04 	ldr.w	lr, [sp], #4
 8011f8c:	b003      	add	sp, #12
 8011f8e:	4770      	bx	lr
 8011f90:	24000018 	.word	0x24000018
 8011f94:	ffff0208 	.word	0xffff0208

08011f98 <__ssputs_r>:
 8011f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f9c:	688e      	ldr	r6, [r1, #8]
 8011f9e:	429e      	cmp	r6, r3
 8011fa0:	4682      	mov	sl, r0
 8011fa2:	460c      	mov	r4, r1
 8011fa4:	4690      	mov	r8, r2
 8011fa6:	461f      	mov	r7, r3
 8011fa8:	d838      	bhi.n	801201c <__ssputs_r+0x84>
 8011faa:	898a      	ldrh	r2, [r1, #12]
 8011fac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011fb0:	d032      	beq.n	8012018 <__ssputs_r+0x80>
 8011fb2:	6825      	ldr	r5, [r4, #0]
 8011fb4:	6909      	ldr	r1, [r1, #16]
 8011fb6:	eba5 0901 	sub.w	r9, r5, r1
 8011fba:	6965      	ldr	r5, [r4, #20]
 8011fbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011fc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011fc4:	3301      	adds	r3, #1
 8011fc6:	444b      	add	r3, r9
 8011fc8:	106d      	asrs	r5, r5, #1
 8011fca:	429d      	cmp	r5, r3
 8011fcc:	bf38      	it	cc
 8011fce:	461d      	movcc	r5, r3
 8011fd0:	0553      	lsls	r3, r2, #21
 8011fd2:	d531      	bpl.n	8012038 <__ssputs_r+0xa0>
 8011fd4:	4629      	mov	r1, r5
 8011fd6:	f000 fb63 	bl	80126a0 <_malloc_r>
 8011fda:	4606      	mov	r6, r0
 8011fdc:	b950      	cbnz	r0, 8011ff4 <__ssputs_r+0x5c>
 8011fde:	230c      	movs	r3, #12
 8011fe0:	f8ca 3000 	str.w	r3, [sl]
 8011fe4:	89a3      	ldrh	r3, [r4, #12]
 8011fe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011fea:	81a3      	strh	r3, [r4, #12]
 8011fec:	f04f 30ff 	mov.w	r0, #4294967295
 8011ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ff4:	6921      	ldr	r1, [r4, #16]
 8011ff6:	464a      	mov	r2, r9
 8011ff8:	f000 fabe 	bl	8012578 <memcpy>
 8011ffc:	89a3      	ldrh	r3, [r4, #12]
 8011ffe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012002:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012006:	81a3      	strh	r3, [r4, #12]
 8012008:	6126      	str	r6, [r4, #16]
 801200a:	6165      	str	r5, [r4, #20]
 801200c:	444e      	add	r6, r9
 801200e:	eba5 0509 	sub.w	r5, r5, r9
 8012012:	6026      	str	r6, [r4, #0]
 8012014:	60a5      	str	r5, [r4, #8]
 8012016:	463e      	mov	r6, r7
 8012018:	42be      	cmp	r6, r7
 801201a:	d900      	bls.n	801201e <__ssputs_r+0x86>
 801201c:	463e      	mov	r6, r7
 801201e:	6820      	ldr	r0, [r4, #0]
 8012020:	4632      	mov	r2, r6
 8012022:	4641      	mov	r1, r8
 8012024:	f000 fab6 	bl	8012594 <memmove>
 8012028:	68a3      	ldr	r3, [r4, #8]
 801202a:	1b9b      	subs	r3, r3, r6
 801202c:	60a3      	str	r3, [r4, #8]
 801202e:	6823      	ldr	r3, [r4, #0]
 8012030:	4433      	add	r3, r6
 8012032:	6023      	str	r3, [r4, #0]
 8012034:	2000      	movs	r0, #0
 8012036:	e7db      	b.n	8011ff0 <__ssputs_r+0x58>
 8012038:	462a      	mov	r2, r5
 801203a:	f000 fba5 	bl	8012788 <_realloc_r>
 801203e:	4606      	mov	r6, r0
 8012040:	2800      	cmp	r0, #0
 8012042:	d1e1      	bne.n	8012008 <__ssputs_r+0x70>
 8012044:	6921      	ldr	r1, [r4, #16]
 8012046:	4650      	mov	r0, sl
 8012048:	f000 fabe 	bl	80125c8 <_free_r>
 801204c:	e7c7      	b.n	8011fde <__ssputs_r+0x46>
	...

08012050 <_svfiprintf_r>:
 8012050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012054:	4698      	mov	r8, r3
 8012056:	898b      	ldrh	r3, [r1, #12]
 8012058:	061b      	lsls	r3, r3, #24
 801205a:	b09d      	sub	sp, #116	; 0x74
 801205c:	4607      	mov	r7, r0
 801205e:	460d      	mov	r5, r1
 8012060:	4614      	mov	r4, r2
 8012062:	d50e      	bpl.n	8012082 <_svfiprintf_r+0x32>
 8012064:	690b      	ldr	r3, [r1, #16]
 8012066:	b963      	cbnz	r3, 8012082 <_svfiprintf_r+0x32>
 8012068:	2140      	movs	r1, #64	; 0x40
 801206a:	f000 fb19 	bl	80126a0 <_malloc_r>
 801206e:	6028      	str	r0, [r5, #0]
 8012070:	6128      	str	r0, [r5, #16]
 8012072:	b920      	cbnz	r0, 801207e <_svfiprintf_r+0x2e>
 8012074:	230c      	movs	r3, #12
 8012076:	603b      	str	r3, [r7, #0]
 8012078:	f04f 30ff 	mov.w	r0, #4294967295
 801207c:	e0d1      	b.n	8012222 <_svfiprintf_r+0x1d2>
 801207e:	2340      	movs	r3, #64	; 0x40
 8012080:	616b      	str	r3, [r5, #20]
 8012082:	2300      	movs	r3, #0
 8012084:	9309      	str	r3, [sp, #36]	; 0x24
 8012086:	2320      	movs	r3, #32
 8012088:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801208c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012090:	2330      	movs	r3, #48	; 0x30
 8012092:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801223c <_svfiprintf_r+0x1ec>
 8012096:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801209a:	f04f 0901 	mov.w	r9, #1
 801209e:	4623      	mov	r3, r4
 80120a0:	469a      	mov	sl, r3
 80120a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80120a6:	b10a      	cbz	r2, 80120ac <_svfiprintf_r+0x5c>
 80120a8:	2a25      	cmp	r2, #37	; 0x25
 80120aa:	d1f9      	bne.n	80120a0 <_svfiprintf_r+0x50>
 80120ac:	ebba 0b04 	subs.w	fp, sl, r4
 80120b0:	d00b      	beq.n	80120ca <_svfiprintf_r+0x7a>
 80120b2:	465b      	mov	r3, fp
 80120b4:	4622      	mov	r2, r4
 80120b6:	4629      	mov	r1, r5
 80120b8:	4638      	mov	r0, r7
 80120ba:	f7ff ff6d 	bl	8011f98 <__ssputs_r>
 80120be:	3001      	adds	r0, #1
 80120c0:	f000 80aa 	beq.w	8012218 <_svfiprintf_r+0x1c8>
 80120c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80120c6:	445a      	add	r2, fp
 80120c8:	9209      	str	r2, [sp, #36]	; 0x24
 80120ca:	f89a 3000 	ldrb.w	r3, [sl]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	f000 80a2 	beq.w	8012218 <_svfiprintf_r+0x1c8>
 80120d4:	2300      	movs	r3, #0
 80120d6:	f04f 32ff 	mov.w	r2, #4294967295
 80120da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80120de:	f10a 0a01 	add.w	sl, sl, #1
 80120e2:	9304      	str	r3, [sp, #16]
 80120e4:	9307      	str	r3, [sp, #28]
 80120e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80120ea:	931a      	str	r3, [sp, #104]	; 0x68
 80120ec:	4654      	mov	r4, sl
 80120ee:	2205      	movs	r2, #5
 80120f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120f4:	4851      	ldr	r0, [pc, #324]	; (801223c <_svfiprintf_r+0x1ec>)
 80120f6:	f7ee f8fb 	bl	80002f0 <memchr>
 80120fa:	9a04      	ldr	r2, [sp, #16]
 80120fc:	b9d8      	cbnz	r0, 8012136 <_svfiprintf_r+0xe6>
 80120fe:	06d0      	lsls	r0, r2, #27
 8012100:	bf44      	itt	mi
 8012102:	2320      	movmi	r3, #32
 8012104:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012108:	0711      	lsls	r1, r2, #28
 801210a:	bf44      	itt	mi
 801210c:	232b      	movmi	r3, #43	; 0x2b
 801210e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012112:	f89a 3000 	ldrb.w	r3, [sl]
 8012116:	2b2a      	cmp	r3, #42	; 0x2a
 8012118:	d015      	beq.n	8012146 <_svfiprintf_r+0xf6>
 801211a:	9a07      	ldr	r2, [sp, #28]
 801211c:	4654      	mov	r4, sl
 801211e:	2000      	movs	r0, #0
 8012120:	f04f 0c0a 	mov.w	ip, #10
 8012124:	4621      	mov	r1, r4
 8012126:	f811 3b01 	ldrb.w	r3, [r1], #1
 801212a:	3b30      	subs	r3, #48	; 0x30
 801212c:	2b09      	cmp	r3, #9
 801212e:	d94e      	bls.n	80121ce <_svfiprintf_r+0x17e>
 8012130:	b1b0      	cbz	r0, 8012160 <_svfiprintf_r+0x110>
 8012132:	9207      	str	r2, [sp, #28]
 8012134:	e014      	b.n	8012160 <_svfiprintf_r+0x110>
 8012136:	eba0 0308 	sub.w	r3, r0, r8
 801213a:	fa09 f303 	lsl.w	r3, r9, r3
 801213e:	4313      	orrs	r3, r2
 8012140:	9304      	str	r3, [sp, #16]
 8012142:	46a2      	mov	sl, r4
 8012144:	e7d2      	b.n	80120ec <_svfiprintf_r+0x9c>
 8012146:	9b03      	ldr	r3, [sp, #12]
 8012148:	1d19      	adds	r1, r3, #4
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	9103      	str	r1, [sp, #12]
 801214e:	2b00      	cmp	r3, #0
 8012150:	bfbb      	ittet	lt
 8012152:	425b      	neglt	r3, r3
 8012154:	f042 0202 	orrlt.w	r2, r2, #2
 8012158:	9307      	strge	r3, [sp, #28]
 801215a:	9307      	strlt	r3, [sp, #28]
 801215c:	bfb8      	it	lt
 801215e:	9204      	strlt	r2, [sp, #16]
 8012160:	7823      	ldrb	r3, [r4, #0]
 8012162:	2b2e      	cmp	r3, #46	; 0x2e
 8012164:	d10c      	bne.n	8012180 <_svfiprintf_r+0x130>
 8012166:	7863      	ldrb	r3, [r4, #1]
 8012168:	2b2a      	cmp	r3, #42	; 0x2a
 801216a:	d135      	bne.n	80121d8 <_svfiprintf_r+0x188>
 801216c:	9b03      	ldr	r3, [sp, #12]
 801216e:	1d1a      	adds	r2, r3, #4
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	9203      	str	r2, [sp, #12]
 8012174:	2b00      	cmp	r3, #0
 8012176:	bfb8      	it	lt
 8012178:	f04f 33ff 	movlt.w	r3, #4294967295
 801217c:	3402      	adds	r4, #2
 801217e:	9305      	str	r3, [sp, #20]
 8012180:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801224c <_svfiprintf_r+0x1fc>
 8012184:	7821      	ldrb	r1, [r4, #0]
 8012186:	2203      	movs	r2, #3
 8012188:	4650      	mov	r0, sl
 801218a:	f7ee f8b1 	bl	80002f0 <memchr>
 801218e:	b140      	cbz	r0, 80121a2 <_svfiprintf_r+0x152>
 8012190:	2340      	movs	r3, #64	; 0x40
 8012192:	eba0 000a 	sub.w	r0, r0, sl
 8012196:	fa03 f000 	lsl.w	r0, r3, r0
 801219a:	9b04      	ldr	r3, [sp, #16]
 801219c:	4303      	orrs	r3, r0
 801219e:	3401      	adds	r4, #1
 80121a0:	9304      	str	r3, [sp, #16]
 80121a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80121a6:	4826      	ldr	r0, [pc, #152]	; (8012240 <_svfiprintf_r+0x1f0>)
 80121a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80121ac:	2206      	movs	r2, #6
 80121ae:	f7ee f89f 	bl	80002f0 <memchr>
 80121b2:	2800      	cmp	r0, #0
 80121b4:	d038      	beq.n	8012228 <_svfiprintf_r+0x1d8>
 80121b6:	4b23      	ldr	r3, [pc, #140]	; (8012244 <_svfiprintf_r+0x1f4>)
 80121b8:	bb1b      	cbnz	r3, 8012202 <_svfiprintf_r+0x1b2>
 80121ba:	9b03      	ldr	r3, [sp, #12]
 80121bc:	3307      	adds	r3, #7
 80121be:	f023 0307 	bic.w	r3, r3, #7
 80121c2:	3308      	adds	r3, #8
 80121c4:	9303      	str	r3, [sp, #12]
 80121c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80121c8:	4433      	add	r3, r6
 80121ca:	9309      	str	r3, [sp, #36]	; 0x24
 80121cc:	e767      	b.n	801209e <_svfiprintf_r+0x4e>
 80121ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80121d2:	460c      	mov	r4, r1
 80121d4:	2001      	movs	r0, #1
 80121d6:	e7a5      	b.n	8012124 <_svfiprintf_r+0xd4>
 80121d8:	2300      	movs	r3, #0
 80121da:	3401      	adds	r4, #1
 80121dc:	9305      	str	r3, [sp, #20]
 80121de:	4619      	mov	r1, r3
 80121e0:	f04f 0c0a 	mov.w	ip, #10
 80121e4:	4620      	mov	r0, r4
 80121e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80121ea:	3a30      	subs	r2, #48	; 0x30
 80121ec:	2a09      	cmp	r2, #9
 80121ee:	d903      	bls.n	80121f8 <_svfiprintf_r+0x1a8>
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d0c5      	beq.n	8012180 <_svfiprintf_r+0x130>
 80121f4:	9105      	str	r1, [sp, #20]
 80121f6:	e7c3      	b.n	8012180 <_svfiprintf_r+0x130>
 80121f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80121fc:	4604      	mov	r4, r0
 80121fe:	2301      	movs	r3, #1
 8012200:	e7f0      	b.n	80121e4 <_svfiprintf_r+0x194>
 8012202:	ab03      	add	r3, sp, #12
 8012204:	9300      	str	r3, [sp, #0]
 8012206:	462a      	mov	r2, r5
 8012208:	4b0f      	ldr	r3, [pc, #60]	; (8012248 <_svfiprintf_r+0x1f8>)
 801220a:	a904      	add	r1, sp, #16
 801220c:	4638      	mov	r0, r7
 801220e:	f3af 8000 	nop.w
 8012212:	1c42      	adds	r2, r0, #1
 8012214:	4606      	mov	r6, r0
 8012216:	d1d6      	bne.n	80121c6 <_svfiprintf_r+0x176>
 8012218:	89ab      	ldrh	r3, [r5, #12]
 801221a:	065b      	lsls	r3, r3, #25
 801221c:	f53f af2c 	bmi.w	8012078 <_svfiprintf_r+0x28>
 8012220:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012222:	b01d      	add	sp, #116	; 0x74
 8012224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012228:	ab03      	add	r3, sp, #12
 801222a:	9300      	str	r3, [sp, #0]
 801222c:	462a      	mov	r2, r5
 801222e:	4b06      	ldr	r3, [pc, #24]	; (8012248 <_svfiprintf_r+0x1f8>)
 8012230:	a904      	add	r1, sp, #16
 8012232:	4638      	mov	r0, r7
 8012234:	f000 f87a 	bl	801232c <_printf_i>
 8012238:	e7eb      	b.n	8012212 <_svfiprintf_r+0x1c2>
 801223a:	bf00      	nop
 801223c:	080128f0 	.word	0x080128f0
 8012240:	080128fa 	.word	0x080128fa
 8012244:	00000000 	.word	0x00000000
 8012248:	08011f99 	.word	0x08011f99
 801224c:	080128f6 	.word	0x080128f6

08012250 <_printf_common>:
 8012250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012254:	4616      	mov	r6, r2
 8012256:	4699      	mov	r9, r3
 8012258:	688a      	ldr	r2, [r1, #8]
 801225a:	690b      	ldr	r3, [r1, #16]
 801225c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012260:	4293      	cmp	r3, r2
 8012262:	bfb8      	it	lt
 8012264:	4613      	movlt	r3, r2
 8012266:	6033      	str	r3, [r6, #0]
 8012268:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801226c:	4607      	mov	r7, r0
 801226e:	460c      	mov	r4, r1
 8012270:	b10a      	cbz	r2, 8012276 <_printf_common+0x26>
 8012272:	3301      	adds	r3, #1
 8012274:	6033      	str	r3, [r6, #0]
 8012276:	6823      	ldr	r3, [r4, #0]
 8012278:	0699      	lsls	r1, r3, #26
 801227a:	bf42      	ittt	mi
 801227c:	6833      	ldrmi	r3, [r6, #0]
 801227e:	3302      	addmi	r3, #2
 8012280:	6033      	strmi	r3, [r6, #0]
 8012282:	6825      	ldr	r5, [r4, #0]
 8012284:	f015 0506 	ands.w	r5, r5, #6
 8012288:	d106      	bne.n	8012298 <_printf_common+0x48>
 801228a:	f104 0a19 	add.w	sl, r4, #25
 801228e:	68e3      	ldr	r3, [r4, #12]
 8012290:	6832      	ldr	r2, [r6, #0]
 8012292:	1a9b      	subs	r3, r3, r2
 8012294:	42ab      	cmp	r3, r5
 8012296:	dc26      	bgt.n	80122e6 <_printf_common+0x96>
 8012298:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801229c:	1e13      	subs	r3, r2, #0
 801229e:	6822      	ldr	r2, [r4, #0]
 80122a0:	bf18      	it	ne
 80122a2:	2301      	movne	r3, #1
 80122a4:	0692      	lsls	r2, r2, #26
 80122a6:	d42b      	bmi.n	8012300 <_printf_common+0xb0>
 80122a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80122ac:	4649      	mov	r1, r9
 80122ae:	4638      	mov	r0, r7
 80122b0:	47c0      	blx	r8
 80122b2:	3001      	adds	r0, #1
 80122b4:	d01e      	beq.n	80122f4 <_printf_common+0xa4>
 80122b6:	6823      	ldr	r3, [r4, #0]
 80122b8:	68e5      	ldr	r5, [r4, #12]
 80122ba:	6832      	ldr	r2, [r6, #0]
 80122bc:	f003 0306 	and.w	r3, r3, #6
 80122c0:	2b04      	cmp	r3, #4
 80122c2:	bf08      	it	eq
 80122c4:	1aad      	subeq	r5, r5, r2
 80122c6:	68a3      	ldr	r3, [r4, #8]
 80122c8:	6922      	ldr	r2, [r4, #16]
 80122ca:	bf0c      	ite	eq
 80122cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80122d0:	2500      	movne	r5, #0
 80122d2:	4293      	cmp	r3, r2
 80122d4:	bfc4      	itt	gt
 80122d6:	1a9b      	subgt	r3, r3, r2
 80122d8:	18ed      	addgt	r5, r5, r3
 80122da:	2600      	movs	r6, #0
 80122dc:	341a      	adds	r4, #26
 80122de:	42b5      	cmp	r5, r6
 80122e0:	d11a      	bne.n	8012318 <_printf_common+0xc8>
 80122e2:	2000      	movs	r0, #0
 80122e4:	e008      	b.n	80122f8 <_printf_common+0xa8>
 80122e6:	2301      	movs	r3, #1
 80122e8:	4652      	mov	r2, sl
 80122ea:	4649      	mov	r1, r9
 80122ec:	4638      	mov	r0, r7
 80122ee:	47c0      	blx	r8
 80122f0:	3001      	adds	r0, #1
 80122f2:	d103      	bne.n	80122fc <_printf_common+0xac>
 80122f4:	f04f 30ff 	mov.w	r0, #4294967295
 80122f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122fc:	3501      	adds	r5, #1
 80122fe:	e7c6      	b.n	801228e <_printf_common+0x3e>
 8012300:	18e1      	adds	r1, r4, r3
 8012302:	1c5a      	adds	r2, r3, #1
 8012304:	2030      	movs	r0, #48	; 0x30
 8012306:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801230a:	4422      	add	r2, r4
 801230c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012310:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012314:	3302      	adds	r3, #2
 8012316:	e7c7      	b.n	80122a8 <_printf_common+0x58>
 8012318:	2301      	movs	r3, #1
 801231a:	4622      	mov	r2, r4
 801231c:	4649      	mov	r1, r9
 801231e:	4638      	mov	r0, r7
 8012320:	47c0      	blx	r8
 8012322:	3001      	adds	r0, #1
 8012324:	d0e6      	beq.n	80122f4 <_printf_common+0xa4>
 8012326:	3601      	adds	r6, #1
 8012328:	e7d9      	b.n	80122de <_printf_common+0x8e>
	...

0801232c <_printf_i>:
 801232c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012330:	7e0f      	ldrb	r7, [r1, #24]
 8012332:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012334:	2f78      	cmp	r7, #120	; 0x78
 8012336:	4691      	mov	r9, r2
 8012338:	4680      	mov	r8, r0
 801233a:	460c      	mov	r4, r1
 801233c:	469a      	mov	sl, r3
 801233e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8012342:	d807      	bhi.n	8012354 <_printf_i+0x28>
 8012344:	2f62      	cmp	r7, #98	; 0x62
 8012346:	d80a      	bhi.n	801235e <_printf_i+0x32>
 8012348:	2f00      	cmp	r7, #0
 801234a:	f000 80d8 	beq.w	80124fe <_printf_i+0x1d2>
 801234e:	2f58      	cmp	r7, #88	; 0x58
 8012350:	f000 80a3 	beq.w	801249a <_printf_i+0x16e>
 8012354:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012358:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801235c:	e03a      	b.n	80123d4 <_printf_i+0xa8>
 801235e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012362:	2b15      	cmp	r3, #21
 8012364:	d8f6      	bhi.n	8012354 <_printf_i+0x28>
 8012366:	a101      	add	r1, pc, #4	; (adr r1, 801236c <_printf_i+0x40>)
 8012368:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801236c:	080123c5 	.word	0x080123c5
 8012370:	080123d9 	.word	0x080123d9
 8012374:	08012355 	.word	0x08012355
 8012378:	08012355 	.word	0x08012355
 801237c:	08012355 	.word	0x08012355
 8012380:	08012355 	.word	0x08012355
 8012384:	080123d9 	.word	0x080123d9
 8012388:	08012355 	.word	0x08012355
 801238c:	08012355 	.word	0x08012355
 8012390:	08012355 	.word	0x08012355
 8012394:	08012355 	.word	0x08012355
 8012398:	080124e5 	.word	0x080124e5
 801239c:	08012409 	.word	0x08012409
 80123a0:	080124c7 	.word	0x080124c7
 80123a4:	08012355 	.word	0x08012355
 80123a8:	08012355 	.word	0x08012355
 80123ac:	08012507 	.word	0x08012507
 80123b0:	08012355 	.word	0x08012355
 80123b4:	08012409 	.word	0x08012409
 80123b8:	08012355 	.word	0x08012355
 80123bc:	08012355 	.word	0x08012355
 80123c0:	080124cf 	.word	0x080124cf
 80123c4:	682b      	ldr	r3, [r5, #0]
 80123c6:	1d1a      	adds	r2, r3, #4
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	602a      	str	r2, [r5, #0]
 80123cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80123d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80123d4:	2301      	movs	r3, #1
 80123d6:	e0a3      	b.n	8012520 <_printf_i+0x1f4>
 80123d8:	6820      	ldr	r0, [r4, #0]
 80123da:	6829      	ldr	r1, [r5, #0]
 80123dc:	0606      	lsls	r6, r0, #24
 80123de:	f101 0304 	add.w	r3, r1, #4
 80123e2:	d50a      	bpl.n	80123fa <_printf_i+0xce>
 80123e4:	680e      	ldr	r6, [r1, #0]
 80123e6:	602b      	str	r3, [r5, #0]
 80123e8:	2e00      	cmp	r6, #0
 80123ea:	da03      	bge.n	80123f4 <_printf_i+0xc8>
 80123ec:	232d      	movs	r3, #45	; 0x2d
 80123ee:	4276      	negs	r6, r6
 80123f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80123f4:	485e      	ldr	r0, [pc, #376]	; (8012570 <_printf_i+0x244>)
 80123f6:	230a      	movs	r3, #10
 80123f8:	e019      	b.n	801242e <_printf_i+0x102>
 80123fa:	680e      	ldr	r6, [r1, #0]
 80123fc:	602b      	str	r3, [r5, #0]
 80123fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012402:	bf18      	it	ne
 8012404:	b236      	sxthne	r6, r6
 8012406:	e7ef      	b.n	80123e8 <_printf_i+0xbc>
 8012408:	682b      	ldr	r3, [r5, #0]
 801240a:	6820      	ldr	r0, [r4, #0]
 801240c:	1d19      	adds	r1, r3, #4
 801240e:	6029      	str	r1, [r5, #0]
 8012410:	0601      	lsls	r1, r0, #24
 8012412:	d501      	bpl.n	8012418 <_printf_i+0xec>
 8012414:	681e      	ldr	r6, [r3, #0]
 8012416:	e002      	b.n	801241e <_printf_i+0xf2>
 8012418:	0646      	lsls	r6, r0, #25
 801241a:	d5fb      	bpl.n	8012414 <_printf_i+0xe8>
 801241c:	881e      	ldrh	r6, [r3, #0]
 801241e:	4854      	ldr	r0, [pc, #336]	; (8012570 <_printf_i+0x244>)
 8012420:	2f6f      	cmp	r7, #111	; 0x6f
 8012422:	bf0c      	ite	eq
 8012424:	2308      	moveq	r3, #8
 8012426:	230a      	movne	r3, #10
 8012428:	2100      	movs	r1, #0
 801242a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801242e:	6865      	ldr	r5, [r4, #4]
 8012430:	60a5      	str	r5, [r4, #8]
 8012432:	2d00      	cmp	r5, #0
 8012434:	bfa2      	ittt	ge
 8012436:	6821      	ldrge	r1, [r4, #0]
 8012438:	f021 0104 	bicge.w	r1, r1, #4
 801243c:	6021      	strge	r1, [r4, #0]
 801243e:	b90e      	cbnz	r6, 8012444 <_printf_i+0x118>
 8012440:	2d00      	cmp	r5, #0
 8012442:	d04d      	beq.n	80124e0 <_printf_i+0x1b4>
 8012444:	4615      	mov	r5, r2
 8012446:	fbb6 f1f3 	udiv	r1, r6, r3
 801244a:	fb03 6711 	mls	r7, r3, r1, r6
 801244e:	5dc7      	ldrb	r7, [r0, r7]
 8012450:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012454:	4637      	mov	r7, r6
 8012456:	42bb      	cmp	r3, r7
 8012458:	460e      	mov	r6, r1
 801245a:	d9f4      	bls.n	8012446 <_printf_i+0x11a>
 801245c:	2b08      	cmp	r3, #8
 801245e:	d10b      	bne.n	8012478 <_printf_i+0x14c>
 8012460:	6823      	ldr	r3, [r4, #0]
 8012462:	07de      	lsls	r6, r3, #31
 8012464:	d508      	bpl.n	8012478 <_printf_i+0x14c>
 8012466:	6923      	ldr	r3, [r4, #16]
 8012468:	6861      	ldr	r1, [r4, #4]
 801246a:	4299      	cmp	r1, r3
 801246c:	bfde      	ittt	le
 801246e:	2330      	movle	r3, #48	; 0x30
 8012470:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012474:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012478:	1b52      	subs	r2, r2, r5
 801247a:	6122      	str	r2, [r4, #16]
 801247c:	f8cd a000 	str.w	sl, [sp]
 8012480:	464b      	mov	r3, r9
 8012482:	aa03      	add	r2, sp, #12
 8012484:	4621      	mov	r1, r4
 8012486:	4640      	mov	r0, r8
 8012488:	f7ff fee2 	bl	8012250 <_printf_common>
 801248c:	3001      	adds	r0, #1
 801248e:	d14c      	bne.n	801252a <_printf_i+0x1fe>
 8012490:	f04f 30ff 	mov.w	r0, #4294967295
 8012494:	b004      	add	sp, #16
 8012496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801249a:	4835      	ldr	r0, [pc, #212]	; (8012570 <_printf_i+0x244>)
 801249c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80124a0:	6829      	ldr	r1, [r5, #0]
 80124a2:	6823      	ldr	r3, [r4, #0]
 80124a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80124a8:	6029      	str	r1, [r5, #0]
 80124aa:	061d      	lsls	r5, r3, #24
 80124ac:	d514      	bpl.n	80124d8 <_printf_i+0x1ac>
 80124ae:	07df      	lsls	r7, r3, #31
 80124b0:	bf44      	itt	mi
 80124b2:	f043 0320 	orrmi.w	r3, r3, #32
 80124b6:	6023      	strmi	r3, [r4, #0]
 80124b8:	b91e      	cbnz	r6, 80124c2 <_printf_i+0x196>
 80124ba:	6823      	ldr	r3, [r4, #0]
 80124bc:	f023 0320 	bic.w	r3, r3, #32
 80124c0:	6023      	str	r3, [r4, #0]
 80124c2:	2310      	movs	r3, #16
 80124c4:	e7b0      	b.n	8012428 <_printf_i+0xfc>
 80124c6:	6823      	ldr	r3, [r4, #0]
 80124c8:	f043 0320 	orr.w	r3, r3, #32
 80124cc:	6023      	str	r3, [r4, #0]
 80124ce:	2378      	movs	r3, #120	; 0x78
 80124d0:	4828      	ldr	r0, [pc, #160]	; (8012574 <_printf_i+0x248>)
 80124d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80124d6:	e7e3      	b.n	80124a0 <_printf_i+0x174>
 80124d8:	0659      	lsls	r1, r3, #25
 80124da:	bf48      	it	mi
 80124dc:	b2b6      	uxthmi	r6, r6
 80124de:	e7e6      	b.n	80124ae <_printf_i+0x182>
 80124e0:	4615      	mov	r5, r2
 80124e2:	e7bb      	b.n	801245c <_printf_i+0x130>
 80124e4:	682b      	ldr	r3, [r5, #0]
 80124e6:	6826      	ldr	r6, [r4, #0]
 80124e8:	6961      	ldr	r1, [r4, #20]
 80124ea:	1d18      	adds	r0, r3, #4
 80124ec:	6028      	str	r0, [r5, #0]
 80124ee:	0635      	lsls	r5, r6, #24
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	d501      	bpl.n	80124f8 <_printf_i+0x1cc>
 80124f4:	6019      	str	r1, [r3, #0]
 80124f6:	e002      	b.n	80124fe <_printf_i+0x1d2>
 80124f8:	0670      	lsls	r0, r6, #25
 80124fa:	d5fb      	bpl.n	80124f4 <_printf_i+0x1c8>
 80124fc:	8019      	strh	r1, [r3, #0]
 80124fe:	2300      	movs	r3, #0
 8012500:	6123      	str	r3, [r4, #16]
 8012502:	4615      	mov	r5, r2
 8012504:	e7ba      	b.n	801247c <_printf_i+0x150>
 8012506:	682b      	ldr	r3, [r5, #0]
 8012508:	1d1a      	adds	r2, r3, #4
 801250a:	602a      	str	r2, [r5, #0]
 801250c:	681d      	ldr	r5, [r3, #0]
 801250e:	6862      	ldr	r2, [r4, #4]
 8012510:	2100      	movs	r1, #0
 8012512:	4628      	mov	r0, r5
 8012514:	f7ed feec 	bl	80002f0 <memchr>
 8012518:	b108      	cbz	r0, 801251e <_printf_i+0x1f2>
 801251a:	1b40      	subs	r0, r0, r5
 801251c:	6060      	str	r0, [r4, #4]
 801251e:	6863      	ldr	r3, [r4, #4]
 8012520:	6123      	str	r3, [r4, #16]
 8012522:	2300      	movs	r3, #0
 8012524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012528:	e7a8      	b.n	801247c <_printf_i+0x150>
 801252a:	6923      	ldr	r3, [r4, #16]
 801252c:	462a      	mov	r2, r5
 801252e:	4649      	mov	r1, r9
 8012530:	4640      	mov	r0, r8
 8012532:	47d0      	blx	sl
 8012534:	3001      	adds	r0, #1
 8012536:	d0ab      	beq.n	8012490 <_printf_i+0x164>
 8012538:	6823      	ldr	r3, [r4, #0]
 801253a:	079b      	lsls	r3, r3, #30
 801253c:	d413      	bmi.n	8012566 <_printf_i+0x23a>
 801253e:	68e0      	ldr	r0, [r4, #12]
 8012540:	9b03      	ldr	r3, [sp, #12]
 8012542:	4298      	cmp	r0, r3
 8012544:	bfb8      	it	lt
 8012546:	4618      	movlt	r0, r3
 8012548:	e7a4      	b.n	8012494 <_printf_i+0x168>
 801254a:	2301      	movs	r3, #1
 801254c:	4632      	mov	r2, r6
 801254e:	4649      	mov	r1, r9
 8012550:	4640      	mov	r0, r8
 8012552:	47d0      	blx	sl
 8012554:	3001      	adds	r0, #1
 8012556:	d09b      	beq.n	8012490 <_printf_i+0x164>
 8012558:	3501      	adds	r5, #1
 801255a:	68e3      	ldr	r3, [r4, #12]
 801255c:	9903      	ldr	r1, [sp, #12]
 801255e:	1a5b      	subs	r3, r3, r1
 8012560:	42ab      	cmp	r3, r5
 8012562:	dcf2      	bgt.n	801254a <_printf_i+0x21e>
 8012564:	e7eb      	b.n	801253e <_printf_i+0x212>
 8012566:	2500      	movs	r5, #0
 8012568:	f104 0619 	add.w	r6, r4, #25
 801256c:	e7f5      	b.n	801255a <_printf_i+0x22e>
 801256e:	bf00      	nop
 8012570:	08012901 	.word	0x08012901
 8012574:	08012912 	.word	0x08012912

08012578 <memcpy>:
 8012578:	440a      	add	r2, r1
 801257a:	4291      	cmp	r1, r2
 801257c:	f100 33ff 	add.w	r3, r0, #4294967295
 8012580:	d100      	bne.n	8012584 <memcpy+0xc>
 8012582:	4770      	bx	lr
 8012584:	b510      	push	{r4, lr}
 8012586:	f811 4b01 	ldrb.w	r4, [r1], #1
 801258a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801258e:	4291      	cmp	r1, r2
 8012590:	d1f9      	bne.n	8012586 <memcpy+0xe>
 8012592:	bd10      	pop	{r4, pc}

08012594 <memmove>:
 8012594:	4288      	cmp	r0, r1
 8012596:	b510      	push	{r4, lr}
 8012598:	eb01 0402 	add.w	r4, r1, r2
 801259c:	d902      	bls.n	80125a4 <memmove+0x10>
 801259e:	4284      	cmp	r4, r0
 80125a0:	4623      	mov	r3, r4
 80125a2:	d807      	bhi.n	80125b4 <memmove+0x20>
 80125a4:	1e43      	subs	r3, r0, #1
 80125a6:	42a1      	cmp	r1, r4
 80125a8:	d008      	beq.n	80125bc <memmove+0x28>
 80125aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80125ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80125b2:	e7f8      	b.n	80125a6 <memmove+0x12>
 80125b4:	4402      	add	r2, r0
 80125b6:	4601      	mov	r1, r0
 80125b8:	428a      	cmp	r2, r1
 80125ba:	d100      	bne.n	80125be <memmove+0x2a>
 80125bc:	bd10      	pop	{r4, pc}
 80125be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80125c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80125c6:	e7f7      	b.n	80125b8 <memmove+0x24>

080125c8 <_free_r>:
 80125c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80125ca:	2900      	cmp	r1, #0
 80125cc:	d044      	beq.n	8012658 <_free_r+0x90>
 80125ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80125d2:	9001      	str	r0, [sp, #4]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	f1a1 0404 	sub.w	r4, r1, #4
 80125da:	bfb8      	it	lt
 80125dc:	18e4      	addlt	r4, r4, r3
 80125de:	f000 f913 	bl	8012808 <__malloc_lock>
 80125e2:	4a1e      	ldr	r2, [pc, #120]	; (801265c <_free_r+0x94>)
 80125e4:	9801      	ldr	r0, [sp, #4]
 80125e6:	6813      	ldr	r3, [r2, #0]
 80125e8:	b933      	cbnz	r3, 80125f8 <_free_r+0x30>
 80125ea:	6063      	str	r3, [r4, #4]
 80125ec:	6014      	str	r4, [r2, #0]
 80125ee:	b003      	add	sp, #12
 80125f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80125f4:	f000 b90e 	b.w	8012814 <__malloc_unlock>
 80125f8:	42a3      	cmp	r3, r4
 80125fa:	d908      	bls.n	801260e <_free_r+0x46>
 80125fc:	6825      	ldr	r5, [r4, #0]
 80125fe:	1961      	adds	r1, r4, r5
 8012600:	428b      	cmp	r3, r1
 8012602:	bf01      	itttt	eq
 8012604:	6819      	ldreq	r1, [r3, #0]
 8012606:	685b      	ldreq	r3, [r3, #4]
 8012608:	1949      	addeq	r1, r1, r5
 801260a:	6021      	streq	r1, [r4, #0]
 801260c:	e7ed      	b.n	80125ea <_free_r+0x22>
 801260e:	461a      	mov	r2, r3
 8012610:	685b      	ldr	r3, [r3, #4]
 8012612:	b10b      	cbz	r3, 8012618 <_free_r+0x50>
 8012614:	42a3      	cmp	r3, r4
 8012616:	d9fa      	bls.n	801260e <_free_r+0x46>
 8012618:	6811      	ldr	r1, [r2, #0]
 801261a:	1855      	adds	r5, r2, r1
 801261c:	42a5      	cmp	r5, r4
 801261e:	d10b      	bne.n	8012638 <_free_r+0x70>
 8012620:	6824      	ldr	r4, [r4, #0]
 8012622:	4421      	add	r1, r4
 8012624:	1854      	adds	r4, r2, r1
 8012626:	42a3      	cmp	r3, r4
 8012628:	6011      	str	r1, [r2, #0]
 801262a:	d1e0      	bne.n	80125ee <_free_r+0x26>
 801262c:	681c      	ldr	r4, [r3, #0]
 801262e:	685b      	ldr	r3, [r3, #4]
 8012630:	6053      	str	r3, [r2, #4]
 8012632:	4421      	add	r1, r4
 8012634:	6011      	str	r1, [r2, #0]
 8012636:	e7da      	b.n	80125ee <_free_r+0x26>
 8012638:	d902      	bls.n	8012640 <_free_r+0x78>
 801263a:	230c      	movs	r3, #12
 801263c:	6003      	str	r3, [r0, #0]
 801263e:	e7d6      	b.n	80125ee <_free_r+0x26>
 8012640:	6825      	ldr	r5, [r4, #0]
 8012642:	1961      	adds	r1, r4, r5
 8012644:	428b      	cmp	r3, r1
 8012646:	bf04      	itt	eq
 8012648:	6819      	ldreq	r1, [r3, #0]
 801264a:	685b      	ldreq	r3, [r3, #4]
 801264c:	6063      	str	r3, [r4, #4]
 801264e:	bf04      	itt	eq
 8012650:	1949      	addeq	r1, r1, r5
 8012652:	6021      	streq	r1, [r4, #0]
 8012654:	6054      	str	r4, [r2, #4]
 8012656:	e7ca      	b.n	80125ee <_free_r+0x26>
 8012658:	b003      	add	sp, #12
 801265a:	bd30      	pop	{r4, r5, pc}
 801265c:	24008a5c 	.word	0x24008a5c

08012660 <sbrk_aligned>:
 8012660:	b570      	push	{r4, r5, r6, lr}
 8012662:	4e0e      	ldr	r6, [pc, #56]	; (801269c <sbrk_aligned+0x3c>)
 8012664:	460c      	mov	r4, r1
 8012666:	6831      	ldr	r1, [r6, #0]
 8012668:	4605      	mov	r5, r0
 801266a:	b911      	cbnz	r1, 8012672 <sbrk_aligned+0x12>
 801266c:	f000 f8bc 	bl	80127e8 <_sbrk_r>
 8012670:	6030      	str	r0, [r6, #0]
 8012672:	4621      	mov	r1, r4
 8012674:	4628      	mov	r0, r5
 8012676:	f000 f8b7 	bl	80127e8 <_sbrk_r>
 801267a:	1c43      	adds	r3, r0, #1
 801267c:	d00a      	beq.n	8012694 <sbrk_aligned+0x34>
 801267e:	1cc4      	adds	r4, r0, #3
 8012680:	f024 0403 	bic.w	r4, r4, #3
 8012684:	42a0      	cmp	r0, r4
 8012686:	d007      	beq.n	8012698 <sbrk_aligned+0x38>
 8012688:	1a21      	subs	r1, r4, r0
 801268a:	4628      	mov	r0, r5
 801268c:	f000 f8ac 	bl	80127e8 <_sbrk_r>
 8012690:	3001      	adds	r0, #1
 8012692:	d101      	bne.n	8012698 <sbrk_aligned+0x38>
 8012694:	f04f 34ff 	mov.w	r4, #4294967295
 8012698:	4620      	mov	r0, r4
 801269a:	bd70      	pop	{r4, r5, r6, pc}
 801269c:	24008a60 	.word	0x24008a60

080126a0 <_malloc_r>:
 80126a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126a4:	1ccd      	adds	r5, r1, #3
 80126a6:	f025 0503 	bic.w	r5, r5, #3
 80126aa:	3508      	adds	r5, #8
 80126ac:	2d0c      	cmp	r5, #12
 80126ae:	bf38      	it	cc
 80126b0:	250c      	movcc	r5, #12
 80126b2:	2d00      	cmp	r5, #0
 80126b4:	4607      	mov	r7, r0
 80126b6:	db01      	blt.n	80126bc <_malloc_r+0x1c>
 80126b8:	42a9      	cmp	r1, r5
 80126ba:	d905      	bls.n	80126c8 <_malloc_r+0x28>
 80126bc:	230c      	movs	r3, #12
 80126be:	603b      	str	r3, [r7, #0]
 80126c0:	2600      	movs	r6, #0
 80126c2:	4630      	mov	r0, r6
 80126c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126c8:	4e2e      	ldr	r6, [pc, #184]	; (8012784 <_malloc_r+0xe4>)
 80126ca:	f000 f89d 	bl	8012808 <__malloc_lock>
 80126ce:	6833      	ldr	r3, [r6, #0]
 80126d0:	461c      	mov	r4, r3
 80126d2:	bb34      	cbnz	r4, 8012722 <_malloc_r+0x82>
 80126d4:	4629      	mov	r1, r5
 80126d6:	4638      	mov	r0, r7
 80126d8:	f7ff ffc2 	bl	8012660 <sbrk_aligned>
 80126dc:	1c43      	adds	r3, r0, #1
 80126de:	4604      	mov	r4, r0
 80126e0:	d14d      	bne.n	801277e <_malloc_r+0xde>
 80126e2:	6834      	ldr	r4, [r6, #0]
 80126e4:	4626      	mov	r6, r4
 80126e6:	2e00      	cmp	r6, #0
 80126e8:	d140      	bne.n	801276c <_malloc_r+0xcc>
 80126ea:	6823      	ldr	r3, [r4, #0]
 80126ec:	4631      	mov	r1, r6
 80126ee:	4638      	mov	r0, r7
 80126f0:	eb04 0803 	add.w	r8, r4, r3
 80126f4:	f000 f878 	bl	80127e8 <_sbrk_r>
 80126f8:	4580      	cmp	r8, r0
 80126fa:	d13a      	bne.n	8012772 <_malloc_r+0xd2>
 80126fc:	6821      	ldr	r1, [r4, #0]
 80126fe:	3503      	adds	r5, #3
 8012700:	1a6d      	subs	r5, r5, r1
 8012702:	f025 0503 	bic.w	r5, r5, #3
 8012706:	3508      	adds	r5, #8
 8012708:	2d0c      	cmp	r5, #12
 801270a:	bf38      	it	cc
 801270c:	250c      	movcc	r5, #12
 801270e:	4629      	mov	r1, r5
 8012710:	4638      	mov	r0, r7
 8012712:	f7ff ffa5 	bl	8012660 <sbrk_aligned>
 8012716:	3001      	adds	r0, #1
 8012718:	d02b      	beq.n	8012772 <_malloc_r+0xd2>
 801271a:	6823      	ldr	r3, [r4, #0]
 801271c:	442b      	add	r3, r5
 801271e:	6023      	str	r3, [r4, #0]
 8012720:	e00e      	b.n	8012740 <_malloc_r+0xa0>
 8012722:	6822      	ldr	r2, [r4, #0]
 8012724:	1b52      	subs	r2, r2, r5
 8012726:	d41e      	bmi.n	8012766 <_malloc_r+0xc6>
 8012728:	2a0b      	cmp	r2, #11
 801272a:	d916      	bls.n	801275a <_malloc_r+0xba>
 801272c:	1961      	adds	r1, r4, r5
 801272e:	42a3      	cmp	r3, r4
 8012730:	6025      	str	r5, [r4, #0]
 8012732:	bf18      	it	ne
 8012734:	6059      	strne	r1, [r3, #4]
 8012736:	6863      	ldr	r3, [r4, #4]
 8012738:	bf08      	it	eq
 801273a:	6031      	streq	r1, [r6, #0]
 801273c:	5162      	str	r2, [r4, r5]
 801273e:	604b      	str	r3, [r1, #4]
 8012740:	4638      	mov	r0, r7
 8012742:	f104 060b 	add.w	r6, r4, #11
 8012746:	f000 f865 	bl	8012814 <__malloc_unlock>
 801274a:	f026 0607 	bic.w	r6, r6, #7
 801274e:	1d23      	adds	r3, r4, #4
 8012750:	1af2      	subs	r2, r6, r3
 8012752:	d0b6      	beq.n	80126c2 <_malloc_r+0x22>
 8012754:	1b9b      	subs	r3, r3, r6
 8012756:	50a3      	str	r3, [r4, r2]
 8012758:	e7b3      	b.n	80126c2 <_malloc_r+0x22>
 801275a:	6862      	ldr	r2, [r4, #4]
 801275c:	42a3      	cmp	r3, r4
 801275e:	bf0c      	ite	eq
 8012760:	6032      	streq	r2, [r6, #0]
 8012762:	605a      	strne	r2, [r3, #4]
 8012764:	e7ec      	b.n	8012740 <_malloc_r+0xa0>
 8012766:	4623      	mov	r3, r4
 8012768:	6864      	ldr	r4, [r4, #4]
 801276a:	e7b2      	b.n	80126d2 <_malloc_r+0x32>
 801276c:	4634      	mov	r4, r6
 801276e:	6876      	ldr	r6, [r6, #4]
 8012770:	e7b9      	b.n	80126e6 <_malloc_r+0x46>
 8012772:	230c      	movs	r3, #12
 8012774:	603b      	str	r3, [r7, #0]
 8012776:	4638      	mov	r0, r7
 8012778:	f000 f84c 	bl	8012814 <__malloc_unlock>
 801277c:	e7a1      	b.n	80126c2 <_malloc_r+0x22>
 801277e:	6025      	str	r5, [r4, #0]
 8012780:	e7de      	b.n	8012740 <_malloc_r+0xa0>
 8012782:	bf00      	nop
 8012784:	24008a5c 	.word	0x24008a5c

08012788 <_realloc_r>:
 8012788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801278c:	4680      	mov	r8, r0
 801278e:	4614      	mov	r4, r2
 8012790:	460e      	mov	r6, r1
 8012792:	b921      	cbnz	r1, 801279e <_realloc_r+0x16>
 8012794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012798:	4611      	mov	r1, r2
 801279a:	f7ff bf81 	b.w	80126a0 <_malloc_r>
 801279e:	b92a      	cbnz	r2, 80127ac <_realloc_r+0x24>
 80127a0:	f7ff ff12 	bl	80125c8 <_free_r>
 80127a4:	4625      	mov	r5, r4
 80127a6:	4628      	mov	r0, r5
 80127a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127ac:	f000 f838 	bl	8012820 <_malloc_usable_size_r>
 80127b0:	4284      	cmp	r4, r0
 80127b2:	4607      	mov	r7, r0
 80127b4:	d802      	bhi.n	80127bc <_realloc_r+0x34>
 80127b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80127ba:	d812      	bhi.n	80127e2 <_realloc_r+0x5a>
 80127bc:	4621      	mov	r1, r4
 80127be:	4640      	mov	r0, r8
 80127c0:	f7ff ff6e 	bl	80126a0 <_malloc_r>
 80127c4:	4605      	mov	r5, r0
 80127c6:	2800      	cmp	r0, #0
 80127c8:	d0ed      	beq.n	80127a6 <_realloc_r+0x1e>
 80127ca:	42bc      	cmp	r4, r7
 80127cc:	4622      	mov	r2, r4
 80127ce:	4631      	mov	r1, r6
 80127d0:	bf28      	it	cs
 80127d2:	463a      	movcs	r2, r7
 80127d4:	f7ff fed0 	bl	8012578 <memcpy>
 80127d8:	4631      	mov	r1, r6
 80127da:	4640      	mov	r0, r8
 80127dc:	f7ff fef4 	bl	80125c8 <_free_r>
 80127e0:	e7e1      	b.n	80127a6 <_realloc_r+0x1e>
 80127e2:	4635      	mov	r5, r6
 80127e4:	e7df      	b.n	80127a6 <_realloc_r+0x1e>
	...

080127e8 <_sbrk_r>:
 80127e8:	b538      	push	{r3, r4, r5, lr}
 80127ea:	4d06      	ldr	r5, [pc, #24]	; (8012804 <_sbrk_r+0x1c>)
 80127ec:	2300      	movs	r3, #0
 80127ee:	4604      	mov	r4, r0
 80127f0:	4608      	mov	r0, r1
 80127f2:	602b      	str	r3, [r5, #0]
 80127f4:	f7f0 fa8e 	bl	8002d14 <_sbrk>
 80127f8:	1c43      	adds	r3, r0, #1
 80127fa:	d102      	bne.n	8012802 <_sbrk_r+0x1a>
 80127fc:	682b      	ldr	r3, [r5, #0]
 80127fe:	b103      	cbz	r3, 8012802 <_sbrk_r+0x1a>
 8012800:	6023      	str	r3, [r4, #0]
 8012802:	bd38      	pop	{r3, r4, r5, pc}
 8012804:	24008a64 	.word	0x24008a64

08012808 <__malloc_lock>:
 8012808:	4801      	ldr	r0, [pc, #4]	; (8012810 <__malloc_lock+0x8>)
 801280a:	f000 b811 	b.w	8012830 <__retarget_lock_acquire_recursive>
 801280e:	bf00      	nop
 8012810:	24008a68 	.word	0x24008a68

08012814 <__malloc_unlock>:
 8012814:	4801      	ldr	r0, [pc, #4]	; (801281c <__malloc_unlock+0x8>)
 8012816:	f000 b80c 	b.w	8012832 <__retarget_lock_release_recursive>
 801281a:	bf00      	nop
 801281c:	24008a68 	.word	0x24008a68

08012820 <_malloc_usable_size_r>:
 8012820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012824:	1f18      	subs	r0, r3, #4
 8012826:	2b00      	cmp	r3, #0
 8012828:	bfbc      	itt	lt
 801282a:	580b      	ldrlt	r3, [r1, r0]
 801282c:	18c0      	addlt	r0, r0, r3
 801282e:	4770      	bx	lr

08012830 <__retarget_lock_acquire_recursive>:
 8012830:	4770      	bx	lr

08012832 <__retarget_lock_release_recursive>:
 8012832:	4770      	bx	lr

08012834 <_init>:
 8012834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012836:	bf00      	nop
 8012838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801283a:	bc08      	pop	{r3}
 801283c:	469e      	mov	lr, r3
 801283e:	4770      	bx	lr

08012840 <_fini>:
 8012840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012842:	bf00      	nop
 8012844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012846:	bc08      	pop	{r3}
 8012848:	469e      	mov	lr, r3
 801284a:	4770      	bx	lr
