# FPGA-Fabric-design-and-Architecture

# TABLE OF CONTENTS
- Day 1 Intro

   - Part 1: FPGA introduction
   - Part 2: Vivado-counter
   - Part 3: VIO Counter
- Day OpenFPGA2

   - Part 1: OpenFPGA Intro
   - Part 2: VPR
   - Part 3: VTR
- Day 3 Introduction to RISC-V core programming on Vivado

   - Part 1: RVMyth vivado rtl-to-synthesis
   - Part 2: RVMyth Vivado synthesis-to-bitstream
- Day 4 Introduction to SOFA FPGA Fabric IP

   - Part 1: SOFA counter area
   - Part 2: Fetch, decode, and execute logic
   - Part 3: SOFA counter post impl
   - Part 4: SOFA counter power
- Day 5 RISC-V core on custom SOFA fabric

   - Part 1: SOFA-RVMyth run
   - Part 2: SOFA-RVMyth timing and area
   - Part 3: RVMyth-post impl netlist
   - Part 4: SOFA-RVMyth Vivado simulation
- ACKNOWLEDGEMENT

# ACKNOWLEDGEMENT
-  [Kunal Ghosh](https://github.com/kunalg123),Co-founder VSD Corp,Pvt Ltd.
-  [Nandhitha Rao](https://github.com/nandithaec),IIIT Bangalore
