/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC */
#define ADC_Bypass__0__DR CYREG_GPIO_PRT1_DR
#define ADC_Bypass__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_Bypass__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_Bypass__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_Bypass__0__HSIOM_SHIFT 28u
#define ADC_Bypass__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__0__INTR CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__0__MASK 0x80u
#define ADC_Bypass__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__0__PC CYREG_GPIO_PRT1_PC
#define ADC_Bypass__0__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_Bypass__0__PORT 1u
#define ADC_Bypass__0__PS CYREG_GPIO_PRT1_PS
#define ADC_Bypass__0__SHIFT 7u
#define ADC_Bypass__DR CYREG_GPIO_PRT1_DR
#define ADC_Bypass__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_Bypass__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_Bypass__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_Bypass__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__INTR CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__MASK 0x80u
#define ADC_Bypass__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__PC CYREG_GPIO_PRT1_PC
#define ADC_Bypass__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_Bypass__PORT 1u
#define ADC_Bypass__PS CYREG_GPIO_PRT1_PS
#define ADC_Bypass__SHIFT 7u
#define ADC_cy_psoc4_sar__CLOCK_DIV_ID 0x00000041u
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 1
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_3_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_3_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_4_PIN 7
#define ADC_cy_psoc4_sarmux_8__CH_4_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_5_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_5_PORT 7
#define ADC_cy_psoc4_sarmux_8__CH_6_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_6_PORT 7
#define ADC_cy_psoc4_sarmux_8__CH_7_PIN 6
#define ADC_cy_psoc4_sarmux_8__CH_7_PORT 0
#define ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sarmux_8__VNEG0 0
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_intClock__DIV_ID 0x00000041u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define ADC_intClock__PA_DIV_ID 0x000000FFu
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x10000u
#define ADC_IRQ__INTC_NUMBER 16u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART */
#define UART_rx__0__DR CYREG_GPIO_PRT1_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__0__PC CYREG_GPIO_PRT1_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__0__PORT 1u
#define UART_rx__0__PS CYREG_GPIO_PRT1_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT1_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT1_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_rx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_rx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_rx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_rx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_rx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_rx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_rx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_rx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_rx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_rx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_rx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_rx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_rx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_rx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_rx__PC CYREG_GPIO_PRT1_PC
#define UART_rx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_rx__PORT 1u
#define UART_rx__PS CYREG_GPIO_PRT1_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define UART_SCBCLK__DIV_ID 0x00000043u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT1_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 2u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT1_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__0__PORT 1u
#define UART_tx__0__PS CYREG_GPIO_PRT1_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT1_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT1_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define UART_tx__PC CYREG_GPIO_PRT1_PC
#define UART_tx__PC2 CYREG_GPIO_PRT1_PC2
#define UART_tx__PORT 1u
#define UART_tx__PS CYREG_GPIO_PRT1_PS
#define UART_tx__SHIFT 1u

/* MUX_A */
#define MUX_A__0__DR CYREG_GPIO_PRT6_DR
#define MUX_A__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define MUX_A__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define MUX_A__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define MUX_A__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define MUX_A__0__HSIOM_MASK 0x000F0000u
#define MUX_A__0__HSIOM_SHIFT 16u
#define MUX_A__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define MUX_A__0__INTR CYREG_GPIO_PRT6_INTR
#define MUX_A__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define MUX_A__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define MUX_A__0__MASK 0x10u
#define MUX_A__0__PC CYREG_GPIO_PRT6_PC
#define MUX_A__0__PC2 CYREG_GPIO_PRT6_PC2
#define MUX_A__0__PORT 6u
#define MUX_A__0__PS CYREG_GPIO_PRT6_PS
#define MUX_A__0__SHIFT 4u
#define MUX_A__DR CYREG_GPIO_PRT6_DR
#define MUX_A__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define MUX_A__DR_INV CYREG_GPIO_PRT6_DR_INV
#define MUX_A__DR_SET CYREG_GPIO_PRT6_DR_SET
#define MUX_A__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define MUX_A__INTR CYREG_GPIO_PRT6_INTR
#define MUX_A__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define MUX_A__INTSTAT CYREG_GPIO_PRT6_INTR
#define MUX_A__MASK 0x10u
#define MUX_A__PC CYREG_GPIO_PRT6_PC
#define MUX_A__PC2 CYREG_GPIO_PRT6_PC2
#define MUX_A__PORT 6u
#define MUX_A__PS CYREG_GPIO_PRT6_PS
#define MUX_A__SHIFT 4u

/* MUX_B */
#define MUX_B__0__DR CYREG_GPIO_PRT6_DR
#define MUX_B__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define MUX_B__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define MUX_B__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define MUX_B__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define MUX_B__0__HSIOM_MASK 0x00F00000u
#define MUX_B__0__HSIOM_SHIFT 20u
#define MUX_B__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define MUX_B__0__INTR CYREG_GPIO_PRT6_INTR
#define MUX_B__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define MUX_B__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define MUX_B__0__MASK 0x20u
#define MUX_B__0__PC CYREG_GPIO_PRT6_PC
#define MUX_B__0__PC2 CYREG_GPIO_PRT6_PC2
#define MUX_B__0__PORT 6u
#define MUX_B__0__PS CYREG_GPIO_PRT6_PS
#define MUX_B__0__SHIFT 5u
#define MUX_B__DR CYREG_GPIO_PRT6_DR
#define MUX_B__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define MUX_B__DR_INV CYREG_GPIO_PRT6_DR_INV
#define MUX_B__DR_SET CYREG_GPIO_PRT6_DR_SET
#define MUX_B__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define MUX_B__INTR CYREG_GPIO_PRT6_INTR
#define MUX_B__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define MUX_B__INTSTAT CYREG_GPIO_PRT6_INTR
#define MUX_B__MASK 0x20u
#define MUX_B__PC CYREG_GPIO_PRT6_PC
#define MUX_B__PC2 CYREG_GPIO_PRT6_PC2
#define MUX_B__PORT 6u
#define MUX_B__PS CYREG_GPIO_PRT6_PS
#define MUX_B__SHIFT 5u

/* MUX_C */
#define MUX_C__0__DR CYREG_GPIO_PRT3_DR
#define MUX_C__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MUX_C__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MUX_C__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MUX_C__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define MUX_C__0__HSIOM_MASK 0x0000000Fu
#define MUX_C__0__HSIOM_SHIFT 0u
#define MUX_C__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_C__0__INTR CYREG_GPIO_PRT3_INTR
#define MUX_C__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_C__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define MUX_C__0__MASK 0x01u
#define MUX_C__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define MUX_C__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define MUX_C__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define MUX_C__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define MUX_C__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define MUX_C__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define MUX_C__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define MUX_C__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define MUX_C__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define MUX_C__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define MUX_C__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define MUX_C__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define MUX_C__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define MUX_C__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define MUX_C__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define MUX_C__0__PC CYREG_GPIO_PRT3_PC
#define MUX_C__0__PC2 CYREG_GPIO_PRT3_PC2
#define MUX_C__0__PORT 3u
#define MUX_C__0__PS CYREG_GPIO_PRT3_PS
#define MUX_C__0__SHIFT 0u
#define MUX_C__DR CYREG_GPIO_PRT3_DR
#define MUX_C__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define MUX_C__DR_INV CYREG_GPIO_PRT3_DR_INV
#define MUX_C__DR_SET CYREG_GPIO_PRT3_DR_SET
#define MUX_C__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_C__INTR CYREG_GPIO_PRT3_INTR
#define MUX_C__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define MUX_C__INTSTAT CYREG_GPIO_PRT3_INTR
#define MUX_C__MASK 0x01u
#define MUX_C__PA__CFG0 CYREG_UDB_PA3_CFG0
#define MUX_C__PA__CFG1 CYREG_UDB_PA3_CFG1
#define MUX_C__PA__CFG10 CYREG_UDB_PA3_CFG10
#define MUX_C__PA__CFG11 CYREG_UDB_PA3_CFG11
#define MUX_C__PA__CFG12 CYREG_UDB_PA3_CFG12
#define MUX_C__PA__CFG13 CYREG_UDB_PA3_CFG13
#define MUX_C__PA__CFG14 CYREG_UDB_PA3_CFG14
#define MUX_C__PA__CFG2 CYREG_UDB_PA3_CFG2
#define MUX_C__PA__CFG3 CYREG_UDB_PA3_CFG3
#define MUX_C__PA__CFG4 CYREG_UDB_PA3_CFG4
#define MUX_C__PA__CFG5 CYREG_UDB_PA3_CFG5
#define MUX_C__PA__CFG6 CYREG_UDB_PA3_CFG6
#define MUX_C__PA__CFG7 CYREG_UDB_PA3_CFG7
#define MUX_C__PA__CFG8 CYREG_UDB_PA3_CFG8
#define MUX_C__PA__CFG9 CYREG_UDB_PA3_CFG9
#define MUX_C__PC CYREG_GPIO_PRT3_PC
#define MUX_C__PC2 CYREG_GPIO_PRT3_PC2
#define MUX_C__PORT 3u
#define MUX_C__PS CYREG_GPIO_PRT3_PS
#define MUX_C__SHIFT 0u

/* N_ADC */
#define N_ADC__0__DR CYREG_GPIO_PRT2_DR
#define N_ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define N_ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define N_ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define N_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define N_ADC__0__HSIOM_MASK 0x0000F000u
#define N_ADC__0__HSIOM_SHIFT 12u
#define N_ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define N_ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define N_ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define N_ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define N_ADC__0__MASK 0x08u
#define N_ADC__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define N_ADC__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define N_ADC__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define N_ADC__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define N_ADC__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define N_ADC__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define N_ADC__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define N_ADC__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define N_ADC__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define N_ADC__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define N_ADC__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define N_ADC__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define N_ADC__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define N_ADC__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define N_ADC__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define N_ADC__0__PC CYREG_GPIO_PRT2_PC
#define N_ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define N_ADC__0__PORT 2u
#define N_ADC__0__PS CYREG_GPIO_PRT2_PS
#define N_ADC__0__SHIFT 3u
#define N_ADC__DR CYREG_GPIO_PRT2_DR
#define N_ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define N_ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define N_ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define N_ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define N_ADC__INTR CYREG_GPIO_PRT2_INTR
#define N_ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define N_ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define N_ADC__MASK 0x08u
#define N_ADC__PA__CFG0 CYREG_UDB_PA2_CFG0
#define N_ADC__PA__CFG1 CYREG_UDB_PA2_CFG1
#define N_ADC__PA__CFG10 CYREG_UDB_PA2_CFG10
#define N_ADC__PA__CFG11 CYREG_UDB_PA2_CFG11
#define N_ADC__PA__CFG12 CYREG_UDB_PA2_CFG12
#define N_ADC__PA__CFG13 CYREG_UDB_PA2_CFG13
#define N_ADC__PA__CFG14 CYREG_UDB_PA2_CFG14
#define N_ADC__PA__CFG2 CYREG_UDB_PA2_CFG2
#define N_ADC__PA__CFG3 CYREG_UDB_PA2_CFG3
#define N_ADC__PA__CFG4 CYREG_UDB_PA2_CFG4
#define N_ADC__PA__CFG5 CYREG_UDB_PA2_CFG5
#define N_ADC__PA__CFG6 CYREG_UDB_PA2_CFG6
#define N_ADC__PA__CFG7 CYREG_UDB_PA2_CFG7
#define N_ADC__PA__CFG8 CYREG_UDB_PA2_CFG8
#define N_ADC__PA__CFG9 CYREG_UDB_PA2_CFG9
#define N_ADC__PC CYREG_GPIO_PRT2_PC
#define N_ADC__PC2 CYREG_GPIO_PRT2_PC2
#define N_ADC__PORT 2u
#define N_ADC__PS CYREG_GPIO_PRT2_PS
#define N_ADC__SHIFT 3u

/* U_ADC */
#define U_ADC__0__DR CYREG_GPIO_PRT2_DR
#define U_ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define U_ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define U_ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define U_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define U_ADC__0__HSIOM_MASK 0x0000000Fu
#define U_ADC__0__HSIOM_SHIFT 0u
#define U_ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define U_ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define U_ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define U_ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define U_ADC__0__MASK 0x01u
#define U_ADC__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define U_ADC__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define U_ADC__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define U_ADC__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define U_ADC__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define U_ADC__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define U_ADC__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define U_ADC__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define U_ADC__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define U_ADC__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define U_ADC__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define U_ADC__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define U_ADC__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define U_ADC__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define U_ADC__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define U_ADC__0__PC CYREG_GPIO_PRT2_PC
#define U_ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define U_ADC__0__PORT 2u
#define U_ADC__0__PS CYREG_GPIO_PRT2_PS
#define U_ADC__0__SHIFT 0u
#define U_ADC__DR CYREG_GPIO_PRT2_DR
#define U_ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define U_ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define U_ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define U_ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define U_ADC__INTR CYREG_GPIO_PRT2_INTR
#define U_ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define U_ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define U_ADC__MASK 0x01u
#define U_ADC__PA__CFG0 CYREG_UDB_PA2_CFG0
#define U_ADC__PA__CFG1 CYREG_UDB_PA2_CFG1
#define U_ADC__PA__CFG10 CYREG_UDB_PA2_CFG10
#define U_ADC__PA__CFG11 CYREG_UDB_PA2_CFG11
#define U_ADC__PA__CFG12 CYREG_UDB_PA2_CFG12
#define U_ADC__PA__CFG13 CYREG_UDB_PA2_CFG13
#define U_ADC__PA__CFG14 CYREG_UDB_PA2_CFG14
#define U_ADC__PA__CFG2 CYREG_UDB_PA2_CFG2
#define U_ADC__PA__CFG3 CYREG_UDB_PA2_CFG3
#define U_ADC__PA__CFG4 CYREG_UDB_PA2_CFG4
#define U_ADC__PA__CFG5 CYREG_UDB_PA2_CFG5
#define U_ADC__PA__CFG6 CYREG_UDB_PA2_CFG6
#define U_ADC__PA__CFG7 CYREG_UDB_PA2_CFG7
#define U_ADC__PA__CFG8 CYREG_UDB_PA2_CFG8
#define U_ADC__PA__CFG9 CYREG_UDB_PA2_CFG9
#define U_ADC__PC CYREG_GPIO_PRT2_PC
#define U_ADC__PC2 CYREG_GPIO_PRT2_PC2
#define U_ADC__PORT 2u
#define U_ADC__PS CYREG_GPIO_PRT2_PS
#define U_ADC__SHIFT 0u

/* V_ADC */
#define V_ADC__0__DR CYREG_GPIO_PRT2_DR
#define V_ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define V_ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define V_ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define V_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define V_ADC__0__HSIOM_MASK 0x000000F0u
#define V_ADC__0__HSIOM_SHIFT 4u
#define V_ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define V_ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define V_ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define V_ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define V_ADC__0__MASK 0x02u
#define V_ADC__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define V_ADC__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define V_ADC__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define V_ADC__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define V_ADC__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define V_ADC__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define V_ADC__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define V_ADC__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define V_ADC__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define V_ADC__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define V_ADC__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define V_ADC__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define V_ADC__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define V_ADC__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define V_ADC__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define V_ADC__0__PC CYREG_GPIO_PRT2_PC
#define V_ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define V_ADC__0__PORT 2u
#define V_ADC__0__PS CYREG_GPIO_PRT2_PS
#define V_ADC__0__SHIFT 1u
#define V_ADC__DR CYREG_GPIO_PRT2_DR
#define V_ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define V_ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define V_ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define V_ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define V_ADC__INTR CYREG_GPIO_PRT2_INTR
#define V_ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define V_ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define V_ADC__MASK 0x02u
#define V_ADC__PA__CFG0 CYREG_UDB_PA2_CFG0
#define V_ADC__PA__CFG1 CYREG_UDB_PA2_CFG1
#define V_ADC__PA__CFG10 CYREG_UDB_PA2_CFG10
#define V_ADC__PA__CFG11 CYREG_UDB_PA2_CFG11
#define V_ADC__PA__CFG12 CYREG_UDB_PA2_CFG12
#define V_ADC__PA__CFG13 CYREG_UDB_PA2_CFG13
#define V_ADC__PA__CFG14 CYREG_UDB_PA2_CFG14
#define V_ADC__PA__CFG2 CYREG_UDB_PA2_CFG2
#define V_ADC__PA__CFG3 CYREG_UDB_PA2_CFG3
#define V_ADC__PA__CFG4 CYREG_UDB_PA2_CFG4
#define V_ADC__PA__CFG5 CYREG_UDB_PA2_CFG5
#define V_ADC__PA__CFG6 CYREG_UDB_PA2_CFG6
#define V_ADC__PA__CFG7 CYREG_UDB_PA2_CFG7
#define V_ADC__PA__CFG8 CYREG_UDB_PA2_CFG8
#define V_ADC__PA__CFG9 CYREG_UDB_PA2_CFG9
#define V_ADC__PC CYREG_GPIO_PRT2_PC
#define V_ADC__PC2 CYREG_GPIO_PRT2_PC2
#define V_ADC__PORT 2u
#define V_ADC__PS CYREG_GPIO_PRT2_PS
#define V_ADC__SHIFT 1u

/* W_ADC */
#define W_ADC__0__DR CYREG_GPIO_PRT2_DR
#define W_ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define W_ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define W_ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define W_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define W_ADC__0__HSIOM_MASK 0x00000F00u
#define W_ADC__0__HSIOM_SHIFT 8u
#define W_ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define W_ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define W_ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define W_ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define W_ADC__0__MASK 0x04u
#define W_ADC__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define W_ADC__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define W_ADC__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define W_ADC__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define W_ADC__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define W_ADC__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define W_ADC__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define W_ADC__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define W_ADC__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define W_ADC__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define W_ADC__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define W_ADC__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define W_ADC__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define W_ADC__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define W_ADC__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define W_ADC__0__PC CYREG_GPIO_PRT2_PC
#define W_ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define W_ADC__0__PORT 2u
#define W_ADC__0__PS CYREG_GPIO_PRT2_PS
#define W_ADC__0__SHIFT 2u
#define W_ADC__DR CYREG_GPIO_PRT2_DR
#define W_ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define W_ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define W_ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define W_ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define W_ADC__INTR CYREG_GPIO_PRT2_INTR
#define W_ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define W_ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define W_ADC__MASK 0x04u
#define W_ADC__PA__CFG0 CYREG_UDB_PA2_CFG0
#define W_ADC__PA__CFG1 CYREG_UDB_PA2_CFG1
#define W_ADC__PA__CFG10 CYREG_UDB_PA2_CFG10
#define W_ADC__PA__CFG11 CYREG_UDB_PA2_CFG11
#define W_ADC__PA__CFG12 CYREG_UDB_PA2_CFG12
#define W_ADC__PA__CFG13 CYREG_UDB_PA2_CFG13
#define W_ADC__PA__CFG14 CYREG_UDB_PA2_CFG14
#define W_ADC__PA__CFG2 CYREG_UDB_PA2_CFG2
#define W_ADC__PA__CFG3 CYREG_UDB_PA2_CFG3
#define W_ADC__PA__CFG4 CYREG_UDB_PA2_CFG4
#define W_ADC__PA__CFG5 CYREG_UDB_PA2_CFG5
#define W_ADC__PA__CFG6 CYREG_UDB_PA2_CFG6
#define W_ADC__PA__CFG7 CYREG_UDB_PA2_CFG7
#define W_ADC__PA__CFG8 CYREG_UDB_PA2_CFG8
#define W_ADC__PA__CFG9 CYREG_UDB_PA2_CFG9
#define W_ADC__PC CYREG_GPIO_PRT2_PC
#define W_ADC__PC2 CYREG_GPIO_PRT2_PC2
#define W_ADC__PORT 2u
#define W_ADC__PS CYREG_GPIO_PRT2_PS
#define W_ADC__SHIFT 2u

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_1__INTC_MASK 0x80000u
#define isr_1__INTC_NUMBER 19u
#define isr_1__INTC_PRIOR_MASK 0xC0000000u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I3_ADC */
#define I3_ADC__0__DR CYREG_GPIO_PRT2_DR
#define I3_ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define I3_ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define I3_ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define I3_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define I3_ADC__0__HSIOM_MASK 0x0F000000u
#define I3_ADC__0__HSIOM_SHIFT 24u
#define I3_ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define I3_ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define I3_ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define I3_ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define I3_ADC__0__MASK 0x40u
#define I3_ADC__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define I3_ADC__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define I3_ADC__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define I3_ADC__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define I3_ADC__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define I3_ADC__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define I3_ADC__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define I3_ADC__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define I3_ADC__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define I3_ADC__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define I3_ADC__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define I3_ADC__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define I3_ADC__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define I3_ADC__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define I3_ADC__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define I3_ADC__0__PC CYREG_GPIO_PRT2_PC
#define I3_ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define I3_ADC__0__PORT 2u
#define I3_ADC__0__PS CYREG_GPIO_PRT2_PS
#define I3_ADC__0__SHIFT 6u
#define I3_ADC__DR CYREG_GPIO_PRT2_DR
#define I3_ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define I3_ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define I3_ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define I3_ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define I3_ADC__INTR CYREG_GPIO_PRT2_INTR
#define I3_ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define I3_ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define I3_ADC__MASK 0x40u
#define I3_ADC__PA__CFG0 CYREG_UDB_PA2_CFG0
#define I3_ADC__PA__CFG1 CYREG_UDB_PA2_CFG1
#define I3_ADC__PA__CFG10 CYREG_UDB_PA2_CFG10
#define I3_ADC__PA__CFG11 CYREG_UDB_PA2_CFG11
#define I3_ADC__PA__CFG12 CYREG_UDB_PA2_CFG12
#define I3_ADC__PA__CFG13 CYREG_UDB_PA2_CFG13
#define I3_ADC__PA__CFG14 CYREG_UDB_PA2_CFG14
#define I3_ADC__PA__CFG2 CYREG_UDB_PA2_CFG2
#define I3_ADC__PA__CFG3 CYREG_UDB_PA2_CFG3
#define I3_ADC__PA__CFG4 CYREG_UDB_PA2_CFG4
#define I3_ADC__PA__CFG5 CYREG_UDB_PA2_CFG5
#define I3_ADC__PA__CFG6 CYREG_UDB_PA2_CFG6
#define I3_ADC__PA__CFG7 CYREG_UDB_PA2_CFG7
#define I3_ADC__PA__CFG8 CYREG_UDB_PA2_CFG8
#define I3_ADC__PA__CFG9 CYREG_UDB_PA2_CFG9
#define I3_ADC__PC CYREG_GPIO_PRT2_PC
#define I3_ADC__PC2 CYREG_GPIO_PRT2_PC2
#define I3_ADC__PORT 2u
#define I3_ADC__PS CYREG_GPIO_PRT2_PS
#define I3_ADC__SHIFT 6u

/* L3_ADC */
#define L3_ADC__0__DR CYREG_GPIO_PRT1_DR
#define L3_ADC__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define L3_ADC__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define L3_ADC__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define L3_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define L3_ADC__0__HSIOM_MASK 0x0F000000u
#define L3_ADC__0__HSIOM_SHIFT 24u
#define L3_ADC__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define L3_ADC__0__INTR CYREG_GPIO_PRT1_INTR
#define L3_ADC__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define L3_ADC__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define L3_ADC__0__MASK 0x40u
#define L3_ADC__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define L3_ADC__0__OUT_SEL_SHIFT 12u
#define L3_ADC__0__OUT_SEL_VAL 3u
#define L3_ADC__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define L3_ADC__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define L3_ADC__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define L3_ADC__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define L3_ADC__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define L3_ADC__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define L3_ADC__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define L3_ADC__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define L3_ADC__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define L3_ADC__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define L3_ADC__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define L3_ADC__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define L3_ADC__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define L3_ADC__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define L3_ADC__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define L3_ADC__0__PC CYREG_GPIO_PRT1_PC
#define L3_ADC__0__PC2 CYREG_GPIO_PRT1_PC2
#define L3_ADC__0__PORT 1u
#define L3_ADC__0__PS CYREG_GPIO_PRT1_PS
#define L3_ADC__0__SHIFT 6u
#define L3_ADC__DR CYREG_GPIO_PRT1_DR
#define L3_ADC__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define L3_ADC__DR_INV CYREG_GPIO_PRT1_DR_INV
#define L3_ADC__DR_SET CYREG_GPIO_PRT1_DR_SET
#define L3_ADC__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define L3_ADC__INTR CYREG_GPIO_PRT1_INTR
#define L3_ADC__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define L3_ADC__INTSTAT CYREG_GPIO_PRT1_INTR
#define L3_ADC__MASK 0x40u
#define L3_ADC__PA__CFG0 CYREG_UDB_PA1_CFG0
#define L3_ADC__PA__CFG1 CYREG_UDB_PA1_CFG1
#define L3_ADC__PA__CFG10 CYREG_UDB_PA1_CFG10
#define L3_ADC__PA__CFG11 CYREG_UDB_PA1_CFG11
#define L3_ADC__PA__CFG12 CYREG_UDB_PA1_CFG12
#define L3_ADC__PA__CFG13 CYREG_UDB_PA1_CFG13
#define L3_ADC__PA__CFG14 CYREG_UDB_PA1_CFG14
#define L3_ADC__PA__CFG2 CYREG_UDB_PA1_CFG2
#define L3_ADC__PA__CFG3 CYREG_UDB_PA1_CFG3
#define L3_ADC__PA__CFG4 CYREG_UDB_PA1_CFG4
#define L3_ADC__PA__CFG5 CYREG_UDB_PA1_CFG5
#define L3_ADC__PA__CFG6 CYREG_UDB_PA1_CFG6
#define L3_ADC__PA__CFG7 CYREG_UDB_PA1_CFG7
#define L3_ADC__PA__CFG8 CYREG_UDB_PA1_CFG8
#define L3_ADC__PA__CFG9 CYREG_UDB_PA1_CFG9
#define L3_ADC__PC CYREG_GPIO_PRT1_PC
#define L3_ADC__PC2 CYREG_GPIO_PRT1_PC2
#define L3_ADC__PORT 1u
#define L3_ADC__PS CYREG_GPIO_PRT1_PS
#define L3_ADC__SHIFT 6u

/* NL_ADC */
#define NL_ADC__0__DR CYREG_GPIO_PRT1_DR
#define NL_ADC__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NL_ADC__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NL_ADC__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NL_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define NL_ADC__0__HSIOM_MASK 0x00F00000u
#define NL_ADC__0__HSIOM_SHIFT 20u
#define NL_ADC__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NL_ADC__0__INTR CYREG_GPIO_PRT1_INTR
#define NL_ADC__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NL_ADC__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define NL_ADC__0__MASK 0x20u
#define NL_ADC__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define NL_ADC__0__OUT_SEL_SHIFT 10u
#define NL_ADC__0__OUT_SEL_VAL 3u
#define NL_ADC__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NL_ADC__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NL_ADC__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NL_ADC__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NL_ADC__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NL_ADC__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NL_ADC__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NL_ADC__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NL_ADC__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NL_ADC__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NL_ADC__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NL_ADC__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NL_ADC__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NL_ADC__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NL_ADC__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NL_ADC__0__PC CYREG_GPIO_PRT1_PC
#define NL_ADC__0__PC2 CYREG_GPIO_PRT1_PC2
#define NL_ADC__0__PORT 1u
#define NL_ADC__0__PS CYREG_GPIO_PRT1_PS
#define NL_ADC__0__SHIFT 5u
#define NL_ADC__DR CYREG_GPIO_PRT1_DR
#define NL_ADC__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define NL_ADC__DR_INV CYREG_GPIO_PRT1_DR_INV
#define NL_ADC__DR_SET CYREG_GPIO_PRT1_DR_SET
#define NL_ADC__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define NL_ADC__INTR CYREG_GPIO_PRT1_INTR
#define NL_ADC__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define NL_ADC__INTSTAT CYREG_GPIO_PRT1_INTR
#define NL_ADC__MASK 0x20u
#define NL_ADC__PA__CFG0 CYREG_UDB_PA1_CFG0
#define NL_ADC__PA__CFG1 CYREG_UDB_PA1_CFG1
#define NL_ADC__PA__CFG10 CYREG_UDB_PA1_CFG10
#define NL_ADC__PA__CFG11 CYREG_UDB_PA1_CFG11
#define NL_ADC__PA__CFG12 CYREG_UDB_PA1_CFG12
#define NL_ADC__PA__CFG13 CYREG_UDB_PA1_CFG13
#define NL_ADC__PA__CFG14 CYREG_UDB_PA1_CFG14
#define NL_ADC__PA__CFG2 CYREG_UDB_PA1_CFG2
#define NL_ADC__PA__CFG3 CYREG_UDB_PA1_CFG3
#define NL_ADC__PA__CFG4 CYREG_UDB_PA1_CFG4
#define NL_ADC__PA__CFG5 CYREG_UDB_PA1_CFG5
#define NL_ADC__PA__CFG6 CYREG_UDB_PA1_CFG6
#define NL_ADC__PA__CFG7 CYREG_UDB_PA1_CFG7
#define NL_ADC__PA__CFG8 CYREG_UDB_PA1_CFG8
#define NL_ADC__PA__CFG9 CYREG_UDB_PA1_CFG9
#define NL_ADC__PC CYREG_GPIO_PRT1_PC
#define NL_ADC__PC2 CYREG_GPIO_PRT1_PC2
#define NL_ADC__PORT 1u
#define NL_ADC__PS CYREG_GPIO_PRT1_PS
#define NL_ADC__SHIFT 5u

/* X1_ADC */
#define X1_ADC__0__DR CYREG_GPIO_PRT2_DR
#define X1_ADC__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define X1_ADC__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define X1_ADC__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define X1_ADC__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define X1_ADC__0__HSIOM_MASK 0xF0000000u
#define X1_ADC__0__HSIOM_SHIFT 28u
#define X1_ADC__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define X1_ADC__0__INTR CYREG_GPIO_PRT2_INTR
#define X1_ADC__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define X1_ADC__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define X1_ADC__0__MASK 0x80u
#define X1_ADC__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define X1_ADC__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define X1_ADC__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define X1_ADC__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define X1_ADC__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define X1_ADC__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define X1_ADC__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define X1_ADC__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define X1_ADC__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define X1_ADC__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define X1_ADC__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define X1_ADC__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define X1_ADC__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define X1_ADC__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define X1_ADC__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define X1_ADC__0__PC CYREG_GPIO_PRT2_PC
#define X1_ADC__0__PC2 CYREG_GPIO_PRT2_PC2
#define X1_ADC__0__PORT 2u
#define X1_ADC__0__PS CYREG_GPIO_PRT2_PS
#define X1_ADC__0__SHIFT 7u
#define X1_ADC__DR CYREG_GPIO_PRT2_DR
#define X1_ADC__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define X1_ADC__DR_INV CYREG_GPIO_PRT2_DR_INV
#define X1_ADC__DR_SET CYREG_GPIO_PRT2_DR_SET
#define X1_ADC__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define X1_ADC__INTR CYREG_GPIO_PRT2_INTR
#define X1_ADC__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define X1_ADC__INTSTAT CYREG_GPIO_PRT2_INTR
#define X1_ADC__MASK 0x80u
#define X1_ADC__PA__CFG0 CYREG_UDB_PA2_CFG0
#define X1_ADC__PA__CFG1 CYREG_UDB_PA2_CFG1
#define X1_ADC__PA__CFG10 CYREG_UDB_PA2_CFG10
#define X1_ADC__PA__CFG11 CYREG_UDB_PA2_CFG11
#define X1_ADC__PA__CFG12 CYREG_UDB_PA2_CFG12
#define X1_ADC__PA__CFG13 CYREG_UDB_PA2_CFG13
#define X1_ADC__PA__CFG14 CYREG_UDB_PA2_CFG14
#define X1_ADC__PA__CFG2 CYREG_UDB_PA2_CFG2
#define X1_ADC__PA__CFG3 CYREG_UDB_PA2_CFG3
#define X1_ADC__PA__CFG4 CYREG_UDB_PA2_CFG4
#define X1_ADC__PA__CFG5 CYREG_UDB_PA2_CFG5
#define X1_ADC__PA__CFG6 CYREG_UDB_PA2_CFG6
#define X1_ADC__PA__CFG7 CYREG_UDB_PA2_CFG7
#define X1_ADC__PA__CFG8 CYREG_UDB_PA2_CFG8
#define X1_ADC__PA__CFG9 CYREG_UDB_PA2_CFG9
#define X1_ADC__PC CYREG_GPIO_PRT2_PC
#define X1_ADC__PC2 CYREG_GPIO_PRT2_PC2
#define X1_ADC__PORT 2u
#define X1_ADC__PS CYREG_GPIO_PRT2_PS
#define X1_ADC__SHIFT 7u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_1__DIV_ID 0x00000042u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_1__PA_DIV_ID 0x000000FFu

/* GLCD_CS */
#define GLCD_CS__0__DR CYREG_GPIO_PRT0_DR
#define GLCD_CS__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_CS__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_CS__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_CS__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GLCD_CS__0__HSIOM_MASK 0x000000F0u
#define GLCD_CS__0__HSIOM_SHIFT 4u
#define GLCD_CS__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_CS__0__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_CS__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_CS__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_CS__0__MASK 0x02u
#define GLCD_CS__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_CS__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_CS__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_CS__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_CS__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_CS__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_CS__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_CS__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_CS__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_CS__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_CS__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_CS__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_CS__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_CS__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_CS__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_CS__0__PC CYREG_GPIO_PRT0_PC
#define GLCD_CS__0__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_CS__0__PORT 0u
#define GLCD_CS__0__PS CYREG_GPIO_PRT0_PS
#define GLCD_CS__0__SHIFT 1u
#define GLCD_CS__DR CYREG_GPIO_PRT0_DR
#define GLCD_CS__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_CS__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_CS__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_CS__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_CS__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_CS__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_CS__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_CS__MASK 0x02u
#define GLCD_CS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_CS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_CS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_CS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_CS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_CS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_CS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_CS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_CS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_CS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_CS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_CS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_CS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_CS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_CS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_CS__PC CYREG_GPIO_PRT0_PC
#define GLCD_CS__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_CS__PORT 0u
#define GLCD_CS__PS CYREG_GPIO_PRT0_PS
#define GLCD_CS__SHIFT 1u

/* Timer_1 */
#define Timer_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timer_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timer_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timer_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* GLCD_PSB */
#define GLCD_PSB__0__DR CYREG_GPIO_PRT0_DR
#define GLCD_PSB__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_PSB__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_PSB__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_PSB__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GLCD_PSB__0__HSIOM_MASK 0x0000000Fu
#define GLCD_PSB__0__HSIOM_SHIFT 0u
#define GLCD_PSB__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_PSB__0__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_PSB__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_PSB__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_PSB__0__MASK 0x01u
#define GLCD_PSB__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_PSB__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_PSB__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_PSB__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_PSB__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_PSB__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_PSB__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_PSB__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_PSB__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_PSB__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_PSB__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_PSB__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_PSB__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_PSB__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_PSB__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_PSB__0__PC CYREG_GPIO_PRT0_PC
#define GLCD_PSB__0__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_PSB__0__PORT 0u
#define GLCD_PSB__0__PS CYREG_GPIO_PRT0_PS
#define GLCD_PSB__0__SHIFT 0u
#define GLCD_PSB__DR CYREG_GPIO_PRT0_DR
#define GLCD_PSB__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_PSB__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_PSB__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_PSB__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_PSB__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_PSB__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_PSB__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_PSB__MASK 0x01u
#define GLCD_PSB__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_PSB__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_PSB__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_PSB__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_PSB__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_PSB__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_PSB__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_PSB__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_PSB__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_PSB__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_PSB__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_PSB__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_PSB__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_PSB__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_PSB__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_PSB__PC CYREG_GPIO_PRT0_PC
#define GLCD_PSB__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_PSB__PORT 0u
#define GLCD_PSB__PS CYREG_GPIO_PRT0_PS
#define GLCD_PSB__SHIFT 0u

/* GLCD_RST */
#define GLCD_RST__0__DR CYREG_GPIO_PRT0_DR
#define GLCD_RST__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_RST__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_RST__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_RST__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GLCD_RST__0__HSIOM_MASK 0x00000F00u
#define GLCD_RST__0__HSIOM_SHIFT 8u
#define GLCD_RST__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_RST__0__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_RST__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_RST__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_RST__0__MASK 0x04u
#define GLCD_RST__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_RST__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_RST__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_RST__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_RST__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_RST__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_RST__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_RST__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_RST__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_RST__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_RST__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_RST__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_RST__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_RST__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_RST__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_RST__0__PC CYREG_GPIO_PRT0_PC
#define GLCD_RST__0__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_RST__0__PORT 0u
#define GLCD_RST__0__PS CYREG_GPIO_PRT0_PS
#define GLCD_RST__0__SHIFT 2u
#define GLCD_RST__DR CYREG_GPIO_PRT0_DR
#define GLCD_RST__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_RST__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_RST__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_RST__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_RST__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_RST__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_RST__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_RST__MASK 0x04u
#define GLCD_RST__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_RST__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_RST__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_RST__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_RST__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_RST__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_RST__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_RST__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_RST__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_RST__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_RST__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_RST__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_RST__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_RST__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_RST__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_RST__PC CYREG_GPIO_PRT0_PC
#define GLCD_RST__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_RST__PORT 0u
#define GLCD_RST__PS CYREG_GPIO_PRT0_PS
#define GLCD_RST__SHIFT 2u

/* GLCD_SPIM */
#define GLCD_SPIM_mosi_m__0__DR CYREG_GPIO_PRT0_DR
#define GLCD_SPIM_mosi_m__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_SPIM_mosi_m__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_SPIM_mosi_m__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_SPIM_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GLCD_SPIM_mosi_m__0__HSIOM_GPIO 0u
#define GLCD_SPIM_mosi_m__0__HSIOM_I2C 14u
#define GLCD_SPIM_mosi_m__0__HSIOM_I2C_SCL 14u
#define GLCD_SPIM_mosi_m__0__HSIOM_MASK 0x000F0000u
#define GLCD_SPIM_mosi_m__0__HSIOM_SHIFT 16u
#define GLCD_SPIM_mosi_m__0__HSIOM_SPI 15u
#define GLCD_SPIM_mosi_m__0__HSIOM_SPI_MOSI 15u
#define GLCD_SPIM_mosi_m__0__HSIOM_UART 9u
#define GLCD_SPIM_mosi_m__0__HSIOM_UART_RX 9u
#define GLCD_SPIM_mosi_m__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_SPIM_mosi_m__0__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_SPIM_mosi_m__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_SPIM_mosi_m__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_SPIM_mosi_m__0__MASK 0x10u
#define GLCD_SPIM_mosi_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_mosi_m__0__OUT_SEL_SHIFT 8u
#define GLCD_SPIM_mosi_m__0__OUT_SEL_VAL -1u
#define GLCD_SPIM_mosi_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_mosi_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_mosi_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_mosi_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_mosi_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_mosi_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_mosi_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_mosi_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_mosi_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_mosi_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_mosi_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_mosi_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_mosi_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_mosi_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_mosi_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_mosi_m__0__PC CYREG_GPIO_PRT0_PC
#define GLCD_SPIM_mosi_m__0__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_SPIM_mosi_m__0__PORT 0u
#define GLCD_SPIM_mosi_m__0__PS CYREG_GPIO_PRT0_PS
#define GLCD_SPIM_mosi_m__0__SHIFT 4u
#define GLCD_SPIM_mosi_m__DR CYREG_GPIO_PRT0_DR
#define GLCD_SPIM_mosi_m__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_SPIM_mosi_m__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_SPIM_mosi_m__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_SPIM_mosi_m__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_SPIM_mosi_m__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_SPIM_mosi_m__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_SPIM_mosi_m__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_SPIM_mosi_m__MASK 0x10u
#define GLCD_SPIM_mosi_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_mosi_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_mosi_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_mosi_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_mosi_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_mosi_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_mosi_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_mosi_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_mosi_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_mosi_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_mosi_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_mosi_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_mosi_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_mosi_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_mosi_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_mosi_m__PC CYREG_GPIO_PRT0_PC
#define GLCD_SPIM_mosi_m__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_SPIM_mosi_m__PORT 0u
#define GLCD_SPIM_mosi_m__PS CYREG_GPIO_PRT0_PS
#define GLCD_SPIM_mosi_m__SHIFT 4u
#define GLCD_SPIM_SCB__CTRL CYREG_SCB1_CTRL
#define GLCD_SPIM_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define GLCD_SPIM_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define GLCD_SPIM_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define GLCD_SPIM_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define GLCD_SPIM_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define GLCD_SPIM_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define GLCD_SPIM_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define GLCD_SPIM_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define GLCD_SPIM_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define GLCD_SPIM_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define GLCD_SPIM_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define GLCD_SPIM_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define GLCD_SPIM_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define GLCD_SPIM_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define GLCD_SPIM_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define GLCD_SPIM_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define GLCD_SPIM_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define GLCD_SPIM_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define GLCD_SPIM_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define GLCD_SPIM_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define GLCD_SPIM_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define GLCD_SPIM_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define GLCD_SPIM_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define GLCD_SPIM_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define GLCD_SPIM_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define GLCD_SPIM_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define GLCD_SPIM_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define GLCD_SPIM_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define GLCD_SPIM_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define GLCD_SPIM_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define GLCD_SPIM_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define GLCD_SPIM_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define GLCD_SPIM_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define GLCD_SPIM_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define GLCD_SPIM_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define GLCD_SPIM_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define GLCD_SPIM_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define GLCD_SPIM_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define GLCD_SPIM_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define GLCD_SPIM_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define GLCD_SPIM_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define GLCD_SPIM_SCB__INTR_M CYREG_SCB1_INTR_M
#define GLCD_SPIM_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define GLCD_SPIM_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define GLCD_SPIM_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define GLCD_SPIM_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define GLCD_SPIM_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define GLCD_SPIM_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define GLCD_SPIM_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define GLCD_SPIM_SCB__INTR_S CYREG_SCB1_INTR_S
#define GLCD_SPIM_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define GLCD_SPIM_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define GLCD_SPIM_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define GLCD_SPIM_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define GLCD_SPIM_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define GLCD_SPIM_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define GLCD_SPIM_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define GLCD_SPIM_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define GLCD_SPIM_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define GLCD_SPIM_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define GLCD_SPIM_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define GLCD_SPIM_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define GLCD_SPIM_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define GLCD_SPIM_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define GLCD_SPIM_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define GLCD_SPIM_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define GLCD_SPIM_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define GLCD_SPIM_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define GLCD_SPIM_SCB__SS0_POSISTION 0u
#define GLCD_SPIM_SCB__SS1_POSISTION 1u
#define GLCD_SPIM_SCB__SS2_POSISTION 2u
#define GLCD_SPIM_SCB__SS3_POSISTION 3u
#define GLCD_SPIM_SCB__STATUS CYREG_SCB1_STATUS
#define GLCD_SPIM_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define GLCD_SPIM_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define GLCD_SPIM_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define GLCD_SPIM_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define GLCD_SPIM_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define GLCD_SPIM_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define GLCD_SPIM_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define GLCD_SPIM_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define GLCD_SPIM_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define GLCD_SPIM_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define GLCD_SPIM_SCBCLK__DIV_ID 0x00000040u
#define GLCD_SPIM_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define GLCD_SPIM_SCBCLK__PA_DIV_ID 0x000000FFu
#define GLCD_SPIM_sclk_m__0__DR CYREG_GPIO_PRT0_DR
#define GLCD_SPIM_sclk_m__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_SPIM_sclk_m__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_SPIM_sclk_m__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_SPIM_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GLCD_SPIM_sclk_m__0__HSIOM_GPIO 0u
#define GLCD_SPIM_sclk_m__0__HSIOM_MASK 0x0F000000u
#define GLCD_SPIM_sclk_m__0__HSIOM_SHIFT 24u
#define GLCD_SPIM_sclk_m__0__HSIOM_SPI 15u
#define GLCD_SPIM_sclk_m__0__HSIOM_SPI_CLK 15u
#define GLCD_SPIM_sclk_m__0__HSIOM_UART 9u
#define GLCD_SPIM_sclk_m__0__HSIOM_UART_CTS 9u
#define GLCD_SPIM_sclk_m__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_SPIM_sclk_m__0__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_SPIM_sclk_m__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_SPIM_sclk_m__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_SPIM_sclk_m__0__MASK 0x40u
#define GLCD_SPIM_sclk_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_sclk_m__0__OUT_SEL_SHIFT 12u
#define GLCD_SPIM_sclk_m__0__OUT_SEL_VAL -1u
#define GLCD_SPIM_sclk_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_sclk_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_sclk_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_sclk_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_sclk_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_sclk_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_sclk_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_sclk_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_sclk_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_sclk_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_sclk_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_sclk_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_sclk_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_sclk_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_sclk_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_sclk_m__0__PC CYREG_GPIO_PRT0_PC
#define GLCD_SPIM_sclk_m__0__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_SPIM_sclk_m__0__PORT 0u
#define GLCD_SPIM_sclk_m__0__PS CYREG_GPIO_PRT0_PS
#define GLCD_SPIM_sclk_m__0__SHIFT 6u
#define GLCD_SPIM_sclk_m__DR CYREG_GPIO_PRT0_DR
#define GLCD_SPIM_sclk_m__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define GLCD_SPIM_sclk_m__DR_INV CYREG_GPIO_PRT0_DR_INV
#define GLCD_SPIM_sclk_m__DR_SET CYREG_GPIO_PRT0_DR_SET
#define GLCD_SPIM_sclk_m__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_SPIM_sclk_m__INTR CYREG_GPIO_PRT0_INTR
#define GLCD_SPIM_sclk_m__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define GLCD_SPIM_sclk_m__INTSTAT CYREG_GPIO_PRT0_INTR
#define GLCD_SPIM_sclk_m__MASK 0x40u
#define GLCD_SPIM_sclk_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_sclk_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_sclk_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_sclk_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_sclk_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_sclk_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_sclk_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_sclk_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_sclk_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_sclk_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_sclk_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_sclk_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_sclk_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_sclk_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_sclk_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_sclk_m__PC CYREG_GPIO_PRT0_PC
#define GLCD_SPIM_sclk_m__PC2 CYREG_GPIO_PRT0_PC2
#define GLCD_SPIM_sclk_m__PORT 0u
#define GLCD_SPIM_sclk_m__PS CYREG_GPIO_PRT0_PS
#define GLCD_SPIM_sclk_m__SHIFT 6u

/* Miscellaneous */
#define CY_PROJECT_NAME "ReadVoltage"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
