// Seed: 2616459570
module module_0 (
    input  wire id_0,
    input  tri1 id_1,
    output wand id_2
);
  wire  id_4;
  logic id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input tri id_2,
    input tri id_3,
    input wire id_4,
    input supply0 id_5,
    output tri id_6,
    output supply1 id_7,
    output tri0 id_8,
    input tri1 id_9
);
  initial forever id_1 <= 1 >= id_5;
  assign id_1 = id_9;
  assign id_8 = id_9 == -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_8
  );
  assign modCall_1.id_0 = 0;
  assign id_8 = -1;
endmodule
