   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"spi_dev.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.spi_dev_get_reg_ptr,"ax",%progbits
  19              		.align	1
  20              		.p2align 4,,15
  21              		.global	spi_dev_get_reg_ptr
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	spi_dev_get_reg_ptr:
  27              	.LFB439:
  28              		.file 1 "Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c"
   1:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /****************************************************************************
   2:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
   3:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
   5:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * terms SLA0098 at www.st.com.
   7:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
   8:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
  11:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *****************************************************************************/
  12:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
  13:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @file    spi_dev.c
  14:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   SPI specific device source file.
  15:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
  16:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @addtogroup DRIVERS
  17:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @addtogroup COMMS
  18:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @ingroup DRIVERS
  19:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @addtogroup SPI
  20:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @ingroup COMMS
  21:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @{
  22:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
  23:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  24:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** #include <spi.h>
  25:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** #include <spi_private.h>
  26:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** #include <dma.h>
  27:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** #include <clock.h>
  28:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** #include <irq.h>
  29:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** #include <platform.h>
  30:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  31:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  32:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /* Module local definitions.                                                 */
  33:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  34:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  35:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  36:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /* Module exported variables.                                                */
  37:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  38:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  39:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  40:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /* Module local types.                                                       */
  41:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  42:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  43:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  44:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /* Module local variables.                                                   */
  45:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  46:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  47:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  48:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /* Local function prototypes                                                 */
  49:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  50:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  51:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  52:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /* Module local functions.                                                   */
  53:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  54:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  55:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  56:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /* Module exported functions.                                                */
  57:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /*===========================================================================*/
  58:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  59:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
  60:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   Returns pointer to the SPI register block.
  61:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
  62:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @param[in] sdp       pointer to a @p spi_driver_t structure
  63:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @return              pointer to the SPI register block.
  64:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
  65:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @notapi
  66:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
  67:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** SPI_TypeDef *spi_dev_get_reg_ptr(spi_driver_t *sdp) {
  29              		.loc 1 67 53
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 84B0     		sub	sp, sp, #16
  35              		.cfi_def_cfa_offset 16
  36 0002 0190     		str	r0, [sp, #4]
  68:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  69:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     SPI_TypeDef *spi;
  70:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  71:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     if (sdp == &DRV_SPI1) {
  37              		.loc 1 71 8
  38 0004 019B     		ldr	r3, [sp, #4]
  39 0006 0D4A     		ldr	r2, .L7
  40 0008 9342     		cmp	r3, r2
  41 000a 02D1     		bne	.L2
  72:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         spi = SPI1;
  42              		.loc 1 72 13
  43 000c 0C4B     		ldr	r3, .L7+4
  44 000e 0393     		str	r3, [sp, #12]
  45 0010 0FE0     		b	.L3
  46              	.L2:
  73:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI2) {
  47              		.loc 1 73 15
  48 0012 019B     		ldr	r3, [sp, #4]
  49 0014 0B4A     		ldr	r2, .L7+8
  50 0016 9342     		cmp	r3, r2
  51 0018 02D1     		bne	.L4
  74:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         spi = SPI2;
  52              		.loc 1 74 13
  53 001a 0B4B     		ldr	r3, .L7+12
  54 001c 0393     		str	r3, [sp, #12]
  55 001e 08E0     		b	.L3
  56              	.L4:
  75:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI3) {
  57              		.loc 1 75 15
  58 0020 019B     		ldr	r3, [sp, #4]
  59 0022 0A4A     		ldr	r2, .L7+16
  60 0024 9342     		cmp	r3, r2
  61 0026 02D1     		bne	.L5
  76:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         spi = SPI3;
  62              		.loc 1 76 13
  63 0028 094B     		ldr	r3, .L7+20
  64 002a 0393     		str	r3, [sp, #12]
  65 002c 01E0     		b	.L3
  66              	.L5:
  77:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else {
  78:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         spi = SPI4;
  67              		.loc 1 78 13
  68 002e 094B     		ldr	r3, .L7+24
  69 0030 0393     		str	r3, [sp, #12]
  70              	.L3:
  79:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     }
  80:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  81:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     return spi;
  71              		.loc 1 81 12
  72 0032 039B     		ldr	r3, [sp, #12]
  82:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
  73              		.loc 1 82 1
  74 0034 1846     		mov	r0, r3
  75 0036 04B0     		add	sp, sp, #16
  76              		.cfi_def_cfa_offset 0
  77              		@ sp needed
  78 0038 7047     		bx	lr
  79              	.L8:
  80 003a 00BF     		.align	2
  81              	.L7:
  82 003c 00000000 		.word	DRV_SPI1
  83 0040 005C0042 		.word	1107319808
  84 0044 00000000 		.word	DRV_SPI2
  85 0048 005C0040 		.word	1073765376
  86 004c 00000000 		.word	DRV_SPI3
  87 0050 00600040 		.word	1073766400
  88 0054 00600042 		.word	1107320832
  89              		.cfi_endproc
  90              	.LFE439:
  92              		.section	.text.spi_dev_get_clock,"ax",%progbits
  93              		.align	1
  94              		.p2align 4,,15
  95              		.global	spi_dev_get_clock
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	spi_dev_get_clock:
 101              	.LFB440:
  83:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  84:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
  85:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   Returns value of SPI clock.
  86:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
  87:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @param[in] sdp       pointer to a @p spi_driver_t structure
  88:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @return              SPI clock.
  89:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
  90:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @notapi
  91:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
  92:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** uint32_t spi_dev_get_clock(spi_driver_t *sdp) {
 102              		.loc 1 92 47
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 16
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107 0000 84B0     		sub	sp, sp, #16
 108              		.cfi_def_cfa_offset 16
 109 0002 0190     		str	r0, [sp, #4]
  93:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  94:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     uint32_t clock;
  95:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
  96:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     if (sdp == &DRV_SPI1) {
 110              		.loc 1 96 8
 111 0004 019B     		ldr	r3, [sp, #4]
 112 0006 0D4A     		ldr	r2, .L15
 113 0008 9342     		cmp	r3, r2
 114 000a 02D1     		bne	.L10
  97:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock = CLOCK_SPI1CLK;
 115              		.loc 1 97 15
 116 000c 0C4B     		ldr	r3, .L15+4
 117 000e 0393     		str	r3, [sp, #12]
 118 0010 0FE0     		b	.L11
 119              	.L10:
  98:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI2) {
 120              		.loc 1 98 15
 121 0012 019B     		ldr	r3, [sp, #4]
 122 0014 0B4A     		ldr	r2, .L15+8
 123 0016 9342     		cmp	r3, r2
 124 0018 02D1     		bne	.L12
  99:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock = CLOCK_SPI2CLK;
 125              		.loc 1 99 15
 126 001a 0B4B     		ldr	r3, .L15+12
 127 001c 0393     		str	r3, [sp, #12]
 128 001e 08E0     		b	.L11
 129              	.L12:
 100:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI3) {
 130              		.loc 1 100 15
 131 0020 019B     		ldr	r3, [sp, #4]
 132 0022 0A4A     		ldr	r2, .L15+16
 133 0024 9342     		cmp	r3, r2
 134 0026 02D1     		bne	.L13
 101:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock = CLOCK_SPI3CLK;
 135              		.loc 1 101 15
 136 0028 074B     		ldr	r3, .L15+12
 137 002a 0393     		str	r3, [sp, #12]
 138 002c 01E0     		b	.L11
 139              	.L13:
 102:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else {
 103:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock = CLOCK_SPI4CLK;
 140              		.loc 1 103 15
 141 002e 044B     		ldr	r3, .L15+4
 142 0030 0393     		str	r3, [sp, #12]
 143              	.L11:
 104:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     }
 105:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 106:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     return clock;
 144              		.loc 1 106 12
 145 0032 039B     		ldr	r3, [sp, #12]
 107:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 146              		.loc 1 107 1
 147 0034 1846     		mov	r0, r3
 148 0036 04B0     		add	sp, sp, #16
 149              		.cfi_def_cfa_offset 0
 150              		@ sp needed
 151 0038 7047     		bx	lr
 152              	.L16:
 153 003a 00BF     		.align	2
 154              	.L15:
 155 003c 00000000 		.word	DRV_SPI1
 156 0040 80D1F008 		.word	150000000
 157 0044 00000000 		.word	DRV_SPI2
 158 0048 C0687804 		.word	75000000
 159 004c 00000000 		.word	DRV_SPI3
 160              		.cfi_endproc
 161              	.LFE440:
 163              		.section	.text.spi_dev_clock_enable,"ax",%progbits
 164              		.align	1
 165              		.p2align 4,,15
 166              		.global	spi_dev_clock_enable
 167              		.syntax unified
 168              		.thumb
 169              		.thumb_func
 171              	spi_dev_clock_enable:
 172              	.LFB441:
 108:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 109:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
 110:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   Enables SPI clock.
 111:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 112:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @param[in] sdp       pointer to a @p spi_driver_t structure
 113:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 114:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @notapi
 115:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
 116:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** void spi_dev_clock_enable(spi_driver_t *sdp) {
 173              		.loc 1 116 46
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 40
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 178 0000 8AB0     		sub	sp, sp, #40
 179              		.cfi_def_cfa_offset 40
 180 0002 0190     		str	r0, [sp, #4]
 117:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 118:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     if (sdp == &DRV_SPI1) {
 181              		.loc 1 118 8
 182 0004 019B     		ldr	r3, [sp, #4]
 183 0006 974A     		ldr	r2, .L34
 184 0008 9342     		cmp	r3, r2
 185 000a 47D1     		bne	.L18
 186 000c 0123     		movs	r3, #1
 187 000e 8DF82730 		strb	r3, [sp, #39]
 188 0012 9DF82730 		ldrb	r3, [sp, #39]
 189 0016 8DF82630 		strb	r3, [sp, #38]
 190 001a 4FF40003 		mov	r3, #8388608
 191 001e 0893     		str	r3, [sp, #32]
 192              	.LBB50:
 193              	.LBB51:
 194              	.LBB52:
 195              	.LBB53:
 196              		.file 2 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\clock\\include
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @file    clock.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SR5E1 clock subsystem header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @addtogroup PLATFORM
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @addtogroup CLOCK
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @ingroup PLATFORM
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #ifndef _CLOCK_H_
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define _CLOCK_H_
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #include <clock_cfg.h>
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #include <platform.h>
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #include <typedefs.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module constants.                                                         */
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CFGR register
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_MASK               (3UL << 0U)
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_IRCOSC             (4UL << 0U) /* Internal 16 MHz   */
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_XOSC               (5UL << 0U) /* External 4-40 MHz */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_PLL0PHI            (6UL << 0U)
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_PLL1PHI            (7UL << 0U)
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSPRE_MASK           (511UL << 8U)
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSPRE_FIELD(n)       (((uint32_t)(n)) << 8U)
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_MASK           (15UL << 20U)
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_NOCLOCK        (0UL << 20U)
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_LSI            (8UL << 20U)
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_IRCOSC         (9UL << 20U)
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_XOSC           (10UL << 20U)
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_PLL0PHI        (11UL << 20U)
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_PLL1PHI        (12UL << 20U)
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOPRE_MASK           (63UL << 24U)
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOPRE_FIELD(n)       (((uint32_t)(n)) << 24U)
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC PLLCFGR register
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_MASK          (3UL << 0U)
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_NOCLOCK       (0UL << 0U)
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_IRCOSC        (2UL << 0U)
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_XOSC          (3UL << 0U)
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_MASK          (3UL << 8U)
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_NOCLOCK       (0UL << 8U)
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_PLL0PHI1      (2UL << 8U)
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_XOSC          (3UL << 8U)
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CCIPR1 register
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_MASK          (7UL << 0U)
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_NOCLOCK       (0UL << 0U)
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_IRCOSC        (4UL << 0U)
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_XOSC          (5UL << 0U)
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_PLL0PHI       (6UL << 0U)
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_LSI           (7UL << 0U)
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_MASK           (7UL << 4U)
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_NOCLOCK        (0UL << 4U)
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_IRCOSC         (4UL << 4U)
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_XOSC           (5UL << 4U)
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_PLL0PHI        (6UL << 4U)
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_MASK           (7UL << 8U)
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_NOCLOCK        (0UL << 8U)
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_IRCOSC         (4UL << 8U)
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_XOSC           (5UL << 8U)
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_PLL0PHI        (6UL << 8U)
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_I2S_CKIN       (7UL << 8U)
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_MASK         (7UL << 12U)
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_NOCLOCK      (0UL << 12U)
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_XOSC         (4UL << 12U)
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_PLL0PHI      (5UL << 12U)
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_MASK           (7UL << 16U)
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_NOCLOCK        (0UL << 16U)
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_XOSC           (4UL << 16U)
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_PLL0PHI        (5UL << 16U)
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_PLL1PHI        (6UL << 16U)
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_MASK         (7UL << 20U)
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_NOCLOCK      (0UL << 20U)
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_XOSC         (4UL << 20U)
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_PLL0PHI      (5UL << 20U)
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_PLL1PHI      (6UL << 20U)
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CCIPR2 register
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTPRE_MASK          (31U << 0U)
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTPRE_FIELD(n)      (((uint32_t)(n)) << 0U)
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CPRE_MASK           (31U << 5U)
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CPRE_FIELD(n)       (((uint32_t)(n)) << 5U)
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPIPRE_MASK           (31U << 10U)
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPIPRE_FIELD(n)       (((uint32_t)(n)) << 10U)
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANPRE_MASK         (31U << 15U)
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANPRE_FIELD(n)     (((uint32_t)(n)) << 15U)
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCPRE_MASK           (63U << 20U)
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCPRE_FIELD(n)       (((uint32_t)(n)) << 20U)
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCPRE_MASK         (63U << 26U)
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCPRE_FIELD(n)     (((uint32_t)(n)) << 26U)
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC LSCFGR register
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_MASK           (3UL << 9U)
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_NOCLOCK        (0UL << 9U)
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_LSI            (2UL << 9U)  /* LSI after LSIPRE prescaler division */
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_XOSC           (3UL << 9U)  /* XOSC divided by 32 */
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIPRE_MASK           (31UL << 0U)
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIPRE_FIELD(n)       (((uint32_t)(n)) << 0U)
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    PLLDIG PLL0DV register
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0MFD_MASK          (127UL << 0U)
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PREDIV_MASK       (7UL << 12U)
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PREDIV_FIELD(n)   (((uint32_t)(n)) << 12U)
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI_MASK       (63UL << 16U)
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI1_MASK      (15UL << 27U)
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI1_FIELD(n)  (((uint32_t)(n)) << 27U)
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    PLLDIG PLL1DV register
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1MFD_MASK          (127UL << 0U)
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1RFDPHI_MASK       (63U << 16U)
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    NVMPC PFCR1 register
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMCCBFEN_MASK        (1UL << 0U)
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMCCBFEN_FIELD(n)    (((uint32_t)(n)) << 0U)
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMDCBFEN_MASK        (1UL << 1U)
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMDCBFEN_FIELD(n)    ((n) << 1U)
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_MASK          (1FUL << 8U)
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_FIELD(n)      (((uint32_t)(n)) << 8U)
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMAPC_MASK           (7UL << 13U)
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMAPC_FIELD(n)       (((uint32_t)(n)) << 13U)
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    Internal oscillators
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_IRCOSCCLK             16000000UL
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSICLK                1000000UL
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module pre-compile time settings.                                         */
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Derived constants and error checks.                                       */
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Configuration file checks.*/
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(SR5E1xxx_CLOCKCONF)
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "SR5E1xxx_CLOCKCONF not defined in clock_cfg.h"
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SMP_MODE) || defined(__DOXYGEN__)
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SMP_MODE not defined in clock_cfg.h"
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSC_ENABLED) || defined(__DOXYGEN__)
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSC_ENABLED not defined in clock_cfg.h"
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_LSI_ENABLED) || defined(__DOXYGEN__)
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_LSI_ENABLED not defined in clock_cfg.h"
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSCCLK)
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSCCLK not defined in clock_cfg.h"
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSC_BYPASS)
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSC_BYPASS not defined in clock_cfg.h"
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0SRC) || defined(__DOXYGEN__)
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0SRC not defined in clock_cfg.h"
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0MFD_VALUE) || defined(__DOXYGEN__)
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0MFD_VALUE not defined in clock_cfg.h"
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0PREDIV_VALUE) || defined(__DOXYGEN__)
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0PREDIV_VALUE not defined in clock_cfg.h"
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI_VALUE) || defined(__DOXYGEN__)
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0RFDPHI_VALUE not defined in clock_cfg.h"
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI1_VALUE) || defined(__DOXYGEN__)
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0RFDPHI1_VALUE not defined in clock_cfg.h"
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1SRC) || defined(__DOXYGEN__)
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1SRC not defined in clock_cfg.h"
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1MFD_VALUE) || defined(__DOXYGEN__)
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1MFD_VALUE not defined in clock_cfg.h"
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1RFDPHI_VALUE) || defined(__DOXYGEN__)
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1RFDPHI_VALUE not defined in clock_cfg.h"
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SW) || defined(__DOXYGEN__)
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW not defined in clock_cfg.h"
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SYSPRE_VALUE) || defined(__DOXYGEN__)
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SYSPRE_VALUE not defined in clock_cfg.h"
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_UARTSEL) || defined(__DOXYGEN__)
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL not defined in clock_cfg.h"
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2CSEL) || defined(__DOXYGEN__)
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CSEL not defined in clock_cfg.h"
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SPISEL) || defined(__DOXYGEN__)
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPISEL not defined in clock_cfg.h"
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_FDCANSEL) || defined(__DOXYGEN__)
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANSEL not defined in clock_cfg.h"
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_ADCSEL) || defined(__DOXYGEN__)
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCSEL not defined in clock_cfg.h"
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SDADCSEL) || defined(__DOXYGEN__)
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCSEL not defined in clock_cfg.h"
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_MCOSEL) || defined(__DOXYGEN__)
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL not defined in clock_cfg.h"
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_RTCSEL) || defined(__DOXYGEN__)
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL not defined in clock_cfg.h"
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_UARTPRE_VALUE) || defined(__DOXYGEN__)
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTPRE_VALUE not defined in clock_cfg.h"
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2CPRE_VALUE) || defined(__DOXYGEN__)
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CPRE_VALUE not defined in clock_cfg.h"
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SPIPRE_VALUE) || defined(__DOXYGEN__)
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPIPRE_VALUE not defined in clock_cfg.h"
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_FDCANPRE_VALUE) || defined(__DOXYGEN__)
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANPRE_VALUE not defined in clock_cfg.h"
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_ADCPRE_VALUE) || defined(__DOXYGEN__)
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCPRE_VALUE not defined in clock_cfg.h"
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SDADCPRE_VALUE) || defined(__DOXYGEN__)
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCPRE_VALUE not defined in clock_cfg.h"
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_MCOPRE_VALUE) || defined(__DOXYGEN__)
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOPRE_VALUE not defined in clock_cfg.h"
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_LSIPRE_VALUE) || defined(__DOXYGEN__)
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_LSIPRE_VALUE not defined in clock_cfg.h"
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* If SPISEL = I2S_CKIN, the value of I2S clock on the CKIN pin must be
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****    specified in the clock configuration file.*/
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN)
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2S_CKIN) || defined(__DOXYGEN__)
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2S_CKIN not defined in clock_cfg.h"
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Clock Limits */
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK_MAX            300000000UL
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_MAX           40000000UL
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_BYP_MAX       100000000UL
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_MIN           4000000UL
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_BYP_MIN       4000000UL
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN_MAX            56000000UL
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN_MIN            8000000UL
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO_MAX           1400000000UL
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO_MIN           600000000UL
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI_MAX           700000000UL
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI_MIN           4762000UL
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1_MAX          175000000UL
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1_MIN          20000000UL
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN_MAX            87500000UL
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN_MIN            37500000UL
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO_MAX           1400000000UL
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO_MIN           600000000UL
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI_MAX           700000000UL
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI_MIN           4762000UL
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTCLK_MAX           100000000UL
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CCLK_MAX            100000000UL
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_MS_SPI1_4_MAX  50000000UL
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_MS_SPI2_3_MAX  37500000UL
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_SL_MAX         50000000UL
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2SCLK_MAX            100000000UL
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANCLK_MAX          80000000UL
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK_MAX            37500000UL
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK_MAX          16000000UL
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*Checks on XOSC.*/
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSC_ENABLED
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSCCLK == 0U
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSCCLK is zero in clock_cfg.h"
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else /* CLOCK_CFG_XOSCCLK != 0 */
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSC_BYPASS
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_BYP_MIN) ||                          \
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_BYP_MAX)
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else /* !CLOCK_CFG_XOSC_BYPASS */
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_MIN) ||                              \
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_MAX)
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* !CLOCK_CFG_XOSC_BYPASS */
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* CLOCK_CFG_XOSCCLK != 0 */
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else /* !CLOCK_CFG_XOSC_ENABLED */
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SW == CLOCK_SW_XOSC
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_SW requires XOSC"
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) &&                                   \
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL0SRC require XOSC"
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) &&                        \
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC) ||                              \
 429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) &&                          \
 430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) &&                          \
 432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL requires XOSC"
 434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC) ||                            \
 437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) &&                        \
 438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL requires XOSC"
 440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC) ||                              \
 443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) &&                          \
 444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CSEL requires XOSC"
 446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC) ||                              \
 449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) &&                          \
 450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPISEL requires XOSC"
 452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC) ||                          \
 455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) &&                      \
 456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANSEL requires XOSC"
 458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC) ||                              \
 461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) &&                          \
 462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) &&                          \
 464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCSEL requires XOSC"
 466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC) ||                          \
 469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI) &&                      \
 470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI) &&                      \
 472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCSEL requires XOSC"
 474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSCDIV
 477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL requires XOSC"
 478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* CLOCK_CFG_XOSC_ENABLED */
 481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*
 483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * LSI related checks.
 484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !CLOCK_CFG_LSI_ENABLED
 486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL requires LSI"
 489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL requires LSI"
 493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL requires LSI"
 497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* !CLOCK_CFG_LSI_ENABLED */
 500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 enable check.*/
 502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) ||                                   \
 503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) ||                        \
 504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) ||                           \
 505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) ||                         \
 506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) ||                           \
 507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) ||                           \
 508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) ||                       \
 509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) ||                           \
 510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI)
 511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL0         TRUE
 512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL0         FALSE
 514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 fields.*/
 517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0MFD_VALUE >= 8U) && (CLOCK_CFG_PLL0MFD_VALUE <= 127U))
 518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0MFD_VALUE value in clock_cfg.h"
 519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0PREDIV_VALUE >= 0U) && (CLOCK_CFG_PLL0PREDIV_VALUE <= 7U))
 522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0PREDIV_VALUE value in clock_cfg.h"
 523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL0RFDPHI_VALUE <= 63U))
 526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI_VALUE value in clock_cfg.h"
 527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI1_VALUE >= 4U) && (CLOCK_CFG_PLL0RFDPHI1_VALUE <= 15U))
 530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI1_VALUE value in clock_cfg.h"
 531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 input clock.*/
 534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC) || defined(__DOXYGEN__)
 535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                CLOCK_CFG_XOSCCLK
 536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_IRCOSC
 538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                CLOCK_IRCOSCCLK
 539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_NOCLOCK
 541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                0U
 542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0SRC value in clock_cfg.h"
 545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL0IN == 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)
 548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "no PLL input clock"
 549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_PLL0IN != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)) &&              \
 552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0IN < CLOCK_PLL0IN_MIN) || (CLOCK_PLL0IN > CLOCK_PLL0IN_MAX))
 553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0IN value"
 554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 VCO clock.*/
 557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL0PREDIV_VALUE == 0U)
 558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO               0U
 559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO                                                       \
 561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((2U * CLOCK_CFG_PLL0MFD_VALUE * CLOCK_PLL0IN) / CLOCK_CFG_PLL0PREDIV_VALUE)
 562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL0VCO != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE) &&               \
 565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0VCO < CLOCK_PLL0VCO_MIN) || (CLOCK_PLL0VCO > CLOCK_PLL0VCO_MAX))
 566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0VCO value"
 567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 output clocks.*/
 570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI                                                       \
 571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI_VALUE) / 2U)
 572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0PHI < CLOCK_PLL0PHI_MIN) || (CLOCK_PLL0PHI > CLOCK_PLL0PHI_MAX))
 575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0PHI value"
 576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1                                                      \
 579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI1_VALUE) / 2U)
 580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0PHI1 < CLOCK_PLL0PHI1_MIN) || (CLOCK_PLL0PHI1 > CLOCK_PLL0PHI1_MAX))
 583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0PHI1 value"
 584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 enable check.*/
 587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) ||                                   \
 588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) ||                           \
 589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) ||                           \
 590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI)
 591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL1         TRUE
 592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL1         FALSE
 594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 fields.*/
 597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL1MFD_VALUE >= 16U) && (CLOCK_CFG_PLL1MFD_VALUE <= 34U))
 598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1MFD_VALUE value in clock_cfg.h"
 599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL1RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL1RFDPHI_VALUE <= 63U))
 602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1RFDPHI_VALUE value in clock_cfg.h"
 603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 input clock.*/
 606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) || defined(__DOXYGEN__)
 607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                CLOCK_PLL0PHI1
 608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC
 610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                CLOCK_CFG_XOSCCLK
 611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_NOCLOCK
 613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                0U
 614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1SRC value in clock_cfg.h"
 617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL1IN == 0U && CLOCK_ACTIVATE_PLL1 == TRUE)
 620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "no PLL input clock"
 621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_PLL1IN != 0U) && (CLOCK_ACTIVATE_PLL1 == TRUE)) &&              \
 624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1IN < CLOCK_PLL1IN_MIN) || (CLOCK_PLL1IN > CLOCK_PLL1IN_MAX))
 625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1IN value"
 626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 VCO clock.*/
 629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO                                                       \
 630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   (CLOCK_PLL1IN * CLOCK_CFG_PLL1MFD_VALUE)
 631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1VCO < CLOCK_PLL1VCO_MIN) || (CLOCK_PLL1VCO > CLOCK_PLL1VCO_MAX))
 634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1VCO value"
 635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 output clock.*/
 638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI                                                       \
 639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL1VCO / CLOCK_CFG_PLL1RFDPHI_VALUE) / 2U)
 640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1PHI < CLOCK_PLL1PHI_MIN) || (CLOCK_PLL1PHI > CLOCK_PLL1PHI_MAX))
 643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1PHI value"
 644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLK source.*/
 647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_IRCOSC) || defined(__DOXYGEN__)
 648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_IRCOSCCLK
 649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_XOSC)
 651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_CFG_XOSCCLK
 652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI)
 654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL0PHI
 655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI)
 657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL1PHI
 658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SW value in clock_cfg.h"
 661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLK check.*/
 664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_SYSCLK > CLOCK_SYSCLK_MAX
 665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_SYSCLK value"
 666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLKDIV source.*/
 669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_SYSPRE_VALUE >= 0U) && (CLOCK_CFG_SYSPRE_VALUE <= 511U))
 670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define  CLOCK_SYSCLKDIV             (CLOCK_SYSCLK / (CLOCK_CFG_SYSPRE_VALUE + 1U))
 671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SYSPRE_VALUE value in clock_cfg.h"
 673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* APB1 frequency.*/
 676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PCLK1                 (CLOCK_SYSCLKDIV / 4U)
 677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* APB2 frequency.*/
 679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PCLK2                 (CLOCK_SYSCLKDIV / 2U)
 680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   TIM clock.
 683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK1               (CLOCK_PCLK2 * 2U)
 685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK2               (CLOCK_PCLK1 * 2U)
 686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK3               (CLOCK_PCLK1 * 2U)
 687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK4               (CLOCK_PCLK2 * 2U)
 688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK5               (CLOCK_PCLK2 * 2U)
 689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK6               (CLOCK_PCLK1 * 2U)
 690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK7               (CLOCK_PCLK1 * 2U)
 691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK8               (CLOCK_PCLK2 * 2U)
 692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK15              (CLOCK_PCLK2 * 2U)
 693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK16              (CLOCK_PCLK2 * 2U)
 694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMTSCLK              (CLOCK_PCLK1 * 2U)
 695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   MCO divider clock frequency.
 698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_NOCLOCK) || defined(__DOXYGEN__)
 700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             0U
 701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_LSICLK
 704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_IRCOSC
 706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_IRCOSCCLK
 707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC
 709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_CFG_XOSCCLK
 710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI
 712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL0PHI
 713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI
 715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL1PHI
 716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_MCOSEL value in clock_cfg.h"
 719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   MCO output pin clock frequency.
 723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOPRE_VALUE == 0U)
 725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOCLK                CLOCK_MCODIVCLK
 726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_MCOPRE_VALUE > 0U) && (CLOCK_CFG_MCOPRE_VALUE <= 63U))
 727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOCLK                (CLOCK_MCODIVCLK / (2U * CLOCK_CFG_MCOPRE_VALUE))
 728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_MCOPRE_VALUE value in clock_cfg.h"
 730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   RTC clock.
 734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_LSIPRE_VALUE == 0U)
 736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIDIVCLK             CLOCK_LSICLK
 737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_LSIPRE_VALUE > 0U) && (CLOCK_CFG_LSIPRE_VALUE <= 31U))
 738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIDIVCLK             (CLOCK_LSICLK / (2U * CLOCK_CFG_LSIPRE_VALUE))
 739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_LSIPRE_VALUE value in clock_cfg.h"
 741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_NOCLOCK) || defined(__DOXYGEN__)
 744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             0U
 745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             CLOCK_LSIDIVCLK
 748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSC
 750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             CLOCK_CFG_XOSCCLK
 751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_RTCSEL value in clock_cfg.h"
 754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   UART clock.
 758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_NOCLOCK) || defined(__DOXYGEN__)
 760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            0U
 761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_IRCOSC
 763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_IRCOSCCLK
 764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC
 766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_CFG_XOSCCLK
 767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI
 769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_PLL0PHI
 770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_LSICLK
 773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_UARTSEL value in clock_cfg.h"
 776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_UARTPRE_VALUE >= 0U) && (CLOCK_CFG_UARTPRE_VALUE <= 31U))
 779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTCLK               (CLOCK_UARTSELCLK / (CLOCK_CFG_UARTPRE_VALUE + 1U))
 780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_UARTPRE_VALUE value in clock_cfg.h"
 782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_UARTCLK > CLOCK_UARTCLK_MAX
 785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_UARTCLK value"
 786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART1CLK              CLOCK_UARTCLK
 789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART2CLK              CLOCK_UARTCLK
 790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART3CLK              CLOCK_UARTCLK
 791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   I2C clock.
 794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_NOCLOCK) || defined(__DOXYGEN__)
 796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             0U
 797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_IRCOSC
 799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_IRCOSCCLK
 800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC
 802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_CFG_XOSCCLK
 803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI
 805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_PLL0PHI
 806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_I2CSEL value in clock_cfg.h"
 809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_I2CPRE_VALUE >= 0U) && (CLOCK_CFG_I2CPRE_VALUE <= 31U))
 812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CCLK                (CLOCK_I2CSELCLK / (CLOCK_CFG_I2CPRE_VALUE + 1U))
 813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_I2CPRE_VALUE value in clock_cfg.h"
 815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_I2CCLK > CLOCK_I2CCLK_MAX
 818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_I2CCLK value"
 819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SPI/I2S clock.
 823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_NOCLOCK) || defined(__DOXYGEN__)
 825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             0U
 826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_IRCOSC
 828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_IRCOSCCLK
 829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC
 831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_XOSCCLK
 832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI
 834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_PLL0PHI
 835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN
 837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_I2S_CKIN
 838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SPISEL value in clock_cfg.h"
 841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_SPIPRE_VALUE >= 0U) && (CLOCK_CFG_SPIPRE_VALUE <= 31U))
 844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK                (CLOCK_SPISELCLK / (CLOCK_CFG_SPIPRE_VALUE + 1U))
 845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SPIPRE_VALUE value in clock_cfg.h"
 847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI1CLK               CLOCK_PCLK2
 850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI2CLK               CLOCK_PCLK1
 851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI3CLK               CLOCK_PCLK1
 852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI4CLK               CLOCK_PCLK2
 853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2S2CLK               CLOCK_SPICLK
 854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2S3CLK               CLOCK_SPICLK
 855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   FDCAN clock.
 858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_NOCLOCK) || defined(__DOXYGEN__)
 860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           0U
 861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC
 863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_CFG_XOSCCLK
 864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI
 866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_PLL0PHI
 867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_FDCANSEL value in clock_cfg.h"
 870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_FDCANPRE_VALUE >= 0U) && (CLOCK_CFG_FDCANPRE_VALUE <= 31U))
 873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANCLK              (CLOCK_FDCANSELCLK / (CLOCK_CFG_FDCANPRE_VALUE + 1U))
 874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_FDCANPRE_VALUE value in clock_cfg.h"
 876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_FDCANCLK > CLOCK_FDCANCLK_MAX
 879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_FDCANCLK value"
 880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   ADC clock.
 884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             0U
 887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC
 889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_CFG_XOSCCLK
 890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI
 892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL0PHI
 893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI
 895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL1PHI
 896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_ADCSEL value in clock_cfg.h"
 899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* The range of values of ADCPRE must be verified */
 901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCPRE_VALUE == 0U)
 902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK                CLOCK_ADCSELCLK
 903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_ADCPRE_VALUE > 0U) && (CLOCK_CFG_ADCPRE_VALUE <= 63U))
 904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK                (CLOCK_ADCSELCLK / (2U * CLOCK_CFG_ADCPRE_VALUE))
 905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_ADCPRE_VALUE value in clock_cfg.h"
 907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADC12CLK              CLOCK_ADCCLK
 910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADC345CLK             CLOCK_ADCCLK
 911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SDADC clock.
 914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           0U
 917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC
 919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_CFG_XOSCCLK
 920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI
 922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL0PHI
 923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI
 925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL1PHI
 926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SDADCSEL value in clock_cfg.h"
 929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* The range of values of SDADCPRE must be verified */
 931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCPRE_VALUE == 0U)
 932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK              CLOCK_SDADCSELCLK
 933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_SDADCPRE_VALUE > 0U) && (CLOCK_CFG_SDADCPRE_VALUE <= 63U))
 934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK              (CLOCK_SDADCSELCLK / (2U * CLOCK_CFG_SDADCPRE_VALUE))
 935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SDADCPRE_VALUE value in clock_cfg.h"
 937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_SDADCCLK > CLOCK_SDADCCLK_MAX
 940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_SDADCCLK value"
 941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Flash wait state (APC = 0) settings.*/
 944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_SYSCLKDIV <= 136000000UL) || defined(__DOXYGEN__)
 945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         3U /* 0 < core frequency < 136MHz  */
 946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 170000000UL)
 948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         4U /* 136MHz < core_freq <= 170MHz */
 949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 204000000UL)
 951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         5U /* 170MHz < core_freq <= 204MHz */
 952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 238000000UL)
 954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         6U /* 204MHz < core_freq <= 238MHz */
 955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 273000000UL)
 957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         7U /* 238MHz < core_freq <= 273MHz */
 958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         8U /* 273MHz < core_freq <= 307MHz */
 961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module data structures and types.                                         */
 966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module macros.                                                            */
 970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* External declarations.                                                    */
 974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   CMSIS system core clock variable.
 978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** extern uint32_t SystemCoreClock;
 980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #ifdef __cplusplus
 982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** extern "C" {
 983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Initializes clock
 987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
 988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
 989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** void clock_init(void);
 991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #ifdef __cplusplus
 993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module inline functions.                                                  */
 998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB1 peripherals clock [Low Word]
1002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1LENR after the update
1007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1L(bool smode, uint32_t m) {
1011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LENR |= m;
1013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1LSMENR |= m;
1015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1LSMENR |= m;
1017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1LSMENR &= ~m;
1021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1LSMENR &= ~m;
1023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1LENR;
1027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB1 peripherals clock [Low Word]
1031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1LENR after the update
1034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1L(uint32_t m) {
1038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LENR &= ~m;
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1LSMENR &= ~m;
1041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB1LSMENR &= ~m;
1043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1LENR;
1046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB1 peripheral clock [Low Word] is enabled
1050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1L(uint32_t m) {
1056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB1LENR & m) == m) ? true : false);
1058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB1 peripherals [Low Word]
1062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1L(uint32_t m) {
1068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LRSTR |= m;
1070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LRSTR &= ~m;
1071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB1LRSTR;
1072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB1 peripherals clock [High Word]
1076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1HENR after the update
1081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1H(bool smode, uint32_t m) {
1085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HENR |= m;
1087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1HSMENR |= m;
1089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1HSMENR |= m;
1091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1HSMENR &= ~m;
1095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1HSMENR &= ~m;
1097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1HENR;
1101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB1 peripherals clock [High Word]
1105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1HENR after the update
1108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1H(uint32_t m) {
1112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HENR &= ~m;
1114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1HSMENR &= ~m;
1115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB1HSMENR &= ~m;
1117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1HENR;
1120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB1 peripheral clock [High Word] is enabled
1124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1H(uint32_t m) {
1130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB1HENR & m) == m) ? true : false);
1132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB1 peripherals [High Word]
1136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1H(uint32_t m) {
1142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HRSTR |= m;
1144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HRSTR &= ~m;
1145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB1HRSTR;
1146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB2 peripherals clock [Low Word]
1150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2LENR after the update
1155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2L(bool smode, uint32_t m) {
1159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LENR |= m;
1161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2LSMENR |= m;
1163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2LSMENR |= m;
1165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2LSMENR &= ~m;
1169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2LSMENR &= ~m;
1171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2LENR;
1175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB2 peripherals clock [Low Word]
1179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2LENR after the update
1182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2L(uint32_t m) {
1186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LENR &= ~m;
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
1189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB2LSMENR &= ~m;
1191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2LENR;
1194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB2 peripheral clock [Low Word] is enabled
1198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2L(uint32_t m) {
1204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB2LENR & m) == m) ? true : false);
1206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB2 peripherals [Low Word]
1210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2L(uint32_t m) {
1216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LRSTR |= m;
1218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LRSTR &= ~m;
1219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB2LRSTR;
1220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB2 peripherals clock [High Word]
1224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2HENR after the update
1229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2H(bool smode, uint32_t m) {
1233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HENR |= m;
1235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2HSMENR |= m;
1237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2HSMENR |= m;
1239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2HSMENR &= ~m;
1243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2HSMENR &= ~m;
1245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2HENR;
1249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB2 peripherals clock [High Word]
1253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2HENR after the update
1256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2H(uint32_t m) {
1260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HENR &= ~m;
1262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2HSMENR &= ~m;
1263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB2HSMENR &= ~m;
1265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2HENR;
1268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB2 peripheral clock [High Word] is enabled
1272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2H(uint32_t m) {
1278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB2HENR & m) == m) ? true : false);
1280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB2 peripherals [High Word]
1284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2H(uint32_t m) {
1290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HRSTR |= m;
1292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HRSTR &= ~m;
1293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB2HRSTR;
1294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB1 peripherals clock [Low Word]
1298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB1LENR after the update
1303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB1L(bool smode, uint32_t m) {
1307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LENR |= m;
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR |= m;
1311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB1LSMENR |= m;
1313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR &= ~m;
1317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB1LSMENR &= ~m;
1319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB1LENR;
1323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB1 peripherals clock [Low Word]
1327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB1LENR after the update
1330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB1L(uint32_t m) {
1334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LENR &= ~m;
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
1337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB1LSMENR &= ~m;
1339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB1LENR;
1342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB1 peripheral clock [Low Word] is enabled
1346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB1L(uint32_t m) {
1352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB1LENR & m) == m) ? true : false);
1354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB1 peripherals [Low Word]
1358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB1L(uint32_t m) {
1364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LRSTR |= m;
1366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LRSTR &= ~m;
1367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB1LRSTR;
1368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB2 peripherals clock [Low Word]
1372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2LENR after the update
1377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2L(bool smode, uint32_t m) {
1381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LENR |= m;
 197              		.loc 2 1382 19
 198 0020 4FF08843 		mov	r3, #1140850688
 199 0024 D3F88820 		ldr	r2, [r3, #136]
 200 0028 4FF08841 		mov	r1, #1140850688
 201 002c 089B     		ldr	r3, [sp, #32]
 202 002e 1343     		orrs	r3, r3, r2
 203 0030 C1F88830 		str	r3, [r1, #136]
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 204              		.loc 2 1383 8
 205 0034 9DF82630 		ldrb	r3, [sp, #38]	@ zero_extendqisi2
 206 0038 002B     		cmp	r3, #0
 207 003a 14D0     		beq	.L19
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR |= m;
 208              		.loc 2 1384 28
 209 003c 4FF08843 		mov	r3, #1140850688
 210 0040 D3F8A820 		ldr	r2, [r3, #168]
 211 0044 4FF08841 		mov	r1, #1140850688
 212 0048 089B     		ldr	r3, [sp, #32]
 213 004a 1343     		orrs	r3, r3, r2
 214 004c C1F8A830 		str	r3, [r1, #168]
1385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2LSMENR |= m;
 215              		.loc 2 1386 28
 216 0050 4FF08843 		mov	r3, #1140850688
 217 0054 D3F8C820 		ldr	r2, [r3, #200]
 218 0058 4FF08841 		mov	r1, #1140850688
 219 005c 089B     		ldr	r3, [sp, #32]
 220 005e 1343     		orrs	r3, r3, r2
 221 0060 C1F8C830 		str	r3, [r1, #200]
 222 0064 15E0     		b	.L20
 223              	.L19:
1387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR &= ~m;
 224              		.loc 2 1390 28
 225 0066 4FF08843 		mov	r3, #1140850688
 226 006a D3F8A820 		ldr	r2, [r3, #168]
 227              		.loc 2 1390 31
 228 006e 089B     		ldr	r3, [sp, #32]
 229 0070 DB43     		mvns	r3, r3
 230              		.loc 2 1390 28
 231 0072 4FF08841 		mov	r1, #1140850688
 232 0076 1340     		ands	r3, r3, r2
 233 0078 C1F8A830 		str	r3, [r1, #168]
1391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2LSMENR &= ~m;
 234              		.loc 2 1392 28
 235 007c 4FF08843 		mov	r3, #1140850688
 236 0080 D3F8C820 		ldr	r2, [r3, #200]
 237              		.loc 2 1392 31
 238 0084 089B     		ldr	r3, [sp, #32]
 239 0086 DB43     		mvns	r3, r3
 240              		.loc 2 1392 28
 241 0088 4FF08841 		mov	r1, #1140850688
 242 008c 1340     		ands	r3, r3, r2
 243 008e C1F8C830 		str	r3, [r1, #200]
 244              	.L20:
1393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2LENR;
 245              		.loc 2 1396 15
 246 0092 4FF08843 		mov	r3, #1140850688
 247 0096 D3F88830 		ldr	r3, [r3, #136]
 248              	.LBE53:
 249              	.LBE52:
1397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB2 peripherals clock [Low Word]
1401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2LENR after the update
1404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2L(uint32_t m) {
1408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LENR &= ~m;
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
1411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB2LSMENR &= ~m;
1413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2LENR;
1416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB2 peripheral clock [Low Word] is enabled
1420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2L(uint32_t m) {
1426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB2LENR & m) == m) ? true : false);
1428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB2 peripherals [Low Word]
1432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2L(uint32_t m) {
1438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LRSTR |= m;
1440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LRSTR &= ~m;
1441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB2LRSTR;
1442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB2 peripherals clock [High Word]
1446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2HENR after the update
1451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2H(bool smode, uint32_t m) {
1455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HENR |= m;
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR |= m;
1459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2HSMENR |= m;
1461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR &= ~m;
1465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2HSMENR &= ~m;
1467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2HENR;
1471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB2 peripherals clock [High Word]
1475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2HENR after the update
1478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2H(uint32_t m) {
1482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HENR &= ~m;
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
1485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB2HSMENR &= ~m;
1487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2HENR;
1490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB2 peripheral clock [High Word] is enabled
1494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2H(uint32_t m) {
1500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB2HENR & m) == m) ? true : false);
1502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB2 peripherals [High Word]
1506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2H(uint32_t m) {
1512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HRSTR |= m;
1514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HRSTR &= ~m;
1515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB2HRSTR;
1516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DMA1 clock
1520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DMA1(bool smode) {
1527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_DMA1);
1529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DMA1 clock
1533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DMA1(void) {
1537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_DMA1);
1539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DMA1 clock is enabled
1543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMA1(void) {
1547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_DMA1);
1549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DMA1
1553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DMA1(void) {
1557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_DMA1);
1559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DMA2 clock
1563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DMA2(bool smode) {
1570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_DMA2);
1572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DMA2 clock
1576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DMA2(void) {
1580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_DMA2);
1582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DMA2 clock is enabled
1586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMA2(void) {
1590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_DMA2);
1592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DMA2
1596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DMA2(void) {
1600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_DMA2);
1602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DMAMUX1 clock
1606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DMAMUX1(bool smode) {
1613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_DMAMUX1);
1615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DMAMUX1 clock
1619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DMAMUX1(void) {
1623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_DMAMUX1);
1625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DMAMUX1 clock is enabled
1629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMAMUX1(void) {
1633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_DMAMUX1);
1635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DMAMUX1
1639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DMAMUX1(void) {
1643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_DMAMUX1);
1645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables CORDIC clock
1649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_CORDIC(bool smode) {
1656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_CORDIC);
1658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables CORDIC clock
1662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_CORDIC(void) {
1666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_CORDIC);
1668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if CORDIC clock is enabled
1672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_CORDIC(void) {
1676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_CORDIC);
1678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets CORDIC
1682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_CORDIC(void) {
1686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_CORDIC);
1688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables CRC clock
1692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_CRC(bool smode) {
1699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_CRC);
1701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables CRC clock
1705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_CRC(void) {
1709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_CRC);
1711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if CRC clock is enabled
1715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_CRC(void) {
1719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_CRC);
1721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets CRC
1725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_CRC(void) {
1729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_CRC);
1731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables HSEM clock
1735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_HSEM(bool smode) {
1742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_HSEM);
1744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables HSEM clock
1748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_HSEM(void) {
1752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_HSEM);
1754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if HSEM clock is enabled
1758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_HSEM(void) {
1762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_HSEM);
1764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets HSEM
1768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_HSEM(void) {
1772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_HSEM);
1774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables ADC12 clock
1778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_ADC12(bool smode) {
1785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_ADC1_ADC2);
1787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables ADC12 clock
1791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_ADC12(void) {
1795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_ADC1_ADC2);
1797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if ADC12 clock is enabled
1801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_ADC12(void) {
1805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_ADC1_ADC2);
1807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets ADC12
1811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_ADC12(void) {
1815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_ADC1_ADC2);
1817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables ADC345 clock
1821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_ADC345(bool smode) {
1828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_ADC3_ADC4_ADC5);
1830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables ADC345 clock
1834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_ADC345(void) {
1838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_ADC3_ADC4_ADC5);
1840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if ADC345 clock is enabled
1844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_ADC345(void) {
1848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_ADC3_ADC4_ADC5);
1850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets ADC345
1854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_ADC345(void) {
1858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_ADC3_ADC4_ADC5);
1860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOA clock
1864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOA(bool smode) {
1871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOA);
1873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOA clock
1877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOA(void) {
1881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOA);
1883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOA clock is enabled
1887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOA(void) {
1891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOA);
1893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOA
1897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOA(void) {
1901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOA);
1903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOB clock
1907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOB(bool smode) {
1914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOB);
1916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOB clock
1920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOB(void) {
1924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOB);
1926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOB clock is enabled
1930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOB(void) {
1934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOB);
1936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOB
1940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOB(void) {
1944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOB);
1946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOC clock
1950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOC(bool smode) {
1957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOC);
1959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOC clock
1963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOC(void) {
1967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOC);
1969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOC clock is enabled
1973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOC(void) {
1977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOC);
1979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOC
1983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOC(void) {
1987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOC);
1989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOD clock
1993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOD(bool smode) {
2000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOD);
2002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOD clock
2006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOD(void) {
2010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOD);
2012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOD clock is enabled
2016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOD(void) {
2020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOD);
2022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  
2024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOD
2026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOD(void) {
2030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOD);
2032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOE clock
2036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOE(bool smode) {
2043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOE);
2045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOE clock
2049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOE(void) {
2053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOE);
2055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOE clock is enabled
2059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOE(void) {
2063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOE);
2065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOE
2069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOE(void) {
2073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOE);
2075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOF clock
2079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOF(bool smode) {
2086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOF);
2088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOF clock
2092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOF(void) {
2096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOF);
2098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOF clock is enabled
2102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOF(void) {
2106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOF);
2108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOF
2112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOF(void) {
2116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOF);
2118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOG clock
2122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOG(bool smode) {
2129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOG);
2131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOG clock
2135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOG(void) {
2139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOG);
2141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOG clock is enabled
2145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOG(void) {
2149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOG);
2151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOG
2155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOG(void) {
2159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOG);
2161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOH clock
2165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOH(bool smode) {
2172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOH);
2174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOH clock
2178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOH(void) {
2182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOH);
2184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOH clock is enabled
2188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOH(void) {
2192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOH);
2194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOH
2198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOH(void) {
2202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOH);
2204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOI clock
2208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOI(bool smode) {
2215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOI);
2217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOI clock
2221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOI(void) {
2225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOI);
2227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOI clock is enabled
2231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOI(void) {
2235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOI);
2237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOI
2241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOI(void) {
2245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOI);
2247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables BDAC1 clock
2251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_BDAC1(bool smode) {
2258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_BDAC1);
2260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables BDAC1 clock
2264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_BDAC1(void) {
2268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_BDAC1);
2270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if BDAC1 clock is enabled
2274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_BDAC1(void) {
2278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_BDAC1);
2280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets BDAC1
2284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_BDAC1(void) {
2288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_BDAC1);
2290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DAC1 clock
2294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC1(bool smode) {
2301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_DAC1);
2303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DAC1 clock
2307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC1(void) {
2311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_DAC1);
2313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DAC1 clock is enabled
2317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC1(void) {
2321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_DAC1);
2323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DAC1
2327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC1(void) {
2331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_DAC1);
2333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DAC2 clock
2337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC2(bool smode) {
2344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_DAC2);
2346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DAC2 clock
2350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC2(void) {
2354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_DAC2);
2356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DAC2 clock is enabled
2360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC2(void) {
2364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_DAC2);
2366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DAC2
2370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC2(void) {
2374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_DAC2);
2376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DAC3 clock
2380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC3(bool smode) {
2387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_DAC3);
2389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DAC3 clock
2393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC3(void) {
2397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_DAC3);
2399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DAC3 clock is enabled
2403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC3(void) {
2407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_DAC3);
2409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DAC3
2413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC3(void) {
2417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_DAC3);
2419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DAC4 clock
2423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC4(bool smode) {
2430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_DAC4);
2432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DAC4 clock
2436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC4(void) {
2440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_DAC4);
2442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DAC4 clock is enabled
2446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC4(void) {
2450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_DAC4);
2452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DAC4
2456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC4(void) {
2460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_DAC4);
2462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables COMP1 clock
2466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_COMP1(bool smode) {
2473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_COMP1_DIG);
2475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables COMP1 clock
2479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_COMP1(void) {
2483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_COMP1_DIG);
2485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if COMP1 clock is enabled
2489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_COMP1(void) {
2493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_COMP1_DIG);
2495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets COMP1
2499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_COMP1(void) {
2503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_COMP1_DIG);
2505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables COMP2 clock
2509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_COMP2(bool smode) {
2516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_COMP2_DIG);
2518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables COMP2 clock
2522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_COMP2(void) {
2526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_COMP2_DIG);
2528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if COMP2 clock is enabled
2532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_COMP2(void) {
2536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_COMP2_DIG);
2538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets COMP2
2542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_COMP2(void) {
2546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_COMP2_DIG);
2548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables HRTIM1 clock
2552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_HRTIM1(bool smode) {
2559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_HRTIMER1);
2561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables HRTIM1 clock
2565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_HRTIM1(void) {
2569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_HRTIMER1);
2571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if HRTIM1 clock is enabled
2575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_HRTIM1(void) {
2579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_HRTIMER1);
2581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets HRTIM1
2585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_HRTIM1(void) {
2589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_HRTIMER1);
2591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables HRTIM2 clock
2595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_HRTIM2(bool smode) {
2602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_HRTIMER2);
2604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables HRTIM2 clock
2608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_HRTIM2(void) {
2612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_HRTIMER2);
2614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if HRTIM2 clock is enabled
2618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_HRTIM2(void) {
2622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_HRTIMER2);
2624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets HRTIM2
2628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_HRTIM2(void) {
2632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_HRTIMER2);
2634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables WWDG1 clock
2638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_WWDG1(bool smode) {
2645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_WWDG1);
2647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables WWDG1 clock
2651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_WWDG1(void) {
2655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_WWDG1);
2657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if WWDG1 clock is enabled
2661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_WWDG1(void) {
2665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_WWDG1);
2667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets WWDG1
2671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_WWDG1(void) {
2675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_WWDG1);
2677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables WWDG2 clock
2681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_WWDG2(bool smode) {
2688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_WWDG2);
2690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables WWDG2 clock
2694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_WWDG2(void) {
2698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_WWDG2);
2700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if WWDG2 clock is enabled
2704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_WWDG2(void) {
2708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_WWDG2);
2710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets WWDG2
2714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_WWDG2(void) {
2718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_WWDG2);
2720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables IWDG1 clock
2724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_IWDG1(bool smode) {
2731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_IWDG1);
2733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables IWDG1 clock
2737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_IWDG1(void) {
2741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_IWDG1);
2743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if IWDG1 clock is enabled
2747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_IWDG1(void) {
2751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_IWDG1);
2753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets IWDG1
2757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_IWDG1(void) {
2761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_IWDG1);
2763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables IWDG2 clock
2767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_IWDG2(bool smode) {
2774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_IWDG2);
2776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables IWDG2 clock
2780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_IWDG2(void) {
2784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_IWDG2);
2786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if IWDG2 clock is enabled
2790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_IWDG2(void) {
2794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_IWDG2);
2796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets IWDG2
2800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_IWDG2(void) {
2804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_IWDG2);
2806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables I2C1 clock
2810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_I2C1(bool smode) {
2817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_I2C1);
2819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables I2C1 clock
2823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_I2C1(void) {
2827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_I2C1);
2829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if I2C1 clock is enabled
2833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_I2C1(void) {
2837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_I2C1);
2839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables I2C2 clock
2843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_I2C2(bool smode) {
2850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_I2C2);
2852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables I2C2 clock
2856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_I2C2(void) {
2860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_I2C2);
2862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if I2C2 clock is enabled
2866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_I2C2(void) {
2870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_I2C2);
2872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SPI1 clock
2876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI1(bool smode) {
2883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_SPI1);
2885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 250              		.loc 2 2885 1
 251 009a DFE0     		b	.L22
 252              	.L18:
 253              	.LBE51:
 254              	.LBE50:
 119:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock_enable_SPI1(true);
 120:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI2) {
 255              		.loc 1 120 15
 256 009c 019B     		ldr	r3, [sp, #4]
 257 009e 724A     		ldr	r2, .L34+4
 258 00a0 9342     		cmp	r3, r2
 259 00a2 47D1     		bne	.L23
 260 00a4 0123     		movs	r3, #1
 261 00a6 8DF81F30 		strb	r3, [sp, #31]
 262 00aa 9DF81F30 		ldrb	r3, [sp, #31]
 263 00ae 8DF81E30 		strb	r3, [sp, #30]
 264 00b2 4FF40003 		mov	r3, #8388608
 265 00b6 0693     		str	r3, [sp, #24]
 266              	.LBB54:
 267              	.LBB55:
 268              	.LBB56:
 269              	.LBB57:
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 270              		.loc 2 1308 19
 271 00b8 4FF08843 		mov	r3, #1140850688
 272 00bc D3F88020 		ldr	r2, [r3, #128]
 273 00c0 4FF08841 		mov	r1, #1140850688
 274 00c4 069B     		ldr	r3, [sp, #24]
 275 00c6 1343     		orrs	r3, r3, r2
 276 00c8 C1F88030 		str	r3, [r1, #128]
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR |= m;
 277              		.loc 2 1309 8
 278 00cc 9DF81E30 		ldrb	r3, [sp, #30]	@ zero_extendqisi2
 279 00d0 002B     		cmp	r3, #0
 280 00d2 14D0     		beq	.L24
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 281              		.loc 2 1310 28
 282 00d4 4FF08843 		mov	r3, #1140850688
 283 00d8 D3F8A020 		ldr	r2, [r3, #160]
 284 00dc 4FF08841 		mov	r1, #1140850688
 285 00e0 069B     		ldr	r3, [sp, #24]
 286 00e2 1343     		orrs	r3, r3, r2
 287 00e4 C1F8A030 		str	r3, [r1, #160]
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 288              		.loc 2 1312 28
 289 00e8 4FF08843 		mov	r3, #1140850688
 290 00ec D3F8C020 		ldr	r2, [r3, #192]
 291 00f0 4FF08841 		mov	r1, #1140850688
 292 00f4 069B     		ldr	r3, [sp, #24]
 293 00f6 1343     		orrs	r3, r3, r2
 294 00f8 C1F8C030 		str	r3, [r1, #192]
 295 00fc 15E0     		b	.L25
 296              	.L24:
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 297              		.loc 2 1316 28
 298 00fe 4FF08843 		mov	r3, #1140850688
 299 0102 D3F8A020 		ldr	r2, [r3, #160]
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 300              		.loc 2 1316 31
 301 0106 069B     		ldr	r3, [sp, #24]
 302 0108 DB43     		mvns	r3, r3
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 303              		.loc 2 1316 28
 304 010a 4FF08841 		mov	r1, #1140850688
 305 010e 1340     		ands	r3, r3, r2
 306 0110 C1F8A030 		str	r3, [r1, #160]
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 307              		.loc 2 1318 28
 308 0114 4FF08843 		mov	r3, #1140850688
 309 0118 D3F8C020 		ldr	r2, [r3, #192]
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 310              		.loc 2 1318 31
 311 011c 069B     		ldr	r3, [sp, #24]
 312 011e DB43     		mvns	r3, r3
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 313              		.loc 2 1318 28
 314 0120 4FF08841 		mov	r1, #1140850688
 315 0124 1340     		ands	r3, r3, r2
 316 0126 C1F8C030 		str	r3, [r1, #192]
 317              	.L25:
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 318              		.loc 2 1322 15
 319 012a 4FF08843 		mov	r3, #1140850688
 320 012e D3F88030 		ldr	r3, [r3, #128]
 321              	.LBE57:
 322              	.LBE56:
2886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SPI1 clock
2889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI1(void) {
2893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_SPI1);
2895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if SPI1 clock is enabled
2899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI1(void) {
2903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_SPI1);
2905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets SPI1
2909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI1(void) {
2913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_SPI1);
2915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SPI2 clock
2919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI2(bool smode) {
2926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_SPI2);
2928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 323              		.loc 2 2928 1
 324 0132 93E0     		b	.L22
 325              	.L23:
 326              	.LBE55:
 327              	.LBE54:
 121:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock_enable_SPI2(true);
 122:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI3) {
 328              		.loc 1 122 15
 329 0134 019B     		ldr	r3, [sp, #4]
 330 0136 4D4A     		ldr	r2, .L34+8
 331 0138 9342     		cmp	r3, r2
 332 013a 47D1     		bne	.L27
 333 013c 0123     		movs	r3, #1
 334 013e 8DF81730 		strb	r3, [sp, #23]
 335 0142 9DF81730 		ldrb	r3, [sp, #23]
 336 0146 8DF81630 		strb	r3, [sp, #22]
 337 014a 4FF08073 		mov	r3, #16777216
 338 014e 0493     		str	r3, [sp, #16]
 339              	.LBB58:
 340              	.LBB59:
 341              	.LBB60:
 342              	.LBB61:
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 343              		.loc 2 1308 19
 344 0150 4FF08843 		mov	r3, #1140850688
 345 0154 D3F88020 		ldr	r2, [r3, #128]
 346 0158 4FF08841 		mov	r1, #1140850688
 347 015c 049B     		ldr	r3, [sp, #16]
 348 015e 1343     		orrs	r3, r3, r2
 349 0160 C1F88030 		str	r3, [r1, #128]
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR |= m;
 350              		.loc 2 1309 8
 351 0164 9DF81630 		ldrb	r3, [sp, #22]	@ zero_extendqisi2
 352 0168 002B     		cmp	r3, #0
 353 016a 14D0     		beq	.L28
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 354              		.loc 2 1310 28
 355 016c 4FF08843 		mov	r3, #1140850688
 356 0170 D3F8A020 		ldr	r2, [r3, #160]
 357 0174 4FF08841 		mov	r1, #1140850688
 358 0178 049B     		ldr	r3, [sp, #16]
 359 017a 1343     		orrs	r3, r3, r2
 360 017c C1F8A030 		str	r3, [r1, #160]
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 361              		.loc 2 1312 28
 362 0180 4FF08843 		mov	r3, #1140850688
 363 0184 D3F8C020 		ldr	r2, [r3, #192]
 364 0188 4FF08841 		mov	r1, #1140850688
 365 018c 049B     		ldr	r3, [sp, #16]
 366 018e 1343     		orrs	r3, r3, r2
 367 0190 C1F8C030 		str	r3, [r1, #192]
 368 0194 15E0     		b	.L29
 369              	.L28:
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 370              		.loc 2 1316 28
 371 0196 4FF08843 		mov	r3, #1140850688
 372 019a D3F8A020 		ldr	r2, [r3, #160]
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 373              		.loc 2 1316 31
 374 019e 049B     		ldr	r3, [sp, #16]
 375 01a0 DB43     		mvns	r3, r3
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 376              		.loc 2 1316 28
 377 01a2 4FF08841 		mov	r1, #1140850688
 378 01a6 1340     		ands	r3, r3, r2
 379 01a8 C1F8A030 		str	r3, [r1, #160]
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 380              		.loc 2 1318 28
 381 01ac 4FF08843 		mov	r3, #1140850688
 382 01b0 D3F8C020 		ldr	r2, [r3, #192]
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 383              		.loc 2 1318 31
 384 01b4 049B     		ldr	r3, [sp, #16]
 385 01b6 DB43     		mvns	r3, r3
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 386              		.loc 2 1318 28
 387 01b8 4FF08841 		mov	r1, #1140850688
 388 01bc 1340     		ands	r3, r3, r2
 389 01be C1F8C030 		str	r3, [r1, #192]
 390              	.L29:
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 391              		.loc 2 1322 15
 392 01c2 4FF08843 		mov	r3, #1140850688
 393 01c6 D3F88030 		ldr	r3, [r3, #128]
 394              	.LBE61:
 395              	.LBE60:
2929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SPI2 clock
2932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI2(void) {
2936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_SPI2);
2938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if SPI2 clock is enabled
2942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI2(void) {
2946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_SPI2);
2948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets SPI2
2952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI2(void) {
2956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_SPI2);
2958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SPI3 clock
2962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI3(bool smode) {
2969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_SPI3);
2971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 396              		.loc 2 2971 1
 397 01ca 47E0     		b	.L22
 398              	.L27:
 399 01cc 0123     		movs	r3, #1
 400 01ce 8DF80F30 		strb	r3, [sp, #15]
 401 01d2 9DF80F30 		ldrb	r3, [sp, #15]
 402 01d6 8DF80E30 		strb	r3, [sp, #14]
 403 01da 4FF08073 		mov	r3, #16777216
 404 01de 0293     		str	r3, [sp, #8]
 405              	.LBE59:
 406              	.LBE58:
 407              	.LBB62:
 408              	.LBB63:
 409              	.LBB64:
 410              	.LBB65:
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 411              		.loc 2 1382 19
 412 01e0 4FF08843 		mov	r3, #1140850688
 413 01e4 D3F88820 		ldr	r2, [r3, #136]
 414 01e8 4FF08841 		mov	r1, #1140850688
 415 01ec 029B     		ldr	r3, [sp, #8]
 416 01ee 1343     		orrs	r3, r3, r2
 417 01f0 C1F88830 		str	r3, [r1, #136]
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR |= m;
 418              		.loc 2 1383 8
 419 01f4 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 420 01f8 002B     		cmp	r3, #0
 421 01fa 14D0     		beq	.L31
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 422              		.loc 2 1384 28
 423 01fc 4FF08843 		mov	r3, #1140850688
 424 0200 D3F8A820 		ldr	r2, [r3, #168]
 425 0204 4FF08841 		mov	r1, #1140850688
 426 0208 029B     		ldr	r3, [sp, #8]
 427 020a 1343     		orrs	r3, r3, r2
 428 020c C1F8A830 		str	r3, [r1, #168]
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 429              		.loc 2 1386 28
 430 0210 4FF08843 		mov	r3, #1140850688
 431 0214 D3F8C820 		ldr	r2, [r3, #200]
 432 0218 4FF08841 		mov	r1, #1140850688
 433 021c 029B     		ldr	r3, [sp, #8]
 434 021e 1343     		orrs	r3, r3, r2
 435 0220 C1F8C830 		str	r3, [r1, #200]
 436 0224 15E0     		b	.L32
 437              	.L31:
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 438              		.loc 2 1390 28
 439 0226 4FF08843 		mov	r3, #1140850688
 440 022a D3F8A820 		ldr	r2, [r3, #168]
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 441              		.loc 2 1390 31
 442 022e 029B     		ldr	r3, [sp, #8]
 443 0230 DB43     		mvns	r3, r3
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 444              		.loc 2 1390 28
 445 0232 4FF08841 		mov	r1, #1140850688
 446 0236 1340     		ands	r3, r3, r2
 447 0238 C1F8A830 		str	r3, [r1, #168]
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 448              		.loc 2 1392 28
 449 023c 4FF08843 		mov	r3, #1140850688
 450 0240 D3F8C820 		ldr	r2, [r3, #200]
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 451              		.loc 2 1392 31
 452 0244 029B     		ldr	r3, [sp, #8]
 453 0246 DB43     		mvns	r3, r3
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 454              		.loc 2 1392 28
 455 0248 4FF08841 		mov	r1, #1140850688
 456 024c 1340     		ands	r3, r3, r2
 457 024e C1F8C830 		str	r3, [r1, #200]
 458              	.L32:
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 459              		.loc 2 1396 15
 460 0252 4FF08843 		mov	r3, #1140850688
 461 0256 D3F88830 		ldr	r3, [r3, #136]
 462              	.LBE65:
 463              	.LBE64:
2972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SPI3 clock
2975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI3(void) {
2979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_SPI3);
2981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if SPI3 clock is enabled
2985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI3(void) {
2989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_SPI3);
2991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets SPI3
2995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI3(void) {
2999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_SPI3);
3001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SPI4 clock
3005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI4(bool smode) {
3012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_SPI4);
3014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 464              		.loc 2 3014 1
 465 025a 00BF     		nop
 466              	.L22:
 467              	.LBE63:
 468              	.LBE62:
 123:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock_enable_SPI3(true);
 124:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else {
 125:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock_enable_SPI4(true);
 126:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     }
 127:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 469              		.loc 1 127 1
 470 025c 00BF     		nop
 471 025e 0AB0     		add	sp, sp, #40
 472              		.cfi_def_cfa_offset 0
 473              		@ sp needed
 474 0260 7047     		bx	lr
 475              	.L35:
 476 0262 00BF     		.align	2
 477              	.L34:
 478 0264 00000000 		.word	DRV_SPI1
 479 0268 00000000 		.word	DRV_SPI2
 480 026c 00000000 		.word	DRV_SPI3
 481              		.cfi_endproc
 482              	.LFE441:
 484              		.section	.text.spi_dev_clock_disable,"ax",%progbits
 485              		.align	1
 486              		.p2align 4,,15
 487              		.global	spi_dev_clock_disable
 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
 492              	spi_dev_clock_disable:
 493              	.LFB442:
 128:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 129:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
 130:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   Disables SPI clock.
 131:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 132:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @param[in] sdp       pointer to a @p spi_driver_t structure
 133:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 134:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @notapi
 135:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
 136:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** void spi_dev_clock_disable(spi_driver_t *sdp) {
 494              		.loc 1 136 47
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 24
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498              		@ link register save eliminated.
 499 0000 86B0     		sub	sp, sp, #24
 500              		.cfi_def_cfa_offset 24
 501 0002 0190     		str	r0, [sp, #4]
 137:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 138:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     if (sdp == &DRV_SPI1) {
 502              		.loc 1 138 8
 503 0004 019B     		ldr	r3, [sp, #4]
 504 0006 594A     		ldr	r2, .L45
 505 0008 9342     		cmp	r3, r2
 506 000a 28D1     		bne	.L37
 507 000c 4FF40003 		mov	r3, #8388608
 508 0010 0593     		str	r3, [sp, #20]
 509              	.LBB66:
 510              	.LBB67:
 511              	.LBB68:
 512              	.LBB69:
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
 513              		.loc 2 1409 19
 514 0012 4FF08843 		mov	r3, #1140850688
 515 0016 D3F88820 		ldr	r2, [r3, #136]
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
 516              		.loc 2 1409 22
 517 001a 059B     		ldr	r3, [sp, #20]
 518 001c DB43     		mvns	r3, r3
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
 519              		.loc 2 1409 19
 520 001e 4FF08841 		mov	r1, #1140850688
 521 0022 1340     		ands	r3, r3, r2
 522 0024 C1F88830 		str	r3, [r1, #136]
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 523              		.loc 2 1410 24
 524 0028 4FF08843 		mov	r3, #1140850688
 525 002c D3F8A820 		ldr	r2, [r3, #168]
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 526              		.loc 2 1410 27
 527 0030 059B     		ldr	r3, [sp, #20]
 528 0032 DB43     		mvns	r3, r3
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 529              		.loc 2 1410 24
 530 0034 4FF08841 		mov	r1, #1140850688
 531 0038 1340     		ands	r3, r3, r2
 532 003a C1F8A830 		str	r3, [r1, #168]
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 533              		.loc 2 1412 24
 534 003e 4FF08843 		mov	r3, #1140850688
 535 0042 D3F8C820 		ldr	r2, [r3, #200]
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 536              		.loc 2 1412 27
 537 0046 059B     		ldr	r3, [sp, #20]
 538 0048 DB43     		mvns	r3, r3
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 539              		.loc 2 1412 24
 540 004a 4FF08841 		mov	r1, #1140850688
 541 004e 1340     		ands	r3, r3, r2
 542 0050 C1F8C830 		str	r3, [r1, #200]
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 543              		.loc 2 1415 15
 544 0054 4FF08843 		mov	r3, #1140850688
 545 0058 D3F88830 		ldr	r3, [r3, #136]
 546              	.LBE69:
 547              	.LBE68:
2895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 548              		.loc 2 2895 1
 549 005c 82E0     		b	.L39
 550              	.L37:
 551              	.LBE67:
 552              	.LBE66:
 139:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock_disable_SPI1();
 140:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI2) {
 553              		.loc 1 140 15
 554 005e 019B     		ldr	r3, [sp, #4]
 555 0060 434A     		ldr	r2, .L45+4
 556 0062 9342     		cmp	r3, r2
 557 0064 28D1     		bne	.L40
 558 0066 4FF40003 		mov	r3, #8388608
 559 006a 0493     		str	r3, [sp, #16]
 560              	.LBB70:
 561              	.LBB71:
 562              	.LBB72:
 563              	.LBB73:
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
 564              		.loc 2 1335 19
 565 006c 4FF08843 		mov	r3, #1140850688
 566 0070 D3F88020 		ldr	r2, [r3, #128]
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
 567              		.loc 2 1335 22
 568 0074 049B     		ldr	r3, [sp, #16]
 569 0076 DB43     		mvns	r3, r3
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
 570              		.loc 2 1335 19
 571 0078 4FF08841 		mov	r1, #1140850688
 572 007c 1340     		ands	r3, r3, r2
 573 007e C1F88030 		str	r3, [r1, #128]
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 574              		.loc 2 1336 24
 575 0082 4FF08843 		mov	r3, #1140850688
 576 0086 D3F8A020 		ldr	r2, [r3, #160]
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 577              		.loc 2 1336 27
 578 008a 049B     		ldr	r3, [sp, #16]
 579 008c DB43     		mvns	r3, r3
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 580              		.loc 2 1336 24
 581 008e 4FF08841 		mov	r1, #1140850688
 582 0092 1340     		ands	r3, r3, r2
 583 0094 C1F8A030 		str	r3, [r1, #160]
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 584              		.loc 2 1338 24
 585 0098 4FF08843 		mov	r3, #1140850688
 586 009c D3F8C020 		ldr	r2, [r3, #192]
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 587              		.loc 2 1338 27
 588 00a0 049B     		ldr	r3, [sp, #16]
 589 00a2 DB43     		mvns	r3, r3
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 590              		.loc 2 1338 24
 591 00a4 4FF08841 		mov	r1, #1140850688
 592 00a8 1340     		ands	r3, r3, r2
 593 00aa C1F8C030 		str	r3, [r1, #192]
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 594              		.loc 2 1341 15
 595 00ae 4FF08843 		mov	r3, #1140850688
 596 00b2 D3F88030 		ldr	r3, [r3, #128]
 597              	.LBE73:
 598              	.LBE72:
2938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 599              		.loc 2 2938 1
 600 00b6 55E0     		b	.L39
 601              	.L40:
 602              	.LBE71:
 603              	.LBE70:
 141:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock_disable_SPI2();
 142:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI3) {
 604              		.loc 1 142 15
 605 00b8 019B     		ldr	r3, [sp, #4]
 606 00ba 2E4A     		ldr	r2, .L45+8
 607 00bc 9342     		cmp	r3, r2
 608 00be 28D1     		bne	.L42
 609 00c0 4FF08073 		mov	r3, #16777216
 610 00c4 0393     		str	r3, [sp, #12]
 611              	.LBB74:
 612              	.LBB75:
 613              	.LBB76:
 614              	.LBB77:
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
 615              		.loc 2 1335 19
 616 00c6 4FF08843 		mov	r3, #1140850688
 617 00ca D3F88020 		ldr	r2, [r3, #128]
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
 618              		.loc 2 1335 22
 619 00ce 039B     		ldr	r3, [sp, #12]
 620 00d0 DB43     		mvns	r3, r3
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
 621              		.loc 2 1335 19
 622 00d2 4FF08841 		mov	r1, #1140850688
 623 00d6 1340     		ands	r3, r3, r2
 624 00d8 C1F88030 		str	r3, [r1, #128]
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 625              		.loc 2 1336 24
 626 00dc 4FF08843 		mov	r3, #1140850688
 627 00e0 D3F8A020 		ldr	r2, [r3, #160]
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 628              		.loc 2 1336 27
 629 00e4 039B     		ldr	r3, [sp, #12]
 630 00e6 DB43     		mvns	r3, r3
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 631              		.loc 2 1336 24
 632 00e8 4FF08841 		mov	r1, #1140850688
 633 00ec 1340     		ands	r3, r3, r2
 634 00ee C1F8A030 		str	r3, [r1, #160]
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 635              		.loc 2 1338 24
 636 00f2 4FF08843 		mov	r3, #1140850688
 637 00f6 D3F8C020 		ldr	r2, [r3, #192]
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 638              		.loc 2 1338 27
 639 00fa 039B     		ldr	r3, [sp, #12]
 640 00fc DB43     		mvns	r3, r3
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 641              		.loc 2 1338 24
 642 00fe 4FF08841 		mov	r1, #1140850688
 643 0102 1340     		ands	r3, r3, r2
 644 0104 C1F8C030 		str	r3, [r1, #192]
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 645              		.loc 2 1341 15
 646 0108 4FF08843 		mov	r3, #1140850688
 647 010c D3F88030 		ldr	r3, [r3, #128]
 648              	.LBE77:
 649              	.LBE76:
2981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 650              		.loc 2 2981 1
 651 0110 28E0     		b	.L39
 652              	.L42:
 653 0112 4FF08073 		mov	r3, #16777216
 654 0116 0293     		str	r3, [sp, #8]
 655              	.LBE75:
 656              	.LBE74:
 657              	.LBB78:
 658              	.LBB79:
 659              	.LBB80:
 660              	.LBB81:
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
 661              		.loc 2 1409 19
 662 0118 4FF08843 		mov	r3, #1140850688
 663 011c D3F88820 		ldr	r2, [r3, #136]
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
 664              		.loc 2 1409 22
 665 0120 029B     		ldr	r3, [sp, #8]
 666 0122 DB43     		mvns	r3, r3
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
 667              		.loc 2 1409 19
 668 0124 4FF08841 		mov	r1, #1140850688
 669 0128 1340     		ands	r3, r3, r2
 670 012a C1F88830 		str	r3, [r1, #136]
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 671              		.loc 2 1410 24
 672 012e 4FF08843 		mov	r3, #1140850688
 673 0132 D3F8A820 		ldr	r2, [r3, #168]
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 674              		.loc 2 1410 27
 675 0136 029B     		ldr	r3, [sp, #8]
 676 0138 DB43     		mvns	r3, r3
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 677              		.loc 2 1410 24
 678 013a 4FF08841 		mov	r1, #1140850688
 679 013e 1340     		ands	r3, r3, r2
 680 0140 C1F8A830 		str	r3, [r1, #168]
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 681              		.loc 2 1412 24
 682 0144 4FF08843 		mov	r3, #1140850688
 683 0148 D3F8C820 		ldr	r2, [r3, #200]
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 684              		.loc 2 1412 27
 685 014c 029B     		ldr	r3, [sp, #8]
 686 014e DB43     		mvns	r3, r3
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 687              		.loc 2 1412 24
 688 0150 4FF08841 		mov	r1, #1140850688
 689 0154 1340     		ands	r3, r3, r2
 690 0156 C1F8C830 		str	r3, [r1, #200]
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 691              		.loc 2 1415 15
 692 015a 4FF08843 		mov	r3, #1140850688
 693 015e D3F88830 		ldr	r3, [r3, #136]
 694              	.LBE81:
 695              	.LBE80:
3015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SPI4 clock
3018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI4(void) {
3022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_SPI4);
3024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 696              		.loc 2 3024 1
 697 0162 00BF     		nop
 698              	.L39:
 699              	.LBE79:
 700              	.LBE78:
 143:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock_disable_SPI3();
 144:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else {
 145:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         clock_disable_SPI4();
 146:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     }
 147:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 701              		.loc 1 147 1
 702 0164 00BF     		nop
 703 0166 06B0     		add	sp, sp, #24
 704              		.cfi_def_cfa_offset 0
 705              		@ sp needed
 706 0168 7047     		bx	lr
 707              	.L46:
 708 016a 00BF     		.align	2
 709              	.L45:
 710 016c 00000000 		.word	DRV_SPI1
 711 0170 00000000 		.word	DRV_SPI2
 712 0174 00000000 		.word	DRV_SPI3
 713              		.cfi_endproc
 714              	.LFE442:
 716              		.section	.text.spi_dev_get_dma_tx_trigger,"ax",%progbits
 717              		.align	1
 718              		.p2align 4,,15
 719              		.global	spi_dev_get_dma_tx_trigger
 720              		.syntax unified
 721              		.thumb
 722              		.thumb_func
 724              	spi_dev_get_dma_tx_trigger:
 725              	.LFB443:
 148:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 149:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
 150:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   Returns SPI DMA TX trigger.
 151:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 152:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @param[in] sdp       pointer to a @p spi_driver_t structure
 153:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @return              DMA TX trigger.
 154:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 155:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @notapi
 156:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
 157:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** uint32_t spi_dev_get_dma_tx_trigger(spi_driver_t *sdp) {
 726              		.loc 1 157 56
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 16
 729              		@ frame_needed = 0, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 731 0000 84B0     		sub	sp, sp, #16
 732              		.cfi_def_cfa_offset 16
 733 0002 0190     		str	r0, [sp, #4]
 158:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 159:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     uint32_t dma_tx_trigger;
 160:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 161:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     if (sdp == &DRV_SPI1) {
 734              		.loc 1 161 8
 735 0004 019B     		ldr	r3, [sp, #4]
 736 0006 0D4A     		ldr	r2, .L53
 737 0008 9342     		cmp	r3, r2
 738 000a 02D1     		bne	.L48
 162:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         dma_tx_trigger = DMAMUX1_SPI1_TX;
 739              		.loc 1 162 24
 740 000c 0B23     		movs	r3, #11
 741 000e 0393     		str	r3, [sp, #12]
 742 0010 0FE0     		b	.L49
 743              	.L48:
 163:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI2) {
 744              		.loc 1 163 15
 745 0012 019B     		ldr	r3, [sp, #4]
 746 0014 0A4A     		ldr	r2, .L53+4
 747 0016 9342     		cmp	r3, r2
 748 0018 02D1     		bne	.L50
 164:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         dma_tx_trigger = DMAMUX1_SPI2_TX;
 749              		.loc 1 164 24
 750 001a 0D23     		movs	r3, #13
 751 001c 0393     		str	r3, [sp, #12]
 752 001e 08E0     		b	.L49
 753              	.L50:
 165:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI3) {
 754              		.loc 1 165 15
 755 0020 019B     		ldr	r3, [sp, #4]
 756 0022 084A     		ldr	r2, .L53+8
 757 0024 9342     		cmp	r3, r2
 758 0026 02D1     		bne	.L51
 166:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         dma_tx_trigger = DMAMUX1_SPI3_TX;
 759              		.loc 1 166 24
 760 0028 0F23     		movs	r3, #15
 761 002a 0393     		str	r3, [sp, #12]
 762 002c 01E0     		b	.L49
 763              	.L51:
 167:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else {
 168:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         dma_tx_trigger = DMAMUX1_SPI4_TX;
 764              		.loc 1 168 24
 765 002e 6B23     		movs	r3, #107
 766 0030 0393     		str	r3, [sp, #12]
 767              	.L49:
 169:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     }
 170:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 171:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     return dma_tx_trigger;
 768              		.loc 1 171 12
 769 0032 039B     		ldr	r3, [sp, #12]
 172:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 770              		.loc 1 172 1
 771 0034 1846     		mov	r0, r3
 772 0036 04B0     		add	sp, sp, #16
 773              		.cfi_def_cfa_offset 0
 774              		@ sp needed
 775 0038 7047     		bx	lr
 776              	.L54:
 777 003a 00BF     		.align	2
 778              	.L53:
 779 003c 00000000 		.word	DRV_SPI1
 780 0040 00000000 		.word	DRV_SPI2
 781 0044 00000000 		.word	DRV_SPI3
 782              		.cfi_endproc
 783              	.LFE443:
 785              		.section	.text.spi_dev_get_dma_rx_trigger,"ax",%progbits
 786              		.align	1
 787              		.p2align 4,,15
 788              		.global	spi_dev_get_dma_rx_trigger
 789              		.syntax unified
 790              		.thumb
 791              		.thumb_func
 793              	spi_dev_get_dma_rx_trigger:
 794              	.LFB444:
 173:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 174:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
 175:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   Returns SPI DMA RX trigger.
 176:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 177:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @param[in] sdp       pointer to a @p spi_driver_t structure
 178:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @return              DMA RX trigger.
 179:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 180:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @notapi
 181:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
 182:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** uint32_t spi_dev_get_dma_rx_trigger(spi_driver_t *sdp) {
 795              		.loc 1 182 56
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 16
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799              		@ link register save eliminated.
 800 0000 84B0     		sub	sp, sp, #16
 801              		.cfi_def_cfa_offset 16
 802 0002 0190     		str	r0, [sp, #4]
 183:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 184:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     uint32_t dma_rx_trigger;
 185:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 186:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     if (sdp == &DRV_SPI1) {
 803              		.loc 1 186 8
 804 0004 019B     		ldr	r3, [sp, #4]
 805 0006 0D4A     		ldr	r2, .L61
 806 0008 9342     		cmp	r3, r2
 807 000a 02D1     		bne	.L56
 187:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         dma_rx_trigger = DMAMUX1_SPI1_RX;
 808              		.loc 1 187 24
 809 000c 0A23     		movs	r3, #10
 810 000e 0393     		str	r3, [sp, #12]
 811 0010 0FE0     		b	.L57
 812              	.L56:
 188:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI2) {
 813              		.loc 1 188 15
 814 0012 019B     		ldr	r3, [sp, #4]
 815 0014 0A4A     		ldr	r2, .L61+4
 816 0016 9342     		cmp	r3, r2
 817 0018 02D1     		bne	.L58
 189:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         dma_rx_trigger = DMAMUX1_SPI2_RX;
 818              		.loc 1 189 24
 819 001a 0C23     		movs	r3, #12
 820 001c 0393     		str	r3, [sp, #12]
 821 001e 08E0     		b	.L57
 822              	.L58:
 190:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI3) {
 823              		.loc 1 190 15
 824 0020 019B     		ldr	r3, [sp, #4]
 825 0022 084A     		ldr	r2, .L61+8
 826 0024 9342     		cmp	r3, r2
 827 0026 02D1     		bne	.L59
 191:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         dma_rx_trigger = DMAMUX1_SPI3_RX;
 828              		.loc 1 191 24
 829 0028 0E23     		movs	r3, #14
 830 002a 0393     		str	r3, [sp, #12]
 831 002c 01E0     		b	.L57
 832              	.L59:
 192:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else {
 193:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         dma_rx_trigger = DMAMUX1_SPI4_RX;
 833              		.loc 1 193 24
 834 002e 6A23     		movs	r3, #106
 835 0030 0393     		str	r3, [sp, #12]
 836              	.L57:
 194:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     }
 195:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 196:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     return dma_rx_trigger;
 837              		.loc 1 196 12
 838 0032 039B     		ldr	r3, [sp, #12]
 197:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 839              		.loc 1 197 1
 840 0034 1846     		mov	r0, r3
 841 0036 04B0     		add	sp, sp, #16
 842              		.cfi_def_cfa_offset 0
 843              		@ sp needed
 844 0038 7047     		bx	lr
 845              	.L62:
 846 003a 00BF     		.align	2
 847              	.L61:
 848 003c 00000000 		.word	DRV_SPI1
 849 0040 00000000 		.word	DRV_SPI2
 850 0044 00000000 		.word	DRV_SPI3
 851              		.cfi_endproc
 852              	.LFE444:
 854              		.section	.text.spi_dev_get_vector,"ax",%progbits
 855              		.align	1
 856              		.p2align 4,,15
 857              		.global	spi_dev_get_vector
 858              		.syntax unified
 859              		.thumb
 860              		.thumb_func
 862              	spi_dev_get_vector:
 863              	.LFB445:
 198:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 199:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
 200:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   Returns SPI interrupt vector.
 201:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 202:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @param[in] sdp       pointer to a @p spi_driver_t structure
 203:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @return              SPI interrupt vector
 204:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 205:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @notapi
 206:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
 207:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** IRQn_Type spi_dev_get_vector(spi_driver_t *sdp) {
 864              		.loc 1 207 49
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 16
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 869 0000 84B0     		sub	sp, sp, #16
 870              		.cfi_def_cfa_offset 16
 871 0002 0190     		str	r0, [sp, #4]
 208:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 209:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     IRQn_Type vector;
 210:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 211:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     if (sdp == &DRV_SPI1) {
 872              		.loc 1 211 8
 873 0004 019B     		ldr	r3, [sp, #4]
 874 0006 0F4A     		ldr	r2, .L69
 875 0008 9342     		cmp	r3, r2
 876 000a 03D1     		bne	.L64
 212:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         vector = IRQ_SPI1_VECTOR;
 877              		.loc 1 212 16
 878 000c 2323     		movs	r3, #35
 879 000e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 880 0012 12E0     		b	.L65
 881              	.L64:
 213:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI2) {
 882              		.loc 1 213 15
 883 0014 019B     		ldr	r3, [sp, #4]
 884 0016 0C4A     		ldr	r2, .L69+4
 885 0018 9342     		cmp	r3, r2
 886 001a 03D1     		bne	.L66
 214:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         vector = IRQ_SPI2_VECTOR;
 887              		.loc 1 214 16
 888 001c 2423     		movs	r3, #36
 889 001e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 890 0022 0AE0     		b	.L65
 891              	.L66:
 215:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else if (sdp == &DRV_SPI3) {
 892              		.loc 1 215 15
 893 0024 019B     		ldr	r3, [sp, #4]
 894 0026 094A     		ldr	r2, .L69+8
 895 0028 9342     		cmp	r3, r2
 896 002a 03D1     		bne	.L67
 216:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         vector = IRQ_SPI3_VECTOR;
 897              		.loc 1 216 16
 898 002c 3323     		movs	r3, #51
 899 002e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 900 0032 02E0     		b	.L65
 901              	.L67:
 217:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     } else {
 218:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****         vector = IRQ_SPI4_VECTOR;
 902              		.loc 1 218 16
 903 0034 3423     		movs	r3, #52
 904 0036 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 905              	.L65:
 219:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     }
 220:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 221:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     return vector;
 906              		.loc 1 221 12
 907 003a BDF90E30 		ldrsh	r3, [sp, #14]
 222:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 908              		.loc 1 222 1
 909 003e 1846     		mov	r0, r3
 910 0040 04B0     		add	sp, sp, #16
 911              		.cfi_def_cfa_offset 0
 912              		@ sp needed
 913 0042 7047     		bx	lr
 914              	.L70:
 915              		.align	2
 916              	.L69:
 917 0044 00000000 		.word	DRV_SPI1
 918 0048 00000000 		.word	DRV_SPI2
 919 004c 00000000 		.word	DRV_SPI3
 920              		.cfi_endproc
 921              	.LFE445:
 923              		.section	.text.VectorCC,"ax",%progbits
 924              		.align	1
 925              		.p2align 4,,15
 926              		.global	VectorCC
 927              		.syntax unified
 928              		.thumb
 929              		.thumb_func
 931              	VectorCC:
 932              	.LFB446:
 223:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 224:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
 225:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   SPI1 interrupt handler.
 226:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 227:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @isr
 228:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
 229:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** IRQ_HANDLER(IRQ_SPI1_HANDLER) {
 933              		.loc 1 229 31
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 0
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 937 0000 08B5     		push	{r3, lr}
 938              		.cfi_def_cfa_offset 8
 939              		.cfi_offset 3, -8
 940              		.cfi_offset 14, -4
 230:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 231:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     IRQ_PROLOGUE();
 232:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 233:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     __spi_serve_interrupt(&DRV_SPI1);
 941              		.loc 1 233 5
 942 0002 0248     		ldr	r0, .L72
 943 0004 FFF7FEFF 		bl	__spi_serve_interrupt
 234:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 235:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     IRQ_EPILOGUE();
 236:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 944              		.loc 1 236 1
 945 0008 00BF     		nop
 946 000a 08BD     		pop	{r3, pc}
 947              	.L73:
 948              		.align	2
 949              	.L72:
 950 000c 00000000 		.word	DRV_SPI1
 951              		.cfi_endproc
 952              	.LFE446:
 954              		.section	.text.VectorD0,"ax",%progbits
 955              		.align	1
 956              		.p2align 4,,15
 957              		.global	VectorD0
 958              		.syntax unified
 959              		.thumb
 960              		.thumb_func
 962              	VectorD0:
 963              	.LFB447:
 237:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 238:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
 239:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   SPI2 interrupt handler.
 240:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 241:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @isr
 242:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
 243:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** IRQ_HANDLER(IRQ_SPI2_HANDLER) {
 964              		.loc 1 243 31
 965              		.cfi_startproc
 966              		@ args = 0, pretend = 0, frame = 0
 967              		@ frame_needed = 0, uses_anonymous_args = 0
 968 0000 08B5     		push	{r3, lr}
 969              		.cfi_def_cfa_offset 8
 970              		.cfi_offset 3, -8
 971              		.cfi_offset 14, -4
 244:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 245:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     IRQ_PROLOGUE();
 246:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 247:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     __spi_serve_interrupt(&DRV_SPI2);
 972              		.loc 1 247 5
 973 0002 0248     		ldr	r0, .L75
 974 0004 FFF7FEFF 		bl	__spi_serve_interrupt
 248:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 249:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     IRQ_EPILOGUE();
 250:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 975              		.loc 1 250 1
 976 0008 00BF     		nop
 977 000a 08BD     		pop	{r3, pc}
 978              	.L76:
 979              		.align	2
 980              	.L75:
 981 000c 00000000 		.word	DRV_SPI2
 982              		.cfi_endproc
 983              	.LFE447:
 985              		.section	.text.Vector10C,"ax",%progbits
 986              		.align	1
 987              		.p2align 4,,15
 988              		.global	Vector10C
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 993              	Vector10C:
 994              	.LFB448:
 251:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 252:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
 253:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   SPI3 interrupt handler.
 254:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 255:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @isr
 256:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
 257:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** IRQ_HANDLER(IRQ_SPI3_HANDLER) {
 995              		.loc 1 257 31
 996              		.cfi_startproc
 997              		@ args = 0, pretend = 0, frame = 0
 998              		@ frame_needed = 0, uses_anonymous_args = 0
 999 0000 08B5     		push	{r3, lr}
 1000              		.cfi_def_cfa_offset 8
 1001              		.cfi_offset 3, -8
 1002              		.cfi_offset 14, -4
 258:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 259:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     IRQ_PROLOGUE();
 260:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 261:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     __spi_serve_interrupt(&DRV_SPI3);
 1003              		.loc 1 261 5
 1004 0002 0248     		ldr	r0, .L78
 1005 0004 FFF7FEFF 		bl	__spi_serve_interrupt
 262:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 263:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     IRQ_EPILOGUE();
 264:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 1006              		.loc 1 264 1
 1007 0008 00BF     		nop
 1008 000a 08BD     		pop	{r3, pc}
 1009              	.L79:
 1010              		.align	2
 1011              	.L78:
 1012 000c 00000000 		.word	DRV_SPI3
 1013              		.cfi_endproc
 1014              	.LFE448:
 1016              		.section	.text.Vector110,"ax",%progbits
 1017              		.align	1
 1018              		.p2align 4,,15
 1019              		.global	Vector110
 1020              		.syntax unified
 1021              		.thumb
 1022              		.thumb_func
 1024              	Vector110:
 1025              	.LFB449:
 265:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 266:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** /**
 267:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @brief   SPI4 interrupt handler.
 268:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  *
 269:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  * @isr
 270:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****  */
 271:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** IRQ_HANDLER(IRQ_SPI4_HANDLER) {
 1026              		.loc 1 271 31
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030 0000 08B5     		push	{r3, lr}
 1031              		.cfi_def_cfa_offset 8
 1032              		.cfi_offset 3, -8
 1033              		.cfi_offset 14, -4
 272:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 273:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     IRQ_PROLOGUE();
 274:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 275:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     __spi_serve_interrupt(&DRV_SPI4);
 1034              		.loc 1 275 5
 1035 0002 0248     		ldr	r0, .L81
 1036 0004 FFF7FEFF 		bl	__spi_serve_interrupt
 276:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** 
 277:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c ****     IRQ_EPILOGUE();
 278:Modules/Drivers/Comms/SPI/src/sr5e1/spi_dev.c **** }
 1037              		.loc 1 278 1
 1038 0008 00BF     		nop
 1039 000a 08BD     		pop	{r3, pc}
 1040              	.L82:
 1041              		.align	2
 1042              	.L81:
 1043 000c 00000000 		.word	DRV_SPI4
 1044              		.cfi_endproc
 1045              	.LFE449:
 1047              		.text
 1048              	.Letext0:
 1049              		.file 3 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 1050              		.file 4 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 1051              		.file 5 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\cmsis\\core\\i
 1052              		.file 6 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\\
 1053              		.file 7 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\\
 1054              		.file 8 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\\
 1055              		.file 9 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\\
 1056              		.file 10 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\system\\gpio\\
 1057              		.file 11 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\spi\\in
 1058              		.file 12 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\spi\\in
 1059              		.file 13 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\spi\\in
 1060              		.file 14 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\system\\dma\\i
DEFINED SYMBOLS
                            *ABS*:00000000 spi_dev.c
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:19     .text.spi_dev_get_reg_ptr:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:26     .text.spi_dev_get_reg_ptr:00000000 spi_dev_get_reg_ptr
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:82     .text.spi_dev_get_reg_ptr:0000003c $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:93     .text.spi_dev_get_clock:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:100    .text.spi_dev_get_clock:00000000 spi_dev_get_clock
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:155    .text.spi_dev_get_clock:0000003c $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:164    .text.spi_dev_clock_enable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:171    .text.spi_dev_clock_enable:00000000 spi_dev_clock_enable
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:478    .text.spi_dev_clock_enable:00000264 $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:485    .text.spi_dev_clock_disable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:492    .text.spi_dev_clock_disable:00000000 spi_dev_clock_disable
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:710    .text.spi_dev_clock_disable:0000016c $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:717    .text.spi_dev_get_dma_tx_trigger:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:724    .text.spi_dev_get_dma_tx_trigger:00000000 spi_dev_get_dma_tx_trigger
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:779    .text.spi_dev_get_dma_tx_trigger:0000003c $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:786    .text.spi_dev_get_dma_rx_trigger:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:793    .text.spi_dev_get_dma_rx_trigger:00000000 spi_dev_get_dma_rx_trigger
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:848    .text.spi_dev_get_dma_rx_trigger:0000003c $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:855    .text.spi_dev_get_vector:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:862    .text.spi_dev_get_vector:00000000 spi_dev_get_vector
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:917    .text.spi_dev_get_vector:00000044 $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:924    .text.VectorCC:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:931    .text.VectorCC:00000000 VectorCC
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:950    .text.VectorCC:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:955    .text.VectorD0:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:962    .text.VectorD0:00000000 VectorD0
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:981    .text.VectorD0:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:986    .text.Vector10C:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:993    .text.Vector10C:00000000 Vector10C
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:1012   .text.Vector10C:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:1017   .text.Vector110:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:1024   .text.Vector110:00000000 Vector110
C:\Users\AAA\AppData\Local\Temp\ccMZs4ol.s:1043   .text.Vector110:0000000c $d
                           .group:00000000 wm4.0.a614e68b47a8f647caa7e8088949ad9c
                           .group:00000000 wm4.sr5e1xx.h.22.568547583bf3c00ded67adadc0110f08
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:00000000 wm4.core_cm7.h.66.a4062db891274e2143912fc0bd7e55e3
                           .group:00000000 wm4.cmsis_gcc.h.26.498d0ad17a45fc9ef20fdc01caf02259
                           .group:00000000 wm4.core_cm7.h.305.f28cb27b64654b9b703ea60dbab0003d
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.core_cm7.h.2376.07b7b0525701732543280b71e0cd2400
                           .group:00000000 wm4.SR5E1_ADC.h.14.21608e6aff125ba995dd767d6d8dc311
                           .group:00000000 wm4.SR5E1_CEM.h.14.01fe5742c8f1ae35b1f3af05932f702e
                           .group:00000000 wm4.SR5E1_CMU.h.14.2617b38b159abe38028862394531e06d
                           .group:00000000 wm4.SR5E1_COMP.h.14.4b6fdfe4f5f7fd9bedf3a99b98bdf4cd
                           .group:00000000 wm4.SR5E1_CORDIC.h.14.354fbf7c9eaf6963d38eaa25cf28ffe8
                           .group:00000000 wm4.SR5E1_CRC.h.14.270685b4f0bb89cdb48054af5fe3c4ef
                           .group:00000000 wm4.SR5E1_DAC.h.14.8c26a0ff04b0cfeb55306cc3f22187b8
                           .group:00000000 wm4.SR5E1_DBGMCU.h.14.427df893d53a8044654f017ba01c25ed
                           .group:00000000 wm4.SR5E1_DMA.h.14.a7f9a92f844b40a86965798c2e64240b
                           .group:00000000 wm4.SR5E1_DMAMUX.h.14.471b3b4dfd4d41515f1df49493698866
                           .group:00000000 wm4.SR5E1_EXTI.h.14.a325ea3fe89cd84894660551c33241ea
                           .group:00000000 wm4.SR5E1_FCCU.h.14.0ebf0f0f36e079d28613ad2c80e17e23
                           .group:00000000 wm4.SR5E1_FDCAN.h.14.ac57101fad5dbc798bfb93f34c899de7
                           .group:00000000 wm4.SR5E1_FLASH_REG_ITF.h.14.d23d1d44923f9b20b8c8fdb51d66aefd
                           .group:00000000 wm4.SR5E1_GPIO.h.14.1c84071e130d7c64b62470ab0e18a1f1
                           .group:00000000 wm4.SR5E1_HRTIM.h.24.03932387d2522e6bd5c772a4edaf2f5d
                           .group:00000000 wm4.SR5E1_HSEM.h.14.cbe70eee519f01b16452c3f8c99d8df1
                           .group:00000000 wm4.SR5E1_I2C.h.14.350ba3e0f4fd57828457efa80135c36c
                           .group:00000000 wm4.SR5E1_IWDG.h.14.20b7c5f05cf7ae94464c360d7af3660d
                           .group:00000000 wm4.SR5E1_NVM_CTRL.h.14.5f442617f0628d4f16258f211c614ef9
                           .group:00000000 wm4.SR5E1_PLLDIG.h.14.bd87a8e6917eee17dae2f312c8e5fa53
                           .group:00000000 wm4.SR5E1_PMC_DIG.h.14.6b7406ff48d7bcd1e53033a370604200
                           .group:00000000 wm4.SR5E1_RCC.h.14.56734803c71534de286e793a53649740
                           .group:00000000 wm4.SR5E1_RTC.h.14.47037cbc7d8175dbf2be1dc0bb955e3f
                           .group:00000000 wm4.SR5E1_SD_ADC.h.14.552b97d0b8f3c1fd4df6d8964b2f1a80
                           .group:00000000 wm4.SR5E1_SPI.h.14.42d52112e540f85ade4d9135f8b87d72
                           .group:00000000 wm4.SR5E1_SSCM.h.14.8e6a2ad0ce5fca422fc3d69939b6125b
                           .group:00000000 wm4.SR5E1_SYSCFG.h.14.02b969490118ce4069914b5e94f7ca65
                           .group:00000000 wm4.SR5E1_TDM.h.14.a40ed7928cad243a57fd233fccf01ad2
                           .group:00000000 wm4.SR5E1_TIM.h.14.05b8efc5395873619642d61a4b0b5a54
                           .group:00000000 wm4.SR5E1_UART.h.14.eec3ab82b02b3bdb3de500483675b83f
                           .group:00000000 wm4.SR5E1_WWDG.h.14.59b45efc70e442cc6ef03702aad4ad88
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.typedefs.h.36.07fe3956b4e751037cfee70edcd0b397
                           .group:00000000 wm4.irq_numbers.h.38.b76ee9208c5ae3feb2392b512990cf71
                           .group:00000000 wm4.regs.h.23.38915225b13378a72a9bf21e632c378b
                           .group:00000000 wm4.gpio.h.38.4f37c988f6412e2fcf390b4a4a9849b1
                           .group:00000000 wm4.dmamux.h.25.337aea179f6dbcc87c52aae26d38f76e
                           .group:00000000 wm4.clock_cfg.h.23.3c8ba5c0347398a4587362787f86fe62
                           .group:00000000 wm4.clock.h.37.c942461032b5a15e2a4133c6666f70ce
                           .group:00000000 wm4.irq.h.37.78714f25754c8b09d1428599101f6cc7
                           .group:00000000 wm4.dma.h.40.f77dd217a06ceba13a3cfdd4102a73c1

UNDEFINED SYMBOLS
DRV_SPI1
DRV_SPI2
DRV_SPI3
__spi_serve_interrupt
DRV_SPI4
