[options]
isa rv32imc

[depth]
insn              20
reg         15    25
pc_fwd      10    30
pc_bwd      10    30
liveness    1  10 30
unique      1  10 30
causal      10    30
causal_mem  10    30
causal_io   10    30
csrw              30
cover       1     15

[sort]
reg_ch0

[csrs]
mcycle
minstret

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_ALTOPS
`define RISCV_FORMAL_UMODE
`define PICORV32_CSR_RESTRICT
`define PICORV32_TESTBUG_NONE
`define DEBUGNETS

[defines liveness]
`define PICORV32_FAIRNESS

[verilog-files]
@basedir@/cores/@core@/wrapper.sv
@basedir@/cores/@core@/@core@.v

[cover]
always @* if (!reset) cover (channel[0].cnt_insns == 2);
