{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692103577097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692103577097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 18:16:17 2023 " "Processing started: Tue Aug 15 18:16:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692103577097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103577097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FOUR_BIT_ADDER_SUBTRACTOR -c FOUR_BIT_ADDER_SUBTRACTOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off FOUR_BIT_ADDER_SUBTRACTOR -c FOUR_BIT_ADDER_SUBTRACTOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103577097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692103577350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692103577350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103582590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103582602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FOUR_BIT_ADDER_SUBTRACTOR-Structure " "Found design unit 1: FOUR_BIT_ADDER_SUBTRACTOR-Structure" {  } { { "FOUR_BIT_ADDER_SUBTRACTOR.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/FOUR_BIT_ADDER_SUBTRACTOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "1 FOUR_BIT_ADDER_SUBTRACTOR " "Found entity 1: FOUR_BIT_ADDER_SUBTRACTOR" {  } { { "FOUR_BIT_ADDER_SUBTRACTOR.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/FOUR_BIT_ADDER_SUBTRACTOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103582602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103582602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER " "Found design unit 1: FULL_ADDER" {  } { { "FULL_ADDER.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/FULL_ADDER.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FULLADDER-Struct " "Found design unit 2: FULLADDER-Struct" {  } { { "FULL_ADDER.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/FULL_ADDER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER " "Found entity 1: FULLADDER" {  } { { "FULL_ADDER.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/FULL_ADDER.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692103582602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103582602 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "S0 FOUR_BIT_ADDER_SUBTRACTOR.vhd(23) " "VHDL Interface Declaration error in FOUR_BIT_ADDER_SUBTRACTOR.vhd(23): interface object \"S0\" of mode out cannot be read. Change object mode to buffer." {  } { { "FOUR_BIT_ADDER_SUBTRACTOR.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/FOUR_BIT_ADDER_SUBTRACTOR.vhd" 23 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1692103582602 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "S in S0 out FOUR_BIT_ADDER_SUBTRACTOR.vhd(23) " "VHDL error at FOUR_BIT_ADDER_SUBTRACTOR.vhd(23): actual port \"S0\" of mode \"out\" cannot be associated with formal port \"S\" of mode \"in\"" {  } { { "FOUR_BIT_ADDER_SUBTRACTOR.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/FOUR_BIT_ADDER_SUBTRACTOR.vhd" 23 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692103582602 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "S0 FOUR_BIT_ADDER_SUBTRACTOR.vhd(23) " "VHDL error at FOUR_BIT_ADDER_SUBTRACTOR.vhd(23): can't read value of interface object \"S0\" of mode OUT" {  } { { "FOUR_BIT_ADDER_SUBTRACTOR.vhd" "" { Text "C:/Users/Acer/Documents/EE214/Week1/Homework/FOUR_BIT_ADDER_SUBTRACTOR/FOUR_BIT_ADDER_SUBTRACTOR.vhd" 23 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1692103582602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692103582680 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 15 18:16:22 2023 " "Processing ended: Tue Aug 15 18:16:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692103582680 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692103582680 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692103582680 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692103582680 ""}
