#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bd7cf19550 .scope module, "demux_2line_8bit" "demux_2line_8bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "out0";
    .port_info 3 /OUTPUT 8 "out1";
L_000001bd7cfbd088 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001bd7cf4e040_0 .net *"_ivl_0", 7 0, L_000001bd7cfbd088;  1 drivers
L_000001bd7cfbd0d0 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001bd7cf4d500_0 .net *"_ivl_4", 7 0, L_000001bd7cfbd0d0;  1 drivers
o000001bd7cf58d78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bd7cf4d820_0 .net "in", 7 0, o000001bd7cf58d78;  0 drivers
v000001bd7cf4ca60_0 .net "out0", 7 0, L_000001bd7cfb9cb0;  1 drivers
v000001bd7cf459a0_0 .net "out1", 7 0, L_000001bd7cfba9d0;  1 drivers
o000001bd7cf58e08 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd7cf448c0_0 .net "sel", 0 0, o000001bd7cf58e08;  0 drivers
L_000001bd7cfb9cb0 .functor MUXZ 8, o000001bd7cf58d78, L_000001bd7cfbd088, o000001bd7cf58e08, C4<>;
L_000001bd7cfba9d0 .functor MUXZ 8, L_000001bd7cfbd0d0, o000001bd7cf58d78, o000001bd7cf58e08, C4<>;
S_000001bd7cf196e0 .scope module, "demux_8line_8bit" "demux_8line_8bit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 3 "sel";
    .port_info 2 /OUTPUT 8 "out0";
    .port_info 3 /OUTPUT 8 "out1";
    .port_info 4 /OUTPUT 8 "out2";
    .port_info 5 /OUTPUT 8 "out3";
    .port_info 6 /OUTPUT 8 "out4";
    .port_info 7 /OUTPUT 8 "out5";
    .port_info 8 /OUTPUT 8 "out6";
    .port_info 9 /OUTPUT 8 "out7";
o000001bd7cf58ef8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bd7cf44aa0_0 .net "in", 7 0, o000001bd7cf58ef8;  0 drivers
v000001bd7cf44d20_0 .var "out0", 7 0;
v000001bd7cf45f40_0 .var "out1", 7 0;
v000001bd7cf45b80_0 .var "out2", 7 0;
v000001bd7cfae240_0 .var "out3", 7 0;
v000001bd7cfaf000_0 .var "out4", 7 0;
v000001bd7cfafbe0_0 .var "out5", 7 0;
v000001bd7cfafd20_0 .var "out6", 7 0;
v000001bd7cfaef60_0 .var "out7", 7 0;
o000001bd7cf590a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001bd7cfae4c0_0 .net "sel", 2 0, o000001bd7cf590a8;  0 drivers
E_000001bd7cf3b980 .event anyedge, v000001bd7cfae4c0_0, v000001bd7cf44aa0_0;
S_000001bd7cf19870 .scope module, "mux_2line_8bit" "mux_2line_8bit" 4 2;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
o000001bd7cf592b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bd7cfafaa0_0 .net "in0", 7 0, o000001bd7cf592b8;  0 drivers
o000001bd7cf592e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001bd7cfafdc0_0 .net "in1", 7 0, o000001bd7cf592e8;  0 drivers
v000001bd7cfaf0a0_0 .net "out", 7 0, L_000001bd7cfbac50;  1 drivers
o000001bd7cf59348 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd7cfaea60_0 .net "sel", 0 0, o000001bd7cf59348;  0 drivers
L_000001bd7cfbac50 .functor MUXZ 8, o000001bd7cf592b8, o000001bd7cf592e8, o000001bd7cf59348, C4<>;
S_000001bd7cf14d70 .scope module, "tb_top" "tb_top" 5 2;
 .timescale 0 0;
o000001bd7cf5c4c8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001bd7cfb92b0_0 .net "A", 1 0, o000001bd7cf5c4c8;  0 drivers
o000001bd7cf5c4f8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001bd7cfba750_0 .net "B", 1 0, o000001bd7cf5c4f8;  0 drivers
o000001bd7cf5c528 .functor BUFZ 2, C4<zz>; HiZ drive
v000001bd7cfbb650_0 .net "C", 1 0, o000001bd7cf5c528;  0 drivers
o000001bd7cf5c558 .functor BUFZ 2, C4<zz>; HiZ drive
v000001bd7cfbb790_0 .net "D", 1 0, o000001bd7cf5c558;  0 drivers
v000001bd7cfb90d0_0 .net "bus_high", 3 0, L_000001bd7cfbcb90;  1 drivers
v000001bd7cfbacf0_0 .net "bus_low", 3 0, L_000001bd7cfbcd70;  1 drivers
v000001bd7cfb95d0_0 .net "carry_flag", 0 0, L_000001bd7d01d020;  1 drivers
v000001bd7cfb9350_0 .var "clk", 0 0;
v000001bd7cfbab10_0 .var "clr", 0 0;
v000001bd7cfbb5b0_0 .net "out", 7 0, v000001bd7cfb3a20_0;  1 drivers
o000001bd7cf5c678 .functor BUFZ 1, C4<z>; HiZ drive
v000001bd7cfbabb0_0 .net "zero_flag", 0 0, o000001bd7cf5c678;  0 drivers
S_000001bd7cf8ed60 .scope module, "uut" "top" 5 13, 6 1 0, S_000001bd7cf14d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "bus_high";
    .port_info 1 /OUTPUT 4 "bus_low";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /INPUT 1 "clr";
    .port_info 5 /OUTPUT 2 "A";
    .port_info 6 /OUTPUT 2 "B";
    .port_info 7 /OUTPUT 2 "C";
    .port_info 8 /OUTPUT 2 "D";
    .port_info 9 /OUTPUT 1 "carry_flag";
    .port_info 10 /OUTPUT 1 "zero_flag";
L_000001bd7d018110 .functor BUFIF1 1, v000001bd7cfb9350_0, L_000001bd7cf54a40, C4<0>, C4<0>;
L_000001bd7d018880 .functor NOT 1, L_000001bd7d018c00, C4<0>, C4<0>, C4<0>;
L_000001bd7d0188f0 .functor NOT 1, L_000001bd7d018b90, C4<0>, C4<0>, C4<0>;
L_000001bd7d01cdf0 .functor NOT 1, L_000001bd7d018b20, C4<0>, C4<0>, C4<0>;
L_000001bd7d01c990 .functor NOT 1, L_000001bd7d018dc0, C4<0>, C4<0>, C4<0>;
L_000001bd7d01c680 .functor NOT 1, L_000001bd7d018730, C4<0>, C4<0>, C4<0>;
o000001bd7cf596d8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001bd7d01d020 .functor BUFZ 1, o000001bd7cf596d8, C4<0>, C4<0>, C4<0>;
L_000001bd7d01c140 .functor NOT 1, L_000001bd7d0186c0, C4<0>, C4<0>, C4<0>;
RS_000001bd7cf59498 .resolv tri, v000001bd7cfb2760_0, L_000001bd7cfbb510, L_000001bd7cfbc370, L_000001bd7cfbc870, L_000001bd7cfbca50;
L_000001bd7d01c220 .functor BUFZ 8, RS_000001bd7cf59498, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bd7cfb7970_0 .net "A", 1 0, o000001bd7cf5c4c8;  alias, 0 drivers
v000001bd7cfb8230_0 .net "B", 1 0, o000001bd7cf5c4f8;  alias, 0 drivers
v000001bd7cfb7e70_0 .net "C", 1 0, o000001bd7cf5c528;  alias, 0 drivers
v000001bd7cfb89b0_0 .net "D", 1 0, o000001bd7cf5c558;  alias, 0 drivers
v000001bd7cfb7470_0 .net *"_ivl_24", 7 0, L_000001bd7d01c220;  1 drivers
v000001bd7cfb76f0_0 .net "acc_out", 7 0, v000001bd7cfaf3c0_0;  1 drivers
v000001bd7cfb7ab0_0 .net "acc_out_en", 0 0, L_000001bd7d018dc0;  1 drivers
v000001bd7cfb7790_0 .net "b_reg_out", 7 0, v000001bd7cfb0a70_0;  1 drivers
v000001bd7cfb82d0_0 .net8 "buf_clk", 0 0, L_000001bd7d018110;  1 drivers, strength-aware
v000001bd7cfb8d70_0 .net8 "bus", 7 0, RS_000001bd7cf59498;  5 drivers
v000001bd7cfb8e10_0 .net "bus_high", 3 0, L_000001bd7cfbcb90;  alias, 1 drivers
v000001bd7cfb7a10_0 .net "bus_low", 3 0, L_000001bd7cfbcd70;  alias, 1 drivers
v000001bd7cfb7bf0_0 .net "carry_flag", 0 0, L_000001bd7d01d020;  alias, 1 drivers
v000001bd7cfb7dd0_0 .net "clk", 0 0, v000001bd7cfb9350_0;  1 drivers
v000001bd7cfb8a50_0 .net "clr", 0 0, v000001bd7cfbab10_0;  1 drivers
v000001bd7cfb84b0_0 .net "inc", 0 0, L_000001bd7cfbb010;  1 drivers
v000001bd7cfb7830_0 .net "ir_out", 7 0, v000001bd7cfb26c0_0;  1 drivers
v000001bd7cfb7c90_0 .net "ld_acc", 0 0, L_000001bd7d01cdf0;  1 drivers
v000001bd7cfb80f0_0 .net "ld_b_reg", 0 0, L_000001bd7d01c680;  1 drivers
v000001bd7cfb78d0_0 .net "ld_ir", 0 0, L_000001bd7d0188f0;  1 drivers
v000001bd7cfb7d30_0 .net "ld_mar", 0 0, L_000001bd7d018880;  1 drivers
v000001bd7cfb7f10_0 .net "ld_out_reg", 0 0, L_000001bd7d01c140;  1 drivers
v000001bd7cfb7fb0_0 .net "low_acc_out_en", 0 0, L_000001bd7d01c990;  1 drivers
v000001bd7cfb8050_0 .net "low_halt", 0 0, L_000001bd7cf54a40;  1 drivers
v000001bd7cfb8190_0 .net "low_ir_out_en", 0 0, L_000001bd7d018d50;  1 drivers
v000001bd7cfb8370_0 .net "low_ld_acc", 0 0, L_000001bd7d018b20;  1 drivers
v000001bd7cfb85f0_0 .net "low_ld_b_reg", 0 0, L_000001bd7d018730;  1 drivers
v000001bd7cfb8410_0 .net "low_ld_ir", 0 0, L_000001bd7d018b90;  1 drivers
v000001bd7cfb9b70_0 .net "low_ld_mar", 0 0, L_000001bd7d018c00;  1 drivers
v000001bd7cfbb330_0 .net "low_ld_out_reg", 0 0, L_000001bd7d0186c0;  1 drivers
v000001bd7cfba390_0 .net "low_mem_out_en", 0 0, L_000001bd7d018ce0;  1 drivers
v000001bd7cfba610_0 .net "mar_out", 3 0, v000001bd7cfb3c00_0;  1 drivers
v000001bd7cfbb3d0_0 .net "op_code", 3 0, L_000001bd7cfbc5f0;  1 drivers
v000001bd7cfba930_0 .net "out", 7 0, v000001bd7cfb3a20_0;  alias, 1 drivers
v000001bd7cfba430_0 .net "pc_out_en", 0 0, L_000001bd7cfbb470;  1 drivers
v000001bd7cfba7f0_0 .net "sub_add", 0 0, L_000001bd7d018260;  1 drivers
v000001bd7cfbaed0_0 .net "subadd_out_en", 0 0, L_000001bd7d018570;  1 drivers
v000001bd7cfb9a30_0 .net "zero_flag", 0 0, o000001bd7cf5c678;  alias, 0 drivers
L_000001bd7cfbb510 .part/pv L_000001bd7cfbb150, 0, 4, 8;
L_000001bd7cfb97b0 .part RS_000001bd7cf59498, 0, 4;
L_000001bd7cfbc690 .part v000001bd7cfb26c0_0, 0, 4;
L_000001bd7cfbc370 .part/pv L_000001bd7cfb9ad0, 0, 4, 8;
L_000001bd7cfbc5f0 .part v000001bd7cfb26c0_0, 4, 4;
L_000001bd7cfbcb90 .part L_000001bd7d01c220, 4, 4;
L_000001bd7cfbcd70 .part L_000001bd7d01c220, 0, 4;
S_000001bd7cf14f00 .scope module, "acc" "dff_posedge" 6 71, 7 1 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /OUTPUT 8 "qbar";
P_000001bd7cf3ba40 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
L_000001bd7d01c5a0 .functor NOT 8, v000001bd7cfaf3c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bd7cfaf960_0 .net8 "clk", 0 0, L_000001bd7d018110;  alias, 1 drivers, strength-aware
v000001bd7cfafc80_0 .net "clr", 0 0, v000001bd7cfbab10_0;  alias, 1 drivers
v000001bd7cfaf320_0 .net8 "d", 7 0, RS_000001bd7cf59498;  alias, 5 drivers
v000001bd7cfae420_0 .net "i_en", 0 0, L_000001bd7d01cdf0;  alias, 1 drivers
v000001bd7cfaf3c0_0 .var "q", 7 0;
v000001bd7cfaec40_0 .net "qbar", 7 0, L_000001bd7d01c5a0;  1 drivers
E_000001bd7cf3b840 .event posedge, v000001bd7cfafc80_0, v000001bd7cfaf960_0;
S_000001bd7cf15090 .scope module, "asub" "alu_latch" 6 85, 8 1 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /INPUT 1 "out_en";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 8 "out";
P_000001bd7cf3b880 .param/l "cin_adder" 0 8 9, C4<0>;
L_000001bd7d01cca0 .functor NOT 1, L_000001bd7d018570, C4<0>, C4<0>, C4<0>;
v000001bd7cfae380_0 .net "A", 7 0, v000001bd7cfaf3c0_0;  alias, 1 drivers
v000001bd7cfaed80_0 .net "B", 7 0, v000001bd7cfb0a70_0;  alias, 1 drivers
v000001bd7cfb0070_0 .net "add_sub_low_out_en", 0 0, L_000001bd7d01cca0;  1 drivers
v000001bd7cfb1a10_0 .net "add_sub_out", 7 0, v000001bd7cfaf460_0;  1 drivers
v000001bd7cfb1c90_0 .net "cout", 0 0, o000001bd7cf596d8;  0 drivers
v000001bd7cfb13d0_0 .net8 "out", 7 0, RS_000001bd7cf59498;  alias, 5 drivers
v000001bd7cfb0cf0_0 .net "out_en", 0 0, L_000001bd7d018570;  alias, 1 drivers
v000001bd7cfb0ed0_0 .net "sub", 0 0, L_000001bd7d018260;  alias, 1 drivers
S_000001bd7cf1ab50 .scope module, "r1" "alu" 8 12, 9 1 0, S_000001bd7cf15090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "operation";
    .port_info 4 /OUTPUT 8 "sum";
    .port_info 5 /OUTPUT 1 "cout";
v000001bd7cfaf500_0 .net "a", 7 0, v000001bd7cfaf3c0_0;  alias, 1 drivers
v000001bd7cfae9c0_0 .net "b", 7 0, v000001bd7cfb0a70_0;  alias, 1 drivers
L_000001bd7cfbd2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bd7cfafe60_0 .net "cin", 0 0, L_000001bd7cfbd2c8;  1 drivers
v000001bd7cfaece0_0 .net "cout", 0 0, o000001bd7cf596d8;  alias, 0 drivers
v000001bd7cfaeec0_0 .net "operation", 0 0, L_000001bd7d018260;  alias, 1 drivers
v000001bd7cfae6a0_0 .net "sum", 7 0, v000001bd7cfaf460_0;  alias, 1 drivers
v000001bd7cfaf460_0 .var "temp", 7 0;
E_000001bd7cf3bb80 .event anyedge, v000001bd7cfaeec0_0, v000001bd7cfaf3c0_0, v000001bd7cfae9c0_0;
S_000001bd7cf1ace0 .scope module, "tri8" "tribuf_8bit" 8 19, 10 2 0, S_000001bd7cf15090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 1 "low_enable";
v000001bd7cfafa00_0 .net "in", 7 0, v000001bd7cfaf460_0;  alias, 1 drivers
v000001bd7cfafb40_0 .net "low_enable", 0 0, L_000001bd7d01cca0;  alias, 1 drivers
v000001bd7cfaeba0_0 .net8 "out", 7 0, RS_000001bd7cf59498;  alias, 5 drivers
L_000001bd7cfbbbf0 .part v000001bd7cfaf460_0, 0, 4;
L_000001bd7cfbbc90 .part v000001bd7cfaf460_0, 4, 4;
L_000001bd7cfbca50 .concat8 [ 4 4 0 0], L_000001bd7cfbc550, L_000001bd7cfbcc30;
S_000001bd7cf1ae70 .scope module, "b0" "tribuf_4bit" 10 6, 11 2 0, S_000001bd7cf1ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_000001bd7d01c6f0 .functor BUFIF0 1, L_000001bd7cfbc7d0, L_000001bd7d01cca0, C4<0>, C4<0>;
L_000001bd7d01cc30 .functor BUFIF0 1, L_000001bd7cfbbfb0, L_000001bd7d01cca0, C4<0>, C4<0>;
L_000001bd7d01ce60 .functor BUFIF0 1, L_000001bd7cfbcaf0, L_000001bd7d01cca0, C4<0>, C4<0>;
L_000001bd7d01cae0 .functor BUFIF0 1, L_000001bd7cfbbb50, L_000001bd7d01cca0, C4<0>, C4<0>;
v000001bd7cfaf6e0_0 .net8 *"_ivl_1", 0 0, L_000001bd7d01c6f0;  1 drivers, strength-aware
v000001bd7cfae920_0 .net8 *"_ivl_11", 0 0, L_000001bd7d01ce60;  1 drivers, strength-aware
v000001bd7cfaff00_0 .net *"_ivl_14", 0 0, L_000001bd7cfbcaf0;  1 drivers
v000001bd7cfaf5a0_0 .net8 *"_ivl_16", 0 0, L_000001bd7d01cae0;  1 drivers, strength-aware
v000001bd7cfaf140_0 .net *"_ivl_20", 0 0, L_000001bd7cfbbb50;  1 drivers
v000001bd7cfaf1e0_0 .net *"_ivl_4", 0 0, L_000001bd7cfbc7d0;  1 drivers
v000001bd7cfaf280_0 .net8 *"_ivl_6", 0 0, L_000001bd7d01cc30;  1 drivers, strength-aware
v000001bd7cfae560_0 .net *"_ivl_9", 0 0, L_000001bd7cfbbfb0;  1 drivers
v000001bd7cfae600_0 .net "in", 3 0, L_000001bd7cfbbbf0;  1 drivers
v000001bd7cfaf640_0 .net "low_enable", 0 0, L_000001bd7d01cca0;  alias, 1 drivers
v000001bd7cfae740_0 .net "out", 3 0, L_000001bd7cfbc550;  1 drivers
L_000001bd7cfbc7d0 .part L_000001bd7cfbbbf0, 0, 1;
L_000001bd7cfbbfb0 .part L_000001bd7cfbbbf0, 1, 1;
L_000001bd7cfbcaf0 .part L_000001bd7cfbbbf0, 2, 1;
L_000001bd7cfbc550 .concat8 [ 1 1 1 1], L_000001bd7d01c6f0, L_000001bd7d01cc30, L_000001bd7d01ce60, L_000001bd7d01cae0;
L_000001bd7cfbbb50 .part L_000001bd7cfbbbf0, 3, 1;
S_000001bd7cf01570 .scope module, "b1" "tribuf_4bit" 10 7, 11 2 0, S_000001bd7cf1ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_000001bd7d01c760 .functor BUFIF0 1, L_000001bd7cfbc910, L_000001bd7d01cca0, C4<0>, C4<0>;
L_000001bd7d01c8b0 .functor BUFIF0 1, L_000001bd7cfbbab0, L_000001bd7d01cca0, C4<0>, C4<0>;
L_000001bd7d01cd10 .functor BUFIF0 1, L_000001bd7cfbce10, L_000001bd7d01cca0, C4<0>, C4<0>;
L_000001bd7d01c7d0 .functor BUFIF0 1, L_000001bd7cfbc9b0, L_000001bd7d01cca0, C4<0>, C4<0>;
v000001bd7cfaf780_0 .net8 *"_ivl_1", 0 0, L_000001bd7d01c760;  1 drivers, strength-aware
v000001bd7cfae1a0_0 .net8 *"_ivl_11", 0 0, L_000001bd7d01cd10;  1 drivers, strength-aware
v000001bd7cfaf820_0 .net *"_ivl_14", 0 0, L_000001bd7cfbce10;  1 drivers
v000001bd7cfae060_0 .net8 *"_ivl_16", 0 0, L_000001bd7d01c7d0;  1 drivers, strength-aware
v000001bd7cfae7e0_0 .net *"_ivl_20", 0 0, L_000001bd7cfbc9b0;  1 drivers
v000001bd7cfae880_0 .net *"_ivl_4", 0 0, L_000001bd7cfbc910;  1 drivers
v000001bd7cfae100_0 .net8 *"_ivl_6", 0 0, L_000001bd7d01c8b0;  1 drivers, strength-aware
v000001bd7cfaee20_0 .net *"_ivl_9", 0 0, L_000001bd7cfbbab0;  1 drivers
v000001bd7cfaeb00_0 .net "in", 3 0, L_000001bd7cfbbc90;  1 drivers
v000001bd7cfae2e0_0 .net "low_enable", 0 0, L_000001bd7d01cca0;  alias, 1 drivers
v000001bd7cfaf8c0_0 .net "out", 3 0, L_000001bd7cfbcc30;  1 drivers
L_000001bd7cfbc910 .part L_000001bd7cfbbc90, 0, 1;
L_000001bd7cfbbab0 .part L_000001bd7cfbbc90, 1, 1;
L_000001bd7cfbce10 .part L_000001bd7cfbbc90, 2, 1;
L_000001bd7cfbcc30 .concat8 [ 1 1 1 1], L_000001bd7d01c760, L_000001bd7d01c8b0, L_000001bd7d01cd10, L_000001bd7d01c7d0;
L_000001bd7cfbc9b0 .part L_000001bd7cfbbc90, 3, 1;
S_000001bd7cf01700 .scope module, "b_reg" "dff_posedge" 6 81, 7 1 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /OUTPUT 8 "qbar";
P_000001bd7cf3b3c0 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
L_000001bd7d01c4c0 .functor NOT 8, v000001bd7cfb0a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bd7cfb1290_0 .net8 "clk", 0 0, L_000001bd7d018110;  alias, 1 drivers, strength-aware
v000001bd7cfb09d0_0 .net "clr", 0 0, v000001bd7cfbab10_0;  alias, 1 drivers
v000001bd7cfb0570_0 .net8 "d", 7 0, RS_000001bd7cf59498;  alias, 5 drivers
v000001bd7cfb0b10_0 .net "i_en", 0 0, L_000001bd7d01c680;  alias, 1 drivers
v000001bd7cfb0a70_0 .var "q", 7 0;
v000001bd7cfb0930_0 .net "qbar", 7 0, L_000001bd7d01c4c0;  1 drivers
S_000001bd7cf01890 .scope module, "buf0" "tribuf_4bit" 6 64, 11 2 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_000001bd7d01ced0 .functor BUFIF0 1, L_000001bd7cfb98f0, L_000001bd7d018d50, C4<0>, C4<0>;
L_000001bd7d01cd80 .functor BUFIF0 1, L_000001bd7cfb9990, L_000001bd7d018d50, C4<0>, C4<0>;
L_000001bd7d01c300 .functor BUFIF0 1, L_000001bd7cfb9c10, L_000001bd7d018d50, C4<0>, C4<0>;
L_000001bd7d01cf40 .functor BUFIF0 1, L_000001bd7cfbc4b0, L_000001bd7d018d50, C4<0>, C4<0>;
v000001bd7cfb0110_0 .net8 *"_ivl_1", 0 0, L_000001bd7d01ced0;  1 drivers, strength-aware
v000001bd7cfb1470_0 .net8 *"_ivl_11", 0 0, L_000001bd7d01c300;  1 drivers, strength-aware
v000001bd7cfb1330_0 .net *"_ivl_14", 0 0, L_000001bd7cfb9c10;  1 drivers
v000001bd7cfb0750_0 .net8 *"_ivl_16", 0 0, L_000001bd7d01cf40;  1 drivers, strength-aware
v000001bd7cfb0430_0 .net *"_ivl_20", 0 0, L_000001bd7cfbc4b0;  1 drivers
v000001bd7cfb1ab0_0 .net *"_ivl_4", 0 0, L_000001bd7cfb98f0;  1 drivers
v000001bd7cfb1830_0 .net8 *"_ivl_6", 0 0, L_000001bd7d01cd80;  1 drivers, strength-aware
v000001bd7cfb1970_0 .net *"_ivl_9", 0 0, L_000001bd7cfb9990;  1 drivers
v000001bd7cfb1d30_0 .net "in", 3 0, L_000001bd7cfbc690;  1 drivers
v000001bd7cfb0390_0 .net "low_enable", 0 0, L_000001bd7d018d50;  alias, 1 drivers
v000001bd7cfb15b0_0 .net "out", 3 0, L_000001bd7cfb9ad0;  1 drivers
L_000001bd7cfb98f0 .part L_000001bd7cfbc690, 0, 1;
L_000001bd7cfb9990 .part L_000001bd7cfbc690, 1, 1;
L_000001bd7cfb9c10 .part L_000001bd7cfbc690, 2, 1;
L_000001bd7cfb9ad0 .concat8 [ 1 1 1 1], L_000001bd7d01ced0, L_000001bd7d01cd80, L_000001bd7d01c300, L_000001bd7d01cf40;
L_000001bd7cfbc4b0 .part L_000001bd7cfbc690, 3, 1;
S_000001bd7cf009e0 .scope module, "buf1" "tribuf_8bit" 6 76, 10 2 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 1 "low_enable";
v000001bd7cfb1f10_0 .net "in", 7 0, v000001bd7cfaf3c0_0;  alias, 1 drivers
v000001bd7cfb0250_0 .net "low_enable", 0 0, L_000001bd7d01c990;  alias, 1 drivers
v000001bd7cfb06b0_0 .net8 "out", 7 0, RS_000001bd7cf59498;  alias, 5 drivers
L_000001bd7cfbbdd0 .part v000001bd7cfaf3c0_0, 0, 4;
L_000001bd7cfbba10 .part v000001bd7cfaf3c0_0, 4, 4;
L_000001bd7cfbc870 .concat8 [ 4 4 0 0], L_000001bd7cfbbf10, L_000001bd7cfbc230;
S_000001bd7cf00b70 .scope module, "b0" "tribuf_4bit" 10 6, 11 2 0, S_000001bd7cf009e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_000001bd7d01c840 .functor BUFIF0 1, L_000001bd7cfbc050, L_000001bd7d01c990, C4<0>, C4<0>;
L_000001bd7d01cb50 .functor BUFIF0 1, L_000001bd7cfbc0f0, L_000001bd7d01c990, C4<0>, C4<0>;
L_000001bd7d01ca00 .functor BUFIF0 1, L_000001bd7cfbc2d0, L_000001bd7d01c990, C4<0>, C4<0>;
L_000001bd7d01cfb0 .functor BUFIF0 1, L_000001bd7cfbcf50, L_000001bd7d01c990, C4<0>, C4<0>;
v000001bd7cfb1510_0 .net8 *"_ivl_1", 0 0, L_000001bd7d01c840;  1 drivers, strength-aware
v000001bd7cfb1650_0 .net8 *"_ivl_11", 0 0, L_000001bd7d01ca00;  1 drivers, strength-aware
v000001bd7cfb0bb0_0 .net *"_ivl_14", 0 0, L_000001bd7cfbc2d0;  1 drivers
v000001bd7cfb0c50_0 .net8 *"_ivl_16", 0 0, L_000001bd7d01cfb0;  1 drivers, strength-aware
v000001bd7cfb0d90_0 .net *"_ivl_20", 0 0, L_000001bd7cfbcf50;  1 drivers
v000001bd7cfb0e30_0 .net *"_ivl_4", 0 0, L_000001bd7cfbc050;  1 drivers
v000001bd7cfb02f0_0 .net8 *"_ivl_6", 0 0, L_000001bd7d01cb50;  1 drivers, strength-aware
v000001bd7cfb0f70_0 .net *"_ivl_9", 0 0, L_000001bd7cfbc0f0;  1 drivers
v000001bd7cfb16f0_0 .net "in", 3 0, L_000001bd7cfbbdd0;  1 drivers
v000001bd7cfb10b0_0 .net "low_enable", 0 0, L_000001bd7d01c990;  alias, 1 drivers
v000001bd7cfb04d0_0 .net "out", 3 0, L_000001bd7cfbbf10;  1 drivers
L_000001bd7cfbc050 .part L_000001bd7cfbbdd0, 0, 1;
L_000001bd7cfbc0f0 .part L_000001bd7cfbbdd0, 1, 1;
L_000001bd7cfbc2d0 .part L_000001bd7cfbbdd0, 2, 1;
L_000001bd7cfbbf10 .concat8 [ 1 1 1 1], L_000001bd7d01c840, L_000001bd7d01cb50, L_000001bd7d01ca00, L_000001bd7d01cfb0;
L_000001bd7cfbcf50 .part L_000001bd7cfbbdd0, 3, 1;
S_000001bd7cf00d00 .scope module, "b1" "tribuf_4bit" 10 7, 11 2 0, S_000001bd7cf009e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_000001bd7d01cbc0 .functor BUFIF0 1, L_000001bd7cfbc410, L_000001bd7d01c990, C4<0>, C4<0>;
L_000001bd7d01c3e0 .functor BUFIF0 1, L_000001bd7cfbccd0, L_000001bd7d01c990, C4<0>, C4<0>;
L_000001bd7d01c1b0 .functor BUFIF0 1, L_000001bd7cfbc730, L_000001bd7d01c990, C4<0>, C4<0>;
L_000001bd7d01c450 .functor BUFIF0 1, L_000001bd7cfbc190, L_000001bd7d01c990, C4<0>, C4<0>;
v000001bd7cfb01b0_0 .net8 *"_ivl_1", 0 0, L_000001bd7d01cbc0;  1 drivers, strength-aware
v000001bd7cfb1010_0 .net8 *"_ivl_11", 0 0, L_000001bd7d01c1b0;  1 drivers, strength-aware
v000001bd7cfb1790_0 .net *"_ivl_14", 0 0, L_000001bd7cfbc730;  1 drivers
v000001bd7cfb1150_0 .net8 *"_ivl_16", 0 0, L_000001bd7d01c450;  1 drivers, strength-aware
v000001bd7cfb1b50_0 .net *"_ivl_20", 0 0, L_000001bd7cfbc190;  1 drivers
v000001bd7cfb11f0_0 .net *"_ivl_4", 0 0, L_000001bd7cfbc410;  1 drivers
v000001bd7cfb18d0_0 .net8 *"_ivl_6", 0 0, L_000001bd7d01c3e0;  1 drivers, strength-aware
v000001bd7cfb1bf0_0 .net *"_ivl_9", 0 0, L_000001bd7cfbccd0;  1 drivers
v000001bd7cfb1dd0_0 .net "in", 3 0, L_000001bd7cfbba10;  1 drivers
v000001bd7cfb1e70_0 .net "low_enable", 0 0, L_000001bd7d01c990;  alias, 1 drivers
v000001bd7cfb0610_0 .net "out", 3 0, L_000001bd7cfbc230;  1 drivers
L_000001bd7cfbc410 .part L_000001bd7cfbba10, 0, 1;
L_000001bd7cfbccd0 .part L_000001bd7cfbba10, 1, 1;
L_000001bd7cfbc730 .part L_000001bd7cfbba10, 2, 1;
L_000001bd7cfbc230 .concat8 [ 1 1 1 1], L_000001bd7d01cbc0, L_000001bd7d01c3e0, L_000001bd7d01c1b0, L_000001bd7d01c450;
L_000001bd7cfbc190 .part L_000001bd7cfbba10, 3, 1;
S_000001bd7cef9340 .scope module, "ir" "dff_posedge" 6 60, 7 1 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /OUTPUT 8 "qbar";
P_000001bd7cf38780 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
L_000001bd7d018490 .functor NOT 8, v000001bd7cfb26c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bd7cfb07f0_0 .net8 "clk", 0 0, L_000001bd7d018110;  alias, 1 drivers, strength-aware
v000001bd7cfb0890_0 .net "clr", 0 0, v000001bd7cfbab10_0;  alias, 1 drivers
v000001bd7cfb2f80_0 .net8 "d", 7 0, RS_000001bd7cf59498;  alias, 5 drivers
v000001bd7cfb35c0_0 .net "i_en", 0 0, L_000001bd7d0188f0;  alias, 1 drivers
v000001bd7cfb26c0_0 .var "q", 7 0;
v000001bd7cfb2800_0 .net "qbar", 7 0, L_000001bd7d018490;  1 drivers
S_000001bd7cfb4090 .scope module, "mar" "dff_posedge" 6 49, 7 1 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "q";
    .port_info 5 /OUTPUT 4 "qbar";
P_000001bd7cf37d40 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000000100>;
L_000001bd7d0183b0 .functor NOT 4, v000001bd7cfb3c00_0, C4<0000>, C4<0000>, C4<0000>;
v000001bd7cfb23a0_0 .net8 "clk", 0 0, L_000001bd7d018110;  alias, 1 drivers, strength-aware
v000001bd7cfb3e80_0 .net "clr", 0 0, v000001bd7cfbab10_0;  alias, 1 drivers
v000001bd7cfb2b20_0 .net "d", 3 0, L_000001bd7cfb97b0;  1 drivers
v000001bd7cfb3660_0 .net "i_en", 0 0, L_000001bd7d018880;  alias, 1 drivers
v000001bd7cfb3c00_0 .var "q", 3 0;
v000001bd7cfb2440_0 .net "qbar", 3 0, L_000001bd7d0183b0;  1 drivers
S_000001bd7cfb4220 .scope module, "mem" "rom16_8bit" 6 53, 12 1 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /INPUT 1 "low_o_en";
    .port_info 2 /OUTPUT 8 "data_out";
v000001bd7cfb24e0_0 .net "addr", 3 0, v000001bd7cfb3c00_0;  alias, 1 drivers
v000001bd7cfb2760_0 .var "data_out", 7 0;
v000001bd7cfb30c0_0 .net "low_o_en", 0 0, L_000001bd7d018ce0;  alias, 1 drivers
E_000001bd7cf37e80 .event anyedge, v000001bd7cfb30c0_0, v000001bd7cfb3c00_0;
S_000001bd7cfb4ea0 .scope module, "out_reg" "dff_posedge" 6 90, 7 1 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "i_en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /OUTPUT 8 "qbar";
P_000001bd7cf388c0 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
L_000001bd7d01c920 .functor NOT 8, v000001bd7cfb3a20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001bd7cfb2940_0 .net8 "clk", 0 0, L_000001bd7d018110;  alias, 1 drivers, strength-aware
v000001bd7cfb2580_0 .net "clr", 0 0, v000001bd7cfbab10_0;  alias, 1 drivers
v000001bd7cfb3d40_0 .net8 "d", 7 0, RS_000001bd7cf59498;  alias, 5 drivers
v000001bd7cfb3200_0 .net "i_en", 0 0, L_000001bd7d01c140;  alias, 1 drivers
v000001bd7cfb3a20_0 .var "q", 7 0;
v000001bd7cfb29e0_0 .net "qbar", 7 0, L_000001bd7d01c920;  1 drivers
S_000001bd7cfb43b0 .scope module, "pc" "program_counter" 6 42, 13 1 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inc";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_out_en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 4 "out";
L_000001bd7d018e30 .functor NOT 1, L_000001bd7cfbb470, C4<0>, C4<0>, C4<0>;
v000001bd7cfb32a0_0 .net8 "clk", 0 0, L_000001bd7d018110;  alias, 1 drivers, strength-aware
v000001bd7cfb3340_0 .net "clr", 0 0, v000001bd7cfbab10_0;  alias, 1 drivers
v000001bd7cfb2620_0 .var "hold", 3 0;
v000001bd7cfb2d00_0 .net "inc", 0 0, L_000001bd7cfbb010;  alias, 1 drivers
v000001bd7cfb33e0_0 .net "not_pc_out_en", 0 0, L_000001bd7d018e30;  1 drivers
v000001bd7cfb2da0_0 .net "out", 3 0, L_000001bd7cfbb150;  1 drivers
v000001bd7cfb3700_0 .net "pc_out_en", 0 0, L_000001bd7cfbb470;  alias, 1 drivers
S_000001bd7cfb4540 .scope module, "tbuf" "tribuf_4bit" 13 8, 11 2 0, S_000001bd7cfb43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "low_enable";
L_000001bd7d0189d0 .functor BUFIF0 1, L_000001bd7cfb9670, L_000001bd7d018e30, C4<0>, C4<0>;
L_000001bd7d018f10 .functor BUFIF0 1, L_000001bd7cfb9210, L_000001bd7d018e30, C4<0>, C4<0>;
L_000001bd7d0181f0 .functor BUFIF0 1, L_000001bd7cfb9710, L_000001bd7d018e30, C4<0>, C4<0>;
L_000001bd7d0187a0 .functor BUFIF0 1, L_000001bd7cfba110, L_000001bd7d018e30, C4<0>, C4<0>;
v000001bd7cfb2a80_0 .net8 *"_ivl_1", 0 0, L_000001bd7d0189d0;  1 drivers, strength-aware
v000001bd7cfb28a0_0 .net8 *"_ivl_11", 0 0, L_000001bd7d0181f0;  1 drivers, strength-aware
v000001bd7cfb2bc0_0 .net *"_ivl_14", 0 0, L_000001bd7cfb9710;  1 drivers
v000001bd7cfb3ca0_0 .net8 *"_ivl_16", 0 0, L_000001bd7d0187a0;  1 drivers, strength-aware
v000001bd7cfb2c60_0 .net *"_ivl_20", 0 0, L_000001bd7cfba110;  1 drivers
v000001bd7cfb3160_0 .net *"_ivl_4", 0 0, L_000001bd7cfb9670;  1 drivers
v000001bd7cfb3480_0 .net8 *"_ivl_6", 0 0, L_000001bd7d018f10;  1 drivers, strength-aware
v000001bd7cfb3020_0 .net *"_ivl_9", 0 0, L_000001bd7cfb9210;  1 drivers
v000001bd7cfb3f20_0 .net "in", 3 0, v000001bd7cfb2620_0;  1 drivers
v000001bd7cfb3520_0 .net "low_enable", 0 0, L_000001bd7d018e30;  alias, 1 drivers
v000001bd7cfb2ee0_0 .net "out", 3 0, L_000001bd7cfbb150;  alias, 1 drivers
L_000001bd7cfb9670 .part v000001bd7cfb2620_0, 0, 1;
L_000001bd7cfb9210 .part v000001bd7cfb2620_0, 1, 1;
L_000001bd7cfb9710 .part v000001bd7cfb2620_0, 2, 1;
L_000001bd7cfbb150 .concat8 [ 1 1 1 1], L_000001bd7d0189d0, L_000001bd7d018f10, L_000001bd7d0181f0, L_000001bd7d0187a0;
L_000001bd7cfba110 .part v000001bd7cfb2620_0, 3, 1;
S_000001bd7cfb46d0 .scope module, "seq" "control_sequencer" 6 20, 14 19 0, S_000001bd7cf8ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op_code";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "inc";
    .port_info 4 /OUTPUT 1 "pc_out_en";
    .port_info 5 /OUTPUT 1 "low_ld_mar";
    .port_info 6 /OUTPUT 1 "low_mem_out_en";
    .port_info 7 /OUTPUT 1 "low_ld_ir";
    .port_info 8 /OUTPUT 1 "low_ir_out_en";
    .port_info 9 /OUTPUT 1 "low_ld_acc";
    .port_info 10 /OUTPUT 1 "acc_out_en";
    .port_info 11 /OUTPUT 1 "sub_add";
    .port_info 12 /OUTPUT 1 "subadd_out_en";
    .port_info 13 /OUTPUT 1 "low_ld_b_reg";
    .port_info 14 /OUTPUT 1 "low_ld_out_reg";
    .port_info 15 /OUTPUT 1 "low_halt";
L_000001bd7cf54ab0 .functor OR 1, L_000001bd7cfb93f0, L_000001bd7cfb9fd0, C4<0>, C4<0>;
L_000001bd7cf3ca00 .functor OR 1, L_000001bd7cf54ab0, L_000001bd7cfbb290, C4<0>, C4<0>;
L_000001bd7cf3cfb0 .functor AND 1, L_000001bd7cfba890, L_000001bd7cf3ca00, C4<1>, C4<1>;
L_000001bd7cf3c530 .functor OR 1, L_000001bd7cfb9f30, L_000001bd7cf3cfb0, C4<0>, C4<0>;
L_000001bd7d018c00 .functor NOT 1, L_000001bd7cf3c530, C4<0>, C4<0>, C4<0>;
L_000001bd7d018ff0 .functor OR 1, L_000001bd7cfb93f0, L_000001bd7cfb9fd0, C4<0>, C4<0>;
L_000001bd7d018500 .functor OR 1, L_000001bd7d018ff0, L_000001bd7cfbb290, C4<0>, C4<0>;
L_000001bd7d018a40 .functor AND 1, L_000001bd7cfb9490, L_000001bd7d018500, C4<1>, C4<1>;
L_000001bd7d018c70 .functor OR 1, L_000001bd7cfbaa70, L_000001bd7d018a40, C4<0>, C4<0>;
L_000001bd7d018ce0 .functor NOT 1, L_000001bd7d018c70, C4<0>, C4<0>, C4<0>;
L_000001bd7d018b90 .functor NOT 1, L_000001bd7cfbb830, C4<0>, C4<0>, C4<0>;
L_000001bd7d018810 .functor OR 1, L_000001bd7cfb93f0, L_000001bd7cfb9fd0, C4<0>, C4<0>;
L_000001bd7d018ab0 .functor OR 1, L_000001bd7d018810, L_000001bd7cfbb290, C4<0>, C4<0>;
L_000001bd7d0182d0 .functor AND 1, L_000001bd7cfb9d50, L_000001bd7d018ab0, C4<1>, C4<1>;
L_000001bd7d018d50 .functor NOT 1, L_000001bd7d0182d0, C4<0>, C4<0>, C4<0>;
L_000001bd7d0185e0 .functor AND 1, L_000001bd7cfb9e90, L_000001bd7cfb9fd0, C4<1>, C4<1>;
L_000001bd7d018650 .functor OR 1, L_000001bd7cfb93f0, L_000001bd7cfbb290, C4<0>, C4<0>;
L_000001bd7d018180 .functor AND 1, L_000001bd7cfb9530, L_000001bd7d018650, C4<1>, C4<1>;
L_000001bd7d018420 .functor OR 1, L_000001bd7d0185e0, L_000001bd7d018180, C4<0>, C4<0>;
L_000001bd7d018b20 .functor NOT 1, L_000001bd7d018420, C4<0>, C4<0>, C4<0>;
L_000001bd7d018dc0 .functor AND 1, L_000001bd7cfba1b0, L_000001bd7cf54ea0, C4<1>, C4<1>;
L_000001bd7d018260 .functor AND 1, L_000001bd7cfba070, L_000001bd7cfbb290, C4<1>, C4<1>;
L_000001bd7d018ea0 .functor OR 1, L_000001bd7cfb93f0, L_000001bd7cfbb290, C4<0>, C4<0>;
L_000001bd7d018570 .functor AND 1, L_000001bd7cfb9170, L_000001bd7d018ea0, C4<1>, C4<1>;
L_000001bd7d018340 .functor OR 1, L_000001bd7cfb93f0, L_000001bd7cfbb290, C4<0>, C4<0>;
L_000001bd7d018960 .functor AND 1, L_000001bd7cfbb1f0, L_000001bd7d018340, C4<1>, C4<1>;
L_000001bd7d018730 .functor NOT 1, L_000001bd7d018960, C4<0>, C4<0>, C4<0>;
L_000001bd7d018f80 .functor AND 1, L_000001bd7cfb9850, L_000001bd7cf54ea0, C4<1>, C4<1>;
L_000001bd7d0186c0 .functor NOT 1, L_000001bd7d018f80, C4<0>, C4<0>, C4<0>;
v000001bd7cfb58c0_0 .net *"_ivl_10", 0 0, L_000001bd7cf3ca00;  1 drivers
v000001bd7cfb6ea0_0 .net *"_ivl_12", 0 0, L_000001bd7cf3cfb0;  1 drivers
v000001bd7cfb6220_0 .net *"_ivl_14", 0 0, L_000001bd7cf3c530;  1 drivers
v000001bd7cfb62c0_0 .net *"_ivl_19", 0 0, L_000001bd7cfbaa70;  1 drivers
v000001bd7cfb5a00_0 .net *"_ivl_21", 0 0, L_000001bd7cfb9490;  1 drivers
v000001bd7cfb5820_0 .net *"_ivl_22", 0 0, L_000001bd7d018ff0;  1 drivers
v000001bd7cfb55a0_0 .net *"_ivl_24", 0 0, L_000001bd7d018500;  1 drivers
v000001bd7cfb5640_0 .net *"_ivl_26", 0 0, L_000001bd7d018a40;  1 drivers
v000001bd7cfb5320_0 .net *"_ivl_28", 0 0, L_000001bd7d018c70;  1 drivers
v000001bd7cfb6900_0 .net *"_ivl_33", 0 0, L_000001bd7cfbb830;  1 drivers
v000001bd7cfb6720_0 .net *"_ivl_37", 0 0, L_000001bd7cfb9d50;  1 drivers
v000001bd7cfb6860_0 .net *"_ivl_38", 0 0, L_000001bd7d018810;  1 drivers
v000001bd7cfb6e00_0 .net *"_ivl_40", 0 0, L_000001bd7d018ab0;  1 drivers
v000001bd7cfb5780_0 .net *"_ivl_42", 0 0, L_000001bd7d0182d0;  1 drivers
v000001bd7cfb64a0_0 .net *"_ivl_47", 0 0, L_000001bd7cfb9e90;  1 drivers
v000001bd7cfb6360_0 .net *"_ivl_48", 0 0, L_000001bd7d0185e0;  1 drivers
v000001bd7cfb5140_0 .net *"_ivl_5", 0 0, L_000001bd7cfb9f30;  1 drivers
v000001bd7cfb6400_0 .net *"_ivl_51", 0 0, L_000001bd7cfb9530;  1 drivers
v000001bd7cfb6f40_0 .net *"_ivl_52", 0 0, L_000001bd7d018650;  1 drivers
v000001bd7cfb6680_0 .net *"_ivl_54", 0 0, L_000001bd7d018180;  1 drivers
v000001bd7cfb67c0_0 .net *"_ivl_56", 0 0, L_000001bd7d018420;  1 drivers
v000001bd7cfb69a0_0 .net *"_ivl_61", 0 0, L_000001bd7cfba1b0;  1 drivers
v000001bd7cfb5aa0_0 .net *"_ivl_65", 0 0, L_000001bd7cfba070;  1 drivers
v000001bd7cfb5b40_0 .net *"_ivl_69", 0 0, L_000001bd7cfb9170;  1 drivers
v000001bd7cfb5be0_0 .net *"_ivl_7", 0 0, L_000001bd7cfba890;  1 drivers
v000001bd7cfb50a0_0 .net *"_ivl_70", 0 0, L_000001bd7d018ea0;  1 drivers
v000001bd7cfb5c80_0 .net *"_ivl_75", 0 0, L_000001bd7cfbb1f0;  1 drivers
v000001bd7cfb5d20_0 .net *"_ivl_76", 0 0, L_000001bd7d018340;  1 drivers
v000001bd7cfb51e0_0 .net *"_ivl_78", 0 0, L_000001bd7d018960;  1 drivers
v000001bd7cfb5280_0 .net *"_ivl_8", 0 0, L_000001bd7cf54ab0;  1 drivers
v000001bd7cfb53c0_0 .net *"_ivl_83", 0 0, L_000001bd7cfb9850;  1 drivers
v000001bd7cfb70b0_0 .net *"_ivl_84", 0 0, L_000001bd7d018f80;  1 drivers
v000001bd7cfb7150_0 .net "acc_out_en", 0 0, L_000001bd7d018dc0;  alias, 1 drivers
v000001bd7cfb7650_0 .net "add", 0 0, L_000001bd7cfb93f0;  1 drivers
v000001bd7cfb75b0_0 .net8 "clk", 0 0, L_000001bd7d018110;  alias, 1 drivers, strength-aware
v000001bd7cfb71f0_0 .net "clr", 0 0, v000001bd7cfbab10_0;  alias, 1 drivers
v000001bd7cfb73d0_0 .net "inc", 0 0, L_000001bd7cfbb010;  alias, 1 drivers
v000001bd7cfb8690_0 .net "lda", 0 0, L_000001bd7cfb9fd0;  1 drivers
v000001bd7cfb8f50_0 .net "low_halt", 0 0, L_000001bd7cf54a40;  alias, 1 drivers
v000001bd7cfb8730_0 .net "low_ir_out_en", 0 0, L_000001bd7d018d50;  alias, 1 drivers
v000001bd7cfb8c30_0 .net "low_ld_acc", 0 0, L_000001bd7d018b20;  alias, 1 drivers
v000001bd7cfb8b90_0 .net "low_ld_b_reg", 0 0, L_000001bd7d018730;  alias, 1 drivers
v000001bd7cfb7510_0 .net "low_ld_ir", 0 0, L_000001bd7d018b90;  alias, 1 drivers
v000001bd7cfb8cd0_0 .net "low_ld_mar", 0 0, L_000001bd7d018c00;  alias, 1 drivers
v000001bd7cfb8eb0_0 .net "low_ld_out_reg", 0 0, L_000001bd7d0186c0;  alias, 1 drivers
v000001bd7cfb7b50_0 .net "low_mem_out_en", 0 0, L_000001bd7d018ce0;  alias, 1 drivers
v000001bd7cfb8550_0 .net "op_code", 3 0, L_000001bd7cfbc5f0;  alias, 1 drivers
v000001bd7cfb87d0_0 .net "out", 0 0, L_000001bd7cf54ea0;  1 drivers
v000001bd7cfb7290_0 .net "pc_out_en", 0 0, L_000001bd7cfbb470;  alias, 1 drivers
v000001bd7cfb8870_0 .net "sub", 0 0, L_000001bd7cfbb290;  1 drivers
v000001bd7cfb7330_0 .net "sub_add", 0 0, L_000001bd7d018260;  alias, 1 drivers
v000001bd7cfb8910_0 .net "subadd_out_en", 0 0, L_000001bd7d018570;  alias, 1 drivers
v000001bd7cfb8af0_0 .net "t", 5 0, v000001bd7cfb2e40_0;  1 drivers
L_000001bd7cfbb010 .part v000001bd7cfb2e40_0, 4, 1;
L_000001bd7cfbb470 .part v000001bd7cfb2e40_0, 5, 1;
L_000001bd7cfb9f30 .part v000001bd7cfb2e40_0, 5, 1;
L_000001bd7cfba890 .part v000001bd7cfb2e40_0, 2, 1;
L_000001bd7cfbaa70 .part v000001bd7cfb2e40_0, 3, 1;
L_000001bd7cfb9490 .part v000001bd7cfb2e40_0, 1, 1;
L_000001bd7cfbb830 .part v000001bd7cfb2e40_0, 3, 1;
L_000001bd7cfb9d50 .part v000001bd7cfb2e40_0, 2, 1;
L_000001bd7cfb9e90 .part v000001bd7cfb2e40_0, 1, 1;
L_000001bd7cfb9530 .part v000001bd7cfb2e40_0, 0, 1;
L_000001bd7cfba1b0 .part v000001bd7cfb2e40_0, 2, 1;
L_000001bd7cfba070 .part v000001bd7cfb2e40_0, 0, 1;
L_000001bd7cfb9170 .part v000001bd7cfb2e40_0, 0, 1;
L_000001bd7cfbb1f0 .part v000001bd7cfb2e40_0, 1, 1;
L_000001bd7cfb9850 .part v000001bd7cfb2e40_0, 2, 1;
S_000001bd7cfb49f0 .scope module, "counter" "ring_counter" 14 40, 15 3 0, S_000001bd7cfb46d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "t";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
v000001bd7cfb37a0_0 .net8 "clk", 0 0, L_000001bd7d018110;  alias, 1 drivers, strength-aware
v000001bd7cfb2080_0 .net "res", 0 0, v000001bd7cfbab10_0;  alias, 1 drivers
v000001bd7cfb2e40_0 .var "t", 5 0;
E_000001bd7cf38980/0 .event negedge, v000001bd7cfaf960_0;
E_000001bd7cf38980/1 .event posedge, v000001bd7cfafc80_0;
E_000001bd7cf38980 .event/or E_000001bd7cf38980/0, E_000001bd7cf38980/1;
S_000001bd7cfb4860 .scope module, "decoder" "instruction_decoder" 14 39, 16 3 0, S_000001bd7cfb46d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op_code";
    .port_info 1 /OUTPUT 1 "lda";
    .port_info 2 /OUTPUT 1 "add";
    .port_info 3 /OUTPUT 1 "sub";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "low_halt";
L_000001bd7cf54dc0 .functor NOT 1, L_000001bd7cfbb6f0, C4<0>, C4<0>, C4<0>;
L_000001bd7cf55140 .functor AND 1, L_000001bd7cf54dc0, L_000001bd7cfb9df0, C4<1>, C4<1>;
L_000001bd7cf54880 .functor AND 1, L_000001bd7cf55140, L_000001bd7cfba570, C4<1>, C4<1>;
L_000001bd7cf54ea0 .functor AND 1, L_000001bd7cf54880, L_000001bd7cfba250, C4<1>, C4<1>;
L_000001bd7cf54810 .functor AND 1, L_000001bd7cfba6b0, L_000001bd7cfba2f0, C4<1>, C4<1>;
L_000001bd7cf553e0 .functor AND 1, L_000001bd7cf54810, L_000001bd7cfbae30, C4<1>, C4<1>;
L_000001bd7cf549d0 .functor AND 1, L_000001bd7cf553e0, L_000001bd7cfbaf70, C4<1>, C4<1>;
L_000001bd7cf54a40 .functor NOT 1, L_000001bd7cf549d0, C4<0>, C4<0>, C4<0>;
v000001bd7cfb2260_0 .net *"_ivl_0", 31 0, L_000001bd7cfba4d0;  1 drivers
L_000001bd7cfbd1a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bd7cfb3de0_0 .net *"_ivl_11", 27 0, L_000001bd7cfbd1a8;  1 drivers
L_000001bd7cfbd1f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bd7cfb3ac0_0 .net/2u *"_ivl_12", 31 0, L_000001bd7cfbd1f0;  1 drivers
v000001bd7cfb3840_0 .net *"_ivl_16", 31 0, L_000001bd7cfbb0b0;  1 drivers
L_000001bd7cfbd238 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bd7cfb3b60_0 .net *"_ivl_19", 27 0, L_000001bd7cfbd238;  1 drivers
L_000001bd7cfbd280 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001bd7cfb38e0_0 .net/2u *"_ivl_20", 31 0, L_000001bd7cfbd280;  1 drivers
v000001bd7cfb2120_0 .net *"_ivl_25", 0 0, L_000001bd7cfbb6f0;  1 drivers
v000001bd7cfb21c0_0 .net *"_ivl_26", 0 0, L_000001bd7cf54dc0;  1 drivers
v000001bd7cfb3980_0 .net *"_ivl_29", 0 0, L_000001bd7cfb9df0;  1 drivers
L_000001bd7cfbd118 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bd7cfb2300_0 .net *"_ivl_3", 27 0, L_000001bd7cfbd118;  1 drivers
v000001bd7cfb6ae0_0 .net *"_ivl_30", 0 0, L_000001bd7cf55140;  1 drivers
v000001bd7cfb6a40_0 .net *"_ivl_33", 0 0, L_000001bd7cfba570;  1 drivers
v000001bd7cfb5fa0_0 .net *"_ivl_34", 0 0, L_000001bd7cf54880;  1 drivers
v000001bd7cfb6040_0 .net *"_ivl_37", 0 0, L_000001bd7cfba250;  1 drivers
L_000001bd7cfbd160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bd7cfb6c20_0 .net/2u *"_ivl_4", 31 0, L_000001bd7cfbd160;  1 drivers
v000001bd7cfb6d60_0 .net *"_ivl_41", 0 0, L_000001bd7cfba6b0;  1 drivers
v000001bd7cfb5dc0_0 .net *"_ivl_43", 0 0, L_000001bd7cfba2f0;  1 drivers
v000001bd7cfb56e0_0 .net *"_ivl_44", 0 0, L_000001bd7cf54810;  1 drivers
v000001bd7cfb60e0_0 .net *"_ivl_47", 0 0, L_000001bd7cfbae30;  1 drivers
v000001bd7cfb5e60_0 .net *"_ivl_48", 0 0, L_000001bd7cf553e0;  1 drivers
v000001bd7cfb5f00_0 .net *"_ivl_51", 0 0, L_000001bd7cfbaf70;  1 drivers
v000001bd7cfb6cc0_0 .net *"_ivl_52", 0 0, L_000001bd7cf549d0;  1 drivers
v000001bd7cfb6540_0 .net *"_ivl_8", 31 0, L_000001bd7cfbad90;  1 drivers
v000001bd7cfb5960_0 .net "add", 0 0, L_000001bd7cfb93f0;  alias, 1 drivers
v000001bd7cfb6b80_0 .net "lda", 0 0, L_000001bd7cfb9fd0;  alias, 1 drivers
v000001bd7cfb5460_0 .net "low_halt", 0 0, L_000001bd7cf54a40;  alias, 1 drivers
v000001bd7cfb65e0_0 .net "op_code", 3 0, L_000001bd7cfbc5f0;  alias, 1 drivers
v000001bd7cfb6180_0 .net "out", 0 0, L_000001bd7cf54ea0;  alias, 1 drivers
v000001bd7cfb5500_0 .net "sub", 0 0, L_000001bd7cfbb290;  alias, 1 drivers
L_000001bd7cfba4d0 .concat [ 4 28 0 0], L_000001bd7cfbc5f0, L_000001bd7cfbd118;
L_000001bd7cfb9fd0 .cmp/eq 32, L_000001bd7cfba4d0, L_000001bd7cfbd160;
L_000001bd7cfbad90 .concat [ 4 28 0 0], L_000001bd7cfbc5f0, L_000001bd7cfbd1a8;
L_000001bd7cfb93f0 .cmp/eq 32, L_000001bd7cfbad90, L_000001bd7cfbd1f0;
L_000001bd7cfbb0b0 .concat [ 4 28 0 0], L_000001bd7cfbc5f0, L_000001bd7cfbd238;
L_000001bd7cfbb290 .cmp/eq 32, L_000001bd7cfbb0b0, L_000001bd7cfbd280;
L_000001bd7cfbb6f0 .part L_000001bd7cfbc5f0, 0, 1;
L_000001bd7cfb9df0 .part L_000001bd7cfbc5f0, 1, 1;
L_000001bd7cfba570 .part L_000001bd7cfbc5f0, 2, 1;
L_000001bd7cfba250 .part L_000001bd7cfbc5f0, 3, 1;
L_000001bd7cfba6b0 .part L_000001bd7cfbc5f0, 0, 1;
L_000001bd7cfba2f0 .part L_000001bd7cfbc5f0, 1, 1;
L_000001bd7cfbae30 .part L_000001bd7cfbc5f0, 2, 1;
L_000001bd7cfbaf70 .part L_000001bd7cfbc5f0, 3, 1;
    .scope S_000001bd7cf196e0;
T_0 ;
    %wait E_000001bd7cf3b980;
    %load/vec4 v000001bd7cfae4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf44d20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45f40_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45b80_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfae240_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaf000_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafbe0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafd20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaef60_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000001bd7cf44aa0_0;
    %store/vec4 v000001bd7cf44d20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45f40_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45b80_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfae240_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaf000_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafbe0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafd20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaef60_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf44d20_0, 0, 8;
    %load/vec4 v000001bd7cf44aa0_0;
    %store/vec4 v000001bd7cf45f40_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45b80_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfae240_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaf000_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafbe0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafd20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaef60_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf44d20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45f40_0, 0, 8;
    %load/vec4 v000001bd7cf44aa0_0;
    %store/vec4 v000001bd7cf45b80_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfae240_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaf000_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafbe0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafd20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaef60_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf44d20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45f40_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45b80_0, 0, 8;
    %load/vec4 v000001bd7cf44aa0_0;
    %store/vec4 v000001bd7cfae240_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaf000_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafbe0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafd20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaef60_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf44d20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45f40_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45b80_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfae240_0, 0, 8;
    %load/vec4 v000001bd7cf44aa0_0;
    %store/vec4 v000001bd7cfaf000_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafbe0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafd20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaef60_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf44d20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45f40_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45b80_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfae240_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaf000_0, 0, 8;
    %load/vec4 v000001bd7cf44aa0_0;
    %store/vec4 v000001bd7cfafbe0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafd20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaef60_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf44d20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45f40_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45b80_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfae240_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaf000_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafbe0_0, 0, 8;
    %load/vec4 v000001bd7cf44aa0_0;
    %store/vec4 v000001bd7cfafd20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaef60_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf44d20_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45f40_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cf45b80_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfae240_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfaf000_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafbe0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001bd7cfafd20_0, 0, 8;
    %load/vec4 v000001bd7cf44aa0_0;
    %store/vec4 v000001bd7cfaef60_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bd7cfb49f0;
T_1 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001bd7cfb2e40_0, 0, 6;
    %end;
    .thread T_1;
    .scope S_000001bd7cfb49f0;
T_2 ;
    %wait E_000001bd7cf38980;
    %load/vec4 v000001bd7cfb2080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001bd7cfb2e40_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bd7cfb37a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001bd7cfb2e40_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001bd7cfb2e40_0, 0, 6;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001bd7cfb2e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001bd7cfb2e40_0, 0, 6;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bd7cfb43b0;
T_3 ;
    %wait E_000001bd7cf3b840;
    %load/vec4 v000001bd7cfb3340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bd7cfb2620_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bd7cfb2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001bd7cfb2620_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001bd7cfb2620_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bd7cfb4090;
T_4 ;
    %wait E_000001bd7cf3b840;
    %load/vec4 v000001bd7cfb3e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bd7cfb3c00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bd7cfb3660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001bd7cfb2b20_0;
    %assign/vec4 v000001bd7cfb3c00_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bd7cfb4220;
T_5 ;
    %wait E_000001bd7cf37e80;
    %load/vec4 v000001bd7cfb30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bd7cfb24e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.2 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.3 ;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.4 ;
    %pushi/vec4 238, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.5 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bd7cfb2760_0, 0, 8;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001bd7cef9340;
T_6 ;
    %wait E_000001bd7cf3b840;
    %load/vec4 v000001bd7cfb0890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bd7cfb26c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001bd7cfb35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001bd7cfb2f80_0;
    %assign/vec4 v000001bd7cfb26c0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001bd7cf14f00;
T_7 ;
    %wait E_000001bd7cf3b840;
    %load/vec4 v000001bd7cfafc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bd7cfaf3c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bd7cfae420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001bd7cfaf320_0;
    %assign/vec4 v000001bd7cfaf3c0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bd7cf01700;
T_8 ;
    %wait E_000001bd7cf3b840;
    %load/vec4 v000001bd7cfb09d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bd7cfb0a70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bd7cfb0b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001bd7cfb0570_0;
    %assign/vec4 v000001bd7cfb0a70_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bd7cf1ab50;
T_9 ;
    %wait E_000001bd7cf3bb80;
    %load/vec4 v000001bd7cfaeec0_0;
    %pad/u 4;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001bd7cfaf500_0;
    %load/vec4 v000001bd7cfae9c0_0;
    %sub;
    %store/vec4 v000001bd7cfaf460_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bd7cfaeec0_0;
    %pad/u 4;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001bd7cfaf500_0;
    %load/vec4 v000001bd7cfae9c0_0;
    %add;
    %store/vec4 v000001bd7cfaf460_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001bd7cfaeec0_0;
    %pad/u 4;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v000001bd7cfaf500_0;
    %load/vec4 v000001bd7cfae9c0_0;
    %xor;
    %store/vec4 v000001bd7cfaf460_0, 0, 8;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001bd7cfaf500_0;
    %load/vec4 v000001bd7cfae9c0_0;
    %and;
    %store/vec4 v000001bd7cfaf460_0, 0, 8;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001bd7cfb4ea0;
T_10 ;
    %wait E_000001bd7cf3b840;
    %load/vec4 v000001bd7cfb2580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bd7cfb3a20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bd7cfb3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001bd7cfb3d40_0;
    %assign/vec4 v000001bd7cfb3a20_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bd7cf14d70;
T_11 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7cfb9350_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001bd7cf14d70;
T_12 ;
    %delay 5, 0;
    %load/vec4 v000001bd7cfb9350_0;
    %inv;
    %store/vec4 v000001bd7cfb9350_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bd7cf14d70;
T_13 ;
    %vpi_call 5 29 "$dumpfile", "simulation/tb_top.vcd" {0 0 0};
    %vpi_call 5 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bd7cf14d70 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001bd7cf14d70;
T_14 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bd7cfbab10_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bd7cfbab10_0, 0, 1;
    %delay 500, 0;
    %vpi_call 5 37 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001bd7cf14d70;
T_15 ;
    %vpi_call 5 42 "$monitor", "out:%b", v000001bd7cfbb5b0_0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "hdl/demux_2line_8bit.v";
    "hdl/demux_8line_8bit.v";
    "hdl/mux_2line_8bit.v";
    "test/tb_top.v";
    "hdl/top.v";
    "hdl/dff_posedge.v";
    "hdl/alu_latch.v";
    "hdl/alu.v";
    "hdl/tribuf_8bit.v";
    "hdl/tribuf_4bit.v";
    "hdl/rom16_8bit.v";
    "hdl/program_counter.v";
    "hdl/control_sequencer.v";
    "hdl/ring_counter.v";
    "hdl/instruction_decoder.v";
