/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [18:0] _02_;
  wire [2:0] _03_;
  reg [2:0] _04_;
  reg [19:0] _05_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_39z;
  wire [29:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~((celloutsig_0_3z[5] | celloutsig_0_0z[1]) & (celloutsig_0_4z[1] | celloutsig_0_0z[8]));
  assign celloutsig_0_8z = ~((celloutsig_0_2z[5] | celloutsig_0_3z[7]) & (celloutsig_0_1z | celloutsig_0_4z[0]));
  assign celloutsig_1_0z = ~((in_data[129] | in_data[181]) & (in_data[180] | in_data[98]));
  assign celloutsig_1_14z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_7z[11]));
  assign celloutsig_0_51z = celloutsig_0_6z | celloutsig_0_9z;
  assign celloutsig_1_5z = celloutsig_1_1z | in_data[105];
  assign celloutsig_0_9z = in_data[0] | celloutsig_0_2z[4];
  assign celloutsig_0_10z = celloutsig_0_9z | celloutsig_0_5z;
  assign celloutsig_0_12z = celloutsig_0_4z[0] | celloutsig_0_1z;
  assign celloutsig_0_20z = celloutsig_0_11z | celloutsig_0_8z;
  assign celloutsig_0_24z = celloutsig_0_6z | celloutsig_0_2z[3];
  reg [18:0] _17_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 19'h00000;
    else _17_ <= { celloutsig_0_0z[8:0], celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_6z };
  assign { _01_, _02_[17:0] } = _17_;
  reg [2:0] _18_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 3'h0;
    else _18_ <= { celloutsig_0_44z, celloutsig_0_46z, celloutsig_0_20z };
  assign { _03_[2:1], _00_ } = _18_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_13z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 20'h00000;
    else _05_ <= { in_data[25:15], celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_70z };
  assign celloutsig_0_59z = celloutsig_0_28z[3:0] && { celloutsig_0_39z[0], celloutsig_0_6z, celloutsig_0_32z, celloutsig_0_49z };
  assign celloutsig_0_15z = { celloutsig_0_0z[8:0], celloutsig_0_6z, celloutsig_0_2z } && { celloutsig_0_4z[1:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_32z = { celloutsig_0_28z[3:0], celloutsig_0_23z } && { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_57z = { celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_29z } || { celloutsig_0_32z, celloutsig_0_19z };
  assign celloutsig_0_70z = { celloutsig_0_2z[7:3], celloutsig_0_57z, celloutsig_0_59z } || { celloutsig_0_61z[5:0], celloutsig_0_23z };
  assign celloutsig_0_88z = { _05_[8:4], celloutsig_0_62z } || { _04_, celloutsig_0_46z, celloutsig_0_48z, celloutsig_0_87z };
  assign celloutsig_1_2z = { in_data[180:159], celloutsig_1_0z, celloutsig_1_1z } || { in_data[140:119], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z } || { celloutsig_0_0z[3:2], celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_0z[8:0], celloutsig_0_9z } || { celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_39z = { _02_[4], celloutsig_0_28z } * in_data[58:53];
  assign celloutsig_1_9z = { celloutsig_1_6z[1], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z } * { celloutsig_1_7z[4:0], celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_6z * { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z } * in_data[8:5];
  assign celloutsig_0_18z = { in_data[41:34], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z } * { in_data[72:58], celloutsig_0_11z };
  assign celloutsig_0_29z = celloutsig_0_18z[8:2] * { celloutsig_0_3z[6:3], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_6z = celloutsig_1_0z ? in_data[131:129] : { in_data[105:104], celloutsig_1_5z };
  assign celloutsig_0_19z = celloutsig_0_9z ? celloutsig_0_0z[9:0] : { celloutsig_0_18z[9:1], celloutsig_0_1z };
  assign celloutsig_0_4z = - { celloutsig_0_3z[20:19], celloutsig_0_1z };
  assign celloutsig_1_18z = - { celloutsig_1_9z[7:5], celloutsig_1_4z };
  assign celloutsig_0_2z = - { in_data[14:9], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_28z = - { in_data[14:12], celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_46z = celloutsig_0_27z[2] & celloutsig_0_24z;
  assign celloutsig_0_48z = celloutsig_0_19z[6] & celloutsig_0_22z;
  assign celloutsig_0_49z = celloutsig_0_21z & celloutsig_0_44z;
  assign celloutsig_1_4z = in_data[112] & celloutsig_1_1z;
  assign celloutsig_1_16z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_0_21z = celloutsig_0_20z & celloutsig_0_10z;
  assign celloutsig_0_23z = celloutsig_0_15z & celloutsig_0_7z[0];
  assign celloutsig_0_25z = celloutsig_0_5z & celloutsig_0_12z;
  assign celloutsig_0_30z = celloutsig_0_6z & celloutsig_0_16z[0];
  assign celloutsig_0_87z = ~^ { _03_[1], _00_, celloutsig_0_51z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_29z[6:1], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_15z };
  assign celloutsig_1_3z = ^ { in_data[145:144], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = ^ celloutsig_0_2z[5:0];
  assign celloutsig_0_22z = ^ celloutsig_0_3z[14:3];
  assign celloutsig_0_0z = in_data[47:37] >> in_data[64:54];
  assign celloutsig_0_3z = { in_data[43:40], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } >> { celloutsig_0_0z[8:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_61z = { _01_, _02_[17:7] } >> { celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_0_7z = { celloutsig_0_0z[9:8], celloutsig_0_4z } >> { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_7z = { in_data[111:110], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z } >> { in_data[164:158], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_27z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_21z } >> celloutsig_0_16z[3:1];
  assign celloutsig_0_44z = ~((celloutsig_0_6z & celloutsig_0_23z) | celloutsig_0_8z);
  assign celloutsig_0_5z = ~((in_data[2] & in_data[38]) | celloutsig_0_3z[14]);
  assign celloutsig_0_62z = ~((celloutsig_0_27z[2] & celloutsig_0_24z) | celloutsig_0_2z[0]);
  assign celloutsig_1_1z = ~((in_data[161] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[10] & celloutsig_0_0z[5]) | celloutsig_0_0z[8]);
  assign _02_[18] = _01_;
  assign _03_[0] = _00_;
  assign { out_data[131:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
