var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[48.4313, 29.521, 21.4315, 42.9414, 68.7088], "total":[221247, 366221, 1165, 1043, 1549], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"syrk.cl:73 (_aLoader_aFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"syrk.cl", "line":73}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"syrk.cl:74 (_aFeeder_X_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"syrk.cl", "line":74}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"syrk.cl:75 (_bLoader_bFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"syrk.cl", "line":75}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"syrk.cl:76 (_bFeeder_Y_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"syrk.cl", "line":76}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"syrk.cl:77 (_Out_unloader_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"syrk.cl", "line":77}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[7.95948, 4.72367, 3.62014, 5.1972, 67.5889], "total_kernel_resources":[29239, 61861, 141, 1025.5, 556], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_256\' (syrk.cl:568)\\n - \'_261\' (syrk.cl:580)\\n - \'_263\' (syrk.cl:583)\\n - \'_aFeeder_X_channel_array\' (syrk.cl:512)", "type":"resource", "data":[1066, 5258, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":512}], [{"filename":"syrk.cl", "line":568}], [{"filename":"syrk.cl", "line":580}], [{"filename":"syrk.cl", "line":583}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_265\' (syrk.cl:587)\\n - \'_270\' (syrk.cl:599)\\n - \'_272\' (syrk.cl:602)\\n - \'_bFeeder_Y_channel_array\' (syrk.cl:511)", "type":"resource", "data":[1814, 8118, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":511}], [{"filename":"syrk.cl", "line":587}], [{"filename":"syrk.cl", "line":599}], [{"filename":"syrk.cl", "line":602}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_281\' (syrk.cl:618)\\n - \'_Z_shreg\' (syrk.cl:504)", "type":"resource", "data":[448, 832, 64, 0, 0], "debug":[[{"filename":"syrk.cl", "line":504}], [{"filename":"syrk.cl", "line":618}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 9 and depth 1"}, {"type":"text", "text":"64 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (syrk.cl:527)\\n - \'_307\' (syrk.cl:666)\\n - \'_309\' (syrk.cl:668)\\n - \'_310\' (syrk.cl:669)\\n - \'_317\' (syrk.cl:676)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":527}], [{"filename":"syrk.cl", "line":666}], [{"filename":"syrk.cl", "line":668}], [{"filename":"syrk.cl", "line":669}], [{"filename":"syrk.cl", "line":676}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (syrk.cl:515)\\n - \'_329\' (syrk.cl:702)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":515}], [{"filename":"syrk.cl", "line":702}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (syrk.cl:514)\\n - \'_345\' (syrk.cl:737)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":514}], [{"filename":"syrk.cl", "line":737}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (syrk.cl:505)\\n - \'_342\' (syrk.cl:730)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":505}], [{"filename":"syrk.cl", "line":730}]], "details":[{"type":"text", "text":"Type: Shift Register (8 or fewer tap points)"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i_j\' (syrk.cl:521)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":521}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (syrk.cl:525)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":525}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (syrk.cl:527)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":527}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (syrk.cl:514)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":514}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (syrk.cl:505)", "type":"resource", "data":[392, 728, 56, 0, 0], "debug":[[{"filename":"syrk.cl", "line":505}]], "details":[{"type":"text", "text":"Type: Shift Register (112 or fewer tap points)"}, {"type":"text", "text":"56 registers of width 9 and depth 1"}, {"type":"text", "text":"56 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 263, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 132, 0, 0, 0]}, {"name":"syrk.cl:520", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":520}]]}, {"name":"syrk.cl:521", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":521}]]}, {"name":"syrk.cl:653", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":653}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:520", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"syrk.cl", "line":520}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:521", "type":"resource", "data":[200, 2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":521}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:653", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":653}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:743", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":743}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:505", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":505}]]}, {"name":"syrk.cl:521", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":521}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:505", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":505}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:521", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":521}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:525", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":525}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 73, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"syrk.cl:505", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":505}]]}, {"name":"syrk.cl:514", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":514}]]}, {"name":"syrk.cl:521", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":521}]]}, {"name":"syrk.cl:525", "type":"resource", "data":[32, 22, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":525}]]}, {"name":"syrk.cl:638", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":638}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"syrk.cl:505", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":505}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:525", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":525}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:527", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":527}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:638", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":638}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:654", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":654}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7836, 37265, 14, 0, 528], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7836, 37265, 14, 0, 528]}]}, {"name":"Feedback", "type":"resource", "data":[3180, 2027, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1367.67, 766.734, 0, 0, 0]}, {"name":"syrk.cl:504", "type":"resource", "data":[336, 176, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":504}]]}, {"name":"syrk.cl:505", "type":"resource", "data":[303.667, 163.333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":505}]]}, {"name":"syrk.cl:511", "type":"resource", "data":[179.2, 179.2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":511}]]}, {"name":"syrk.cl:512", "type":"resource", "data":[128, 128, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":512}]]}, {"name":"syrk.cl:514", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":514}]]}, {"name":"syrk.cl:515", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":515}]]}, {"name":"syrk.cl:521", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":521}]]}, {"name":"syrk.cl:525", "type":"resource", "data":[56, 66, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":525}]]}, {"name":"syrk.cl:527", "type":"resource", "data":[32, 55, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":527}]]}, {"name":"syrk.cl:555", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":555}]]}, {"name":"syrk.cl:558", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":558}]]}, {"name":"syrk.cl:568", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":568}]]}, {"name":"syrk.cl:587", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":587}]]}, {"name":"syrk.cl:638", "type":"resource", "data":[339.667, 179.333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":638}]]}, {"name":"syrk.cl:654", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":654}]]}, {"name":"syrk.cl:731", "type":"resource", "data":[294, 154, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":731}]]}, {"name":"syrk.cl:737", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":737}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 7, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[4121.48, 1025.5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":0}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":240, "data":[1.5, 1.5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":512, "data":[3519.98, 1024, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":240, "data":[540, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":480, "data":[60, 0, 0, 0, 0]}]}, {"name":"syrk.cl:504", "type":"resource", "data":[160.5, 0.5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":504}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:505", "type":"resource", "data":[140.25, 0.25, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":505}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":56, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:511", "type":"resource", "data":[1360, 597.334, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":511}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[1360, 597.334, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:512", "type":"resource", "data":[1000.67, 160, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":512}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[1000.67, 160, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:525", "type":"resource", "data":[3, 0.333333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":525}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[3, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:527", "type":"resource", "data":[54.5, 1.33333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":527}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[2.5, 0.333333, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:552", "type":"resource", "data":[36.6667, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":552}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:555", "type":"resource", "data":[234, 133.333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":555}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[233, 133.333, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:558", "type":"resource", "data":[347.667, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":558}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[346.667, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:568", "type":"resource", "data":[346.667, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":568}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[346.667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:587", "type":"resource", "data":[233, 133.333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":587}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[233, 133.333, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:610", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":610}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:619", "type":"resource", "data":[2048, 2048, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":619}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[2048, 2048, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:630", "type":"resource", "data":[0, 0, 0, 512, 0], "debug":[[{"filename":"syrk.cl", "line":630}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":256, "data":[0, 0, 0, 512, 0]}], "replace_name":"true"}, {"name":"syrk.cl:631", "type":"resource", "data":[0, 0, 0, 512, 0], "debug":[[{"filename":"syrk.cl", "line":631}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":256, "data":[0, 0, 0, 512, 0]}], "replace_name":"true"}, {"name":"syrk.cl:638", "type":"resource", "data":[160.5, 0.5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":638}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":64, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":64, "data":[144, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":128, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:650", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":650}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:655", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":655}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:656", "type":"resource", "data":[1664, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":656}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:678", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":678}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:681", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":681}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:682", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":682}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:703", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":703}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:704", "type":"resource", "data":[35.8333, 1.33333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":704}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:708", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":708}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:731", "type":"resource", "data":[140.25, 0.25, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":731}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":56, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":56, "data":[126, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:737", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":737}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aFeeder", "compute_units":1, "type":"function", "total_percent":[3.58934, 2.27306, 1.52312, 3.83339, 0], "total_kernel_resources":[11421, 26027, 104, 0, 400], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (syrk.cl:157)\\n - \'_118\' (syrk.cl:284)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":157}], [{"filename":"syrk.cl", "line":284}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (syrk.cl:154)\\n - \'_aFeeder_in_v_temp\' (syrk.cl:156)\\n - \'_47\' (syrk.cl:203)", "type":"resource", "data":[299, 1291, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":154}], [{"filename":"syrk.cl", "line":156}], [{"filename":"syrk.cl", "line":203}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aFeeder_X_channel_array\' (syrk.cl:153)", "type":"resource", "data":[2052, 9028, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":153}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"syrk.cl:158 (_aFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"syrk.cl", "line":158}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_aFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:158", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":158}]]}, {"name":"syrk.cl:169", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":169}]]}]}]}, {"name":"kernel_aFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1358, 8730, 0, 0, 192], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1358, 8730, 0, 0, 192]}]}, {"name":"Feedback", "type":"resource", "data":[152, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:156", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":156}]]}, {"name":"syrk.cl:157", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":157}]]}, {"name":"syrk.cl:279", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}]}, {"name":"syrk.cl:156", "type":"resource", "data":[482, 352, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":156}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[482, 352, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:178", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":178}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:215", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":215}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:222", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":222}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:226", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":226}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:244", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":244}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"syrk.cl", "line":"158"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"syrk.cl:251", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":251}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:267", "type":"resource", "data":[2128, 4168, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":267}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"syrk.cl", "line":"158"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"syrk.cl:276", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":276}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:279", "type":"resource", "data":[3227, 1666, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":279}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3224, 1664, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:284", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":284}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[2.24698, 1.4574, 0.927142, 1.99042, 0.592885], "total_kernel_resources":[10992, 15843, 54, 8.5, 73], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"syrk.cl", "line":"102"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_aLoader_s0_i\' (syrk.cl:90)\\n - \'_aLoader_s0_j\' (syrk.cl:97)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":90}], [{"filename":"syrk.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (syrk.cl:86)\\n - \'_30\' (syrk.cl:139)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":86}], [{"filename":"syrk.cl", "line":139}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (syrk.cl:90)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":90}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_j\' (syrk.cl:97)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (syrk.cl:100)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":100}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (syrk.cl:102)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":102}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (syrk.cl:86)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":86}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[26, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 63, 0, 0, 0]}, {"name":"syrk.cl:100", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":100}]]}, {"name":"syrk.cl:88", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":88}]]}, {"name":"syrk.cl:90", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":90}]]}, {"name":"syrk.cl:94", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":94}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:90", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":90}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:100", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":100}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:145", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":145}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[298, 929, 0, 0, 13], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[298, 929, 0, 0, 13]}]}, {"name":"Feedback", "type":"resource", "data":[65, 177, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"syrk.cl:86", "type":"resource", "data":[26, 33, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":86}]]}, {"name":"syrk.cl:90", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":90}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 5, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:86", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":86}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:90", "type":"resource", "data":[257, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":90}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:93", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"syrk.cl", "line":93}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"syrk.cl:97", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:100", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":100}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:108", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":108}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:119", "type":"resource", "data":[22, 0, 0, 1.5, 0], "debug":[[{"filename":"syrk.cl", "line":119}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[22, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[42, 205, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[42, 205, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"kernel_aLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 202, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 202, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[96, 250, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"syrk.cl:100", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":100}]]}, {"name":"syrk.cl:108", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":108}]]}, {"name":"syrk.cl:118", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":118}]]}, {"name":"syrk.cl:119", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":119}]]}, {"name":"syrk.cl:86", "type":"resource", "data":[9, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":86}]]}, {"name":"syrk.cl:90", "type":"resource", "data":[29.7333, 71, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":90}]]}, {"name":"syrk.cl:97", "type":"resource", "data":[22.4, 49, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:97", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:104", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":104}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 372, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 372, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[122, 233, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"syrk.cl:100", "type":"resource", "data":[16, 12, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":100}]]}, {"name":"syrk.cl:104", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":104}]]}, {"name":"syrk.cl:108", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":108}]]}, {"name":"syrk.cl:118", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":118}]]}, {"name":"syrk.cl:119", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":119}]]}, {"name":"syrk.cl:139", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":139}]]}, {"name":"syrk.cl:86", "type":"resource", "data":[8.5, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":86}]]}, {"name":"syrk.cl:90", "type":"resource", "data":[29.3333, 71, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":90}]]}, {"name":"syrk.cl:97", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 31], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"syrk.cl:100", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":100}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:102", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":102}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:105", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":105}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:106", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:109", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":109}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[994, 7422, 17, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[994, 7422, 17, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[185, 377, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"syrk.cl:100", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":100}]]}, {"name":"syrk.cl:102", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":102}]]}, {"name":"syrk.cl:104", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":104}]]}, {"name":"syrk.cl:108", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":108}]]}, {"name":"syrk.cl:109", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":109}]]}, {"name":"syrk.cl:118", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":118}]]}, {"name":"syrk.cl:119", "type":"resource", "data":[25, 101, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":119}]]}, {"name":"syrk.cl:139", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":139}]]}, {"name":"syrk.cl:86", "type":"resource", "data":[8.5, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":86}]]}, {"name":"syrk.cl:90", "type":"resource", "data":[31.3333, 77, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":90}]]}, {"name":"syrk.cl:97", "type":"resource", "data":[34, 26, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 13, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"syrk.cl:100", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":100}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:102", "type":"resource", "data":[20.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":102}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:109", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":109}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:122", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":122}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"syrk.cl:123", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":123}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:125", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"syrk.cl", "line":125}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"syrk.cl:135", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":135}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:139", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":139}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bFeeder", "compute_units":1, "type":"function", "total_percent":[3.50277, 2.2246, 1.48151, 3.83339, 0], "total_kernel_resources":[11327, 25316, 104, 0, 384], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (syrk.cl:367)\\n - \'_236\' (syrk.cl:493)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":367}], [{"filename":"syrk.cl", "line":493}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (syrk.cl:364)\\n - \'_bFeeder_in_v_temp\' (syrk.cl:366)\\n - \'_166\' (syrk.cl:413)", "type":"resource", "data":[282, 1226, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":364}], [{"filename":"syrk.cl", "line":366}], [{"filename":"syrk.cl", "line":413}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bFeeder_Y_channel_array\' (syrk.cl:363)", "type":"resource", "data":[1950, 8638, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":363}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"syrk.cl:368 (_bFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"syrk.cl", "line":368}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_bFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:368", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":368}]]}, {"name":"syrk.cl:379", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":379}]]}]}]}, {"name":"kernel_bFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1425, 8698, 0, 0, 176], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1425, 8698, 0, 0, 176]}]}, {"name":"Feedback", "type":"resource", "data":[152, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:366", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":366}]]}, {"name":"syrk.cl:367", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":367}]]}, {"name":"syrk.cl:488", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":488}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[506, 480, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[506, 480, 0, 0, 0]}]}, {"name":"syrk.cl:366", "type":"resource", "data":[476, 320, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":366}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[476, 320, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:388", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":388}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:425", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":425}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:432", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":432}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:436", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":436}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:454", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":454}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"syrk.cl", "line":"368"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"syrk.cl:461", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":461}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:476", "type":"resource", "data":[2128, 4168, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":476}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"syrk.cl", "line":"368"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"syrk.cl:485", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":485}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:488", "type":"resource", "data":[3197, 1506, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":488}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3194, 1504, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:493", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":493}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bLoader", "compute_units":1, "type":"function", "total_percent":[2.20677, 1.43411, 0.908415, 1.69554, 0.592885], "total_kernel_resources":[10953, 15523, 46, 8.5, 65], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"syrk.cl", "line":"312"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_149\' (syrk.cl:349)\\n - \'_addr_temp\' (syrk.cl:296)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":296}], [{"filename":"syrk.cl", "line":349}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bLoader_s0_i\' (syrk.cl:300)\\n - \'_bLoader_s0_j\' (syrk.cl:307)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}], [{"filename":"syrk.cl", "line":307}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (syrk.cl:296)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":296}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_i\' (syrk.cl:300)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_j\' (syrk.cl:307)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":307}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_k\' (syrk.cl:310)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":310}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (syrk.cl:312)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":312}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"kernel_bLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[26, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 63, 0, 0, 0]}, {"name":"syrk.cl:298", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":298}]]}, {"name":"syrk.cl:300", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}]]}, {"name":"syrk.cl:304", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":304}]]}, {"name":"syrk.cl:310", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":310}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:300", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:310", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":310}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:355", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":355}]]}]}]}, {"name":"kernel_bLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[234, 770, 0, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[234, 770, 0, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[65, 177, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"syrk.cl:296", "type":"resource", "data":[26, 33, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":296}]]}, {"name":"syrk.cl:300", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:296", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":296}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:300", "type":"resource", "data":[141, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:303", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"syrk.cl", "line":303}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"syrk.cl:307", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":307}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:310", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":310}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:318", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":318}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[42, 205, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[42, 205, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"kernel_bLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 289, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 289, 0, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[72, 141, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"syrk.cl:296", "type":"resource", "data":[9, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":296}]]}, {"name":"syrk.cl:300", "type":"resource", "data":[21.7333, 34, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}]]}, {"name":"syrk.cl:307", "type":"resource", "data":[22.4, 49, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":307}]]}, {"name":"syrk.cl:310", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":310}]]}, {"name":"syrk.cl:318", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":318}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:300", "type":"resource", "data":[116, 1, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:307", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":307}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:314", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":314}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:329", "type":"resource", "data":[22, 0, 0, 1.5, 0], "debug":[[{"filename":"syrk.cl", "line":329}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[22, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 275, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 275, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[114, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"syrk.cl:296", "type":"resource", "data":[8.5, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":296}]]}, {"name":"syrk.cl:300", "type":"resource", "data":[21.3333, 34, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}]]}, {"name":"syrk.cl:307", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":307}]]}, {"name":"syrk.cl:310", "type":"resource", "data":[16, 12, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":310}]]}, {"name":"syrk.cl:314", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":314}]]}, {"name":"syrk.cl:318", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":318}]]}, {"name":"syrk.cl:328", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":328}]]}, {"name":"syrk.cl:329", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":329}]]}, {"name":"syrk.cl:349", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":349}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 24], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"syrk.cl:310", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":310}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:312", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":312}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:315", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":315}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:316", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":316}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:319", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":319}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[964, 7389, 14, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[964, 7389, 14, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[177, 340, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"syrk.cl:296", "type":"resource", "data":[8.5, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":296}]]}, {"name":"syrk.cl:300", "type":"resource", "data":[23.3333, 40, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":300}]]}, {"name":"syrk.cl:307", "type":"resource", "data":[34, 26, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":307}]]}, {"name":"syrk.cl:310", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":310}]]}, {"name":"syrk.cl:312", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":312}]]}, {"name":"syrk.cl:314", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":314}]]}, {"name":"syrk.cl:318", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":318}]]}, {"name":"syrk.cl:319", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":319}]]}, {"name":"syrk.cl:328", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":328}]]}, {"name":"syrk.cl:329", "type":"resource", "data":[25, 101, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":329}]]}, {"name":"syrk.cl:349", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":349}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 11, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"syrk.cl:310", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":310}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:312", "type":"resource", "data":[20.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":312}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:319", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":319}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:332", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":332}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"syrk.cl:333", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":333}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:335", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"syrk.cl", "line":335}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"syrk.cl:345", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":345}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:349", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":349}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.749549, 0.45213, 0.335323, 0, 0], "total_kernel_resources":[2643, 5730, 0, 0, 61], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (syrk.cl:751)\\n - \'_353\' (syrk.cl:767)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":751}], [{"filename":"syrk.cl", "line":767}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (syrk.cl:754)\\n - \'_unloader_s0_j\' (syrk.cl:758)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":754}], [{"filename":"syrk.cl", "line":758}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (syrk.cl:751)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":751}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (syrk.cl:754)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":754}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (syrk.cl:760)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":760}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 118, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"syrk.cl:754", "type":"resource", "data":[2, 55, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":754}]]}, {"name":"syrk.cl:756", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":756}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:754", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":754}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:772", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":772}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 37, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 37, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"syrk.cl:751", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":751}]]}, {"name":"syrk.cl:754", "type":"resource", "data":[28.6667, 115, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":754}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}, {"name":"syrk.cl:751", "type":"resource", "data":[69, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":751}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:754", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":754}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:758", "type":"resource", "data":[184, 35, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":758}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[48, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 70, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 70, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 54, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"syrk.cl:751", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":751}]]}, {"name":"syrk.cl:754", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":754}]]}, {"name":"syrk.cl:758", "type":"resource", "data":[22, 49, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":758}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:758", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":758}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:760", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":760}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 193, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 193, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"syrk.cl:751", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":751}]]}, {"name":"syrk.cl:754", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":754}]]}, {"name":"syrk.cl:758", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":758}]]}, {"name":"syrk.cl:760", "type":"resource", "data":[23, 19, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":760}]]}, {"name":"syrk.cl:767", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":767}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"syrk.cl:758", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":758}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:760", "type":"resource", "data":[21.5, 1.5, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":760}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:762", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":762}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"syrk.cl:765", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"syrk.cl", "line":765}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"syrk.cl:767", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"syrk.cl", "line":767}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"syrk.cl","line":73}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"syrk.cl:73 (_aLoader_aFeeder_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"syrk.cl","line":74}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"syrk.cl:74 (_aFeeder_X_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"syrk.cl","line":75}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"syrk.cl:75 (_bLoader_bFeeder_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"syrk.cl","line":76}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"syrk.cl:76 (_bFeeder_Y_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"syrk.cl","line":77}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"syrk.cl:77 (_Out_unloader_channel)","type":"resource"}],"data":[55,28446,239,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[3302,2142,7,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[1066,5258,0,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_256\' (syrk.cl:568)\\n - \'_261\' (syrk.cl:580)\\n - \'_263\' (syrk.cl:583)\\n - \'_aFeeder_X_channel_array\' (syrk.cl:512)","type":"resource"},{"data":[1814,8118,0,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_265\' (syrk.cl:587)\\n - \'_270\' (syrk.cl:599)\\n - \'_272\' (syrk.cl:602)\\n - \'_bFeeder_Y_channel_array\' (syrk.cl:511)","type":"resource"},{"data":[448,832,64,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"64 registers of width 9 and depth 1","type":"text"},{"text":"64 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n64 regs, 9 width by 1 depth,\\n64 regs, 32 width by 256 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_281\' (syrk.cl:618)\\n - \'_Z_shreg\' (syrk.cl:504)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (syrk.cl:527)\\n - \'_307\' (syrk.cl:666)\\n - \'_309\' (syrk.cl:668)\\n - \'_310\' (syrk.cl:669)\\n - \'_317\' (syrk.cl:676)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (syrk.cl:515)\\n - \'_329\' (syrk.cl:702)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (syrk.cl:514)\\n - \'_345\' (syrk.cl:737)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Shift Register (8 or fewer tap points)","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (syrk.cl:505)\\n - \'_342\' (syrk.cl:730)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i_j\' (syrk.cl:521)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (syrk.cl:525)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (syrk.cl:527)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (syrk.cl:514)","type":"resource"},{"data":[392,728,56,0,0],"details":[{"text":"Type: Shift Register (112 or fewer tap points)","type":"text"},{"text":"56 registers of width 9 and depth 1","type":"text"},{"text":"56 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n56 regs, 9 width by 1 depth,\\n56 regs, 32 width by 256 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (syrk.cl:505)","type":"resource"},{"children":[{"count":4,"data":[7838,37440,14,0,528],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":240,"data":[1.5,1.5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":512,"data":[3519.98,1024,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":240,"data":[540,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":480,"data":[60,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Select","type":"resource"}],"data":[11974.48,38465.5,14,0,528],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":520}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":520}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"syrk.cl","line":520}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":520}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"syrk.cl","line":520}]],"name":"syrk.cl:520","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"syrk.cl","line":521}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":521}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":521}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":521}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":521}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":521}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":521}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,69,0,0,0],"debug":[[{"filename":"syrk.cl","line":521}]],"name":"syrk.cl:521","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":653}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":653}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":653}]],"name":"syrk.cl:653","type":"resource"},{"children":[{"count":2,"data":[36,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":505}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"syrk.cl","line":505}]],"name":"1-bit Xor","type":"resource"},{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":505}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":505}]],"name":"9-bit Select","type":"resource"}],"data":[176.25,0.25,0,0,0],"debug":[[{"filename":"syrk.cl","line":505}]],"name":"syrk.cl:505","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":525}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":525}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":525}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":525}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":525}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":525}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[117,1.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":525}]],"name":"syrk.cl:525","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":527}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":527}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":527}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":527}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":527}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":527}]],"name":"2-bit Select","type":"resource"}],"data":[86.5,1.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":527}]],"name":"syrk.cl:527","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":638}]],"name":"33-bit Select","type":"resource"},{"count":64,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":638}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":638}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":638}]],"name":"9-bit Select","type":"resource"}],"data":[169.5,0.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":638}]],"name":"syrk.cl:638","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":654}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":654}]],"name":"syrk.cl:654","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":504}]],"name":"1-bit Xor","type":"resource"},{"count":64,"data":[144,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":504}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":128,"data":[16,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":504}]],"name":"9-bit Select","type":"resource"}],"data":[160.5,0.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":504}]],"name":"syrk.cl:504","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[1360,597.334,0,0,0],"debug":[[{"filename":"syrk.cl","line":511}]],"name":"32-bit Select","type":"resource"}],"data":[1360,597.334,0,0,0],"debug":[[{"filename":"syrk.cl","line":511}]],"name":"syrk.cl:511","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[1000.67,160,0,0,0],"debug":[[{"filename":"syrk.cl","line":512}]],"name":"32-bit Select","type":"resource"}],"data":[1000.67,160,0,0,0],"debug":[[{"filename":"syrk.cl","line":512}]],"name":"syrk.cl:512","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":552}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":552}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.6667,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":552}]],"name":"syrk.cl:552","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[233,133.333,0,0,0],"debug":[[{"filename":"syrk.cl","line":555}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":555}]],"name":"Channel Read","type":"resource"}],"data":[234,133.333,0,0,0],"debug":[[{"filename":"syrk.cl","line":555}]],"name":"syrk.cl:555","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[346.667,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":558}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":558}]],"name":"Channel Read","type":"resource"}],"data":[347.667,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":558}]],"name":"syrk.cl:558","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[346.667,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":568}]],"name":"32-bit Select","type":"resource"}],"data":[346.667,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":568}]],"name":"syrk.cl:568","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[233,133.333,0,0,0],"debug":[[{"filename":"syrk.cl","line":587}]],"name":"32-bit Select","type":"resource"}],"data":[233,133.333,0,0,0],"debug":[[{"filename":"syrk.cl","line":587}]],"name":"syrk.cl:587","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":610}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":610}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":610}]],"name":"syrk.cl:610","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[2048,2048,0,0,0],"debug":[[{"filename":"syrk.cl","line":619}]],"name":"32-bit Select","type":"resource"}],"data":[2048,2048,0,0,0],"debug":[[{"filename":"syrk.cl","line":619}]],"name":"syrk.cl:619","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[0,0,0,512,0],"debug":[[{"filename":"syrk.cl","line":630}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,512,0],"debug":[[{"filename":"syrk.cl","line":630}]],"name":"syrk.cl:630","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[0,0,0,512,0],"debug":[[{"filename":"syrk.cl","line":631}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,512,0],"debug":[[{"filename":"syrk.cl","line":631}]],"name":"syrk.cl:631","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":650}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":650}]],"name":"syrk.cl:650","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":655}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":655}]],"name":"syrk.cl:655","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1664,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":656}]],"name":"32-bit Select","type":"resource"}],"data":[1664,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":656}]],"name":"syrk.cl:656","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":678}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":678}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":678}]],"name":"syrk.cl:678","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":681}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":681}]],"name":"syrk.cl:681","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":682}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":682}]],"name":"syrk.cl:682","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":703}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":703}]],"name":"syrk.cl:703","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":704}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":704}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.33333,0,0,0],"debug":[[{"filename":"syrk.cl","line":704}]],"name":"syrk.cl:704","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":708}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":708}]],"name":"syrk.cl:708","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"syrk.cl","line":731}]],"name":"1-bit Xor","type":"resource"},{"count":56,"data":[126,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":731}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":731}]],"name":"9-bit Select","type":"resource"}],"data":[140.25,0.25,0,0,0],"debug":[[{"filename":"syrk.cl","line":731}]],"name":"syrk.cl:731","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":737}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":737}]],"name":"syrk.cl:737","replace_name":"true","type":"resource"}],"compute_units":1,"data":[29238.984,61860.999996,141,1025.5,556],"debug":[[{"filename":"syrk.cl","line":504}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[29239,61861,141,1025.5,556],"total_percent":[7.95948,4.72367,3.62014,5.1972,67.5889],"type":"function"},{"children":[{"data":[184,27,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (syrk.cl:157)\\n - \'_118\' (syrk.cl:284)","type":"resource"},{"data":[299,1291,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (syrk.cl:154)\\n - \'_aFeeder_in_v_temp\' (syrk.cl:156)\\n - \'_47\' (syrk.cl:203)","type":"resource"},{"data":[2052,9028,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_X_channel_array\' (syrk.cl:153)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"512 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"syrk.cl:158 (_aFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1358,8730,0,0,192],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1870,9242,0,0,192],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[482,352,0,0,0],"debug":[[{"filename":"syrk.cl","line":156}]],"name":"32-bit Select","type":"resource"}],"data":[482,352,0,0,0],"debug":[[{"filename":"syrk.cl","line":156}]],"name":"syrk.cl:156","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":178}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":178}]],"name":"syrk.cl:178","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":215}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":215}]],"name":"syrk.cl:215","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":222}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":222}]],"name":"syrk.cl:222","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":226}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":226}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":226}]],"name":"syrk.cl:226","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"syrk.cl","line":244}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"syrk.cl","line":244}]],"name":"syrk.cl:244","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":251}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":251}]],"name":"syrk.cl:251","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"syrk.cl","line":267}]],"name":"Load","type":"resource"}],"data":[2128,4168,0,0,0],"debug":[[{"filename":"syrk.cl","line":267}]],"name":"syrk.cl:267","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":276}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":276}]],"name":"syrk.cl:276","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3224,1664,0,0,0],"debug":[[{"filename":"syrk.cl","line":279}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":279}]],"name":"Channel Write","type":"resource"}],"data":[3227,1666,0,0,0],"debug":[[{"filename":"syrk.cl","line":279}]],"name":"syrk.cl:279","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":284}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":284}]],"name":"syrk.cl:284","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11421,26027,104,0,400],"debug":[[{"filename":"syrk.cl","line":153}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_aFeeder","total_kernel_resources":[11421,26027,104,0,400],"total_percent":[3.58934,2.27306,1.52312,3.83339,0],"type":"function"},{"children":[{"data":[553,1274,18,0,50],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aLoader_s0_i\' (syrk.cl:90)\\n - \'_aLoader_s0_j\' (syrk.cl:97)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (syrk.cl:86)\\n - \'_30\' (syrk.cl:139)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (syrk.cl:90)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_j\' (syrk.cl:97)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (syrk.cl:100)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (syrk.cl:102)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (syrk.cl:86)","type":"resource"},{"children":[{"count":5,"data":[1310,8988,17,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1786,9020,17,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":100}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":100}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":100}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":100}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":100}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":100}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":100}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":100}]],"name":"syrk.cl:100","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":88}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":88}]],"name":"syrk.cl:88","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"syrk.cl","line":90}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"syrk.cl","line":90}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":90}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":90}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":90}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":90}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":90}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"syrk.cl","line":90}]],"name":"syrk.cl:90","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":94}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":94}]],"name":"syrk.cl:94","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":86}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":86}]],"name":"syrk.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"syrk.cl","line":93}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"syrk.cl","line":93}]],"name":"syrk.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":97}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":97}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":97}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":97}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":97}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":97}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"syrk.cl","line":97}]],"name":"syrk.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":108}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":108}]],"name":"syrk.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[22,0,0,1.5,0],"debug":[[{"filename":"syrk.cl","line":119}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[22,0,0,1.5,0],"debug":[[{"filename":"syrk.cl","line":119}]],"name":"syrk.cl:119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":104}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":104}]],"name":"syrk.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":102}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":102}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"syrk.cl","line":102}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":102}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":102}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":102}]],"name":"2-bit Select","type":"resource"}],"data":[52.83333,1.833333,0,0,0],"debug":[[{"filename":"syrk.cl","line":102}]],"name":"syrk.cl:102","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":105}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":105}]],"name":"syrk.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":106}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":106}]],"name":"syrk.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":109}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":109}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":109}]],"name":"syrk.cl:109","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"syrk.cl","line":122}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"syrk.cl","line":122}]],"name":"syrk.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":123}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":123}]],"name":"syrk.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":125}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":125}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"syrk.cl","line":125}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"syrk.cl","line":125}]],"name":"syrk.cl:125","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":135}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":135}]],"name":"syrk.cl:135","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":139}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":139}]],"name":"syrk.cl:139","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10991.999996,15842.999999,54,8.5,73],"debug":[[{"filename":"syrk.cl","line":86}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"syrk.cl","line":102}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[10992,15843,54,8.5,73],"total_percent":[2.24698,1.4574,0.927142,1.99042,0.592885],"type":"function"},{"children":[{"data":[184,27,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (syrk.cl:367)\\n - \'_236\' (syrk.cl:493)","type":"resource"},{"data":[282,1226,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (syrk.cl:364)\\n - \'_bFeeder_in_v_temp\' (syrk.cl:366)\\n - \'_166\' (syrk.cl:413)","type":"resource"},{"data":[1950,8638,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bFeeder_Y_channel_array\' (syrk.cl:363)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"512 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"syrk.cl:368 (_bFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1425,8698,0,0,176],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1931,9178,0,0,176],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[476,320,0,0,0],"debug":[[{"filename":"syrk.cl","line":366}]],"name":"32-bit Select","type":"resource"}],"data":[476,320,0,0,0],"debug":[[{"filename":"syrk.cl","line":366}]],"name":"syrk.cl:366","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":388}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":388}]],"name":"syrk.cl:388","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":425}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":425}]],"name":"syrk.cl:425","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":432}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":432}]],"name":"syrk.cl:432","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":436}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":436}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":436}]],"name":"syrk.cl:436","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"syrk.cl","line":454}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"syrk.cl","line":454}]],"name":"syrk.cl:454","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":461}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"syrk.cl","line":461}]],"name":"syrk.cl:461","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"syrk.cl","line":476}]],"name":"Load","type":"resource"}],"data":[2128,4168,0,0,0],"debug":[[{"filename":"syrk.cl","line":476}]],"name":"syrk.cl:476","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":485}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":485}]],"name":"syrk.cl:485","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3194,1504,0,0,0],"debug":[[{"filename":"syrk.cl","line":488}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":488}]],"name":"Channel Write","type":"resource"}],"data":[3197,1506,0,0,0],"debug":[[{"filename":"syrk.cl","line":488}]],"name":"syrk.cl:488","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":493}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":493}]],"name":"syrk.cl:493","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11327,25316,104,0,384],"debug":[[{"filename":"syrk.cl","line":363}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_bFeeder","total_kernel_resources":[11327,25316,104,0,384],"total_percent":[3.50277,2.2246,1.48151,3.83339,0],"type":"function"},{"children":[{"data":[513,1091,13,0,38],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_149\' (syrk.cl:349)\\n - \'_addr_temp\' (syrk.cl:296)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bLoader_s0_i\' (syrk.cl:300)\\n - \'_bLoader_s0_j\' (syrk.cl:307)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (syrk.cl:296)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_i\' (syrk.cl:300)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_j\' (syrk.cl:307)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_k\' (syrk.cl:310)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (syrk.cl:312)","type":"resource"},{"children":[{"count":5,"data":[1294,8786,14,0,17],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":18,"data":[474,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[1770,8818,14,0,17],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":298}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":298}]],"name":"syrk.cl:298","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"syrk.cl","line":300}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"syrk.cl","line":300}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":300}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":300}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":300}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":300}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":300}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[378,37,0,0,0],"debug":[[{"filename":"syrk.cl","line":300}]],"name":"syrk.cl:300","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":304}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":304}]],"name":"syrk.cl:304","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":310}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":310}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":310}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":310}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":310}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":310}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":310}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":310}]],"name":"syrk.cl:310","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":296}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":296}]],"name":"syrk.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"syrk.cl","line":303}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"syrk.cl","line":303}]],"name":"syrk.cl:303","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":307}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":307}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":307}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":307}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":307}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":307}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"syrk.cl","line":307}]],"name":"syrk.cl:307","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":318}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":318}]],"name":"syrk.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":314}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":314}]],"name":"syrk.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[22,0,0,1.5,0],"debug":[[{"filename":"syrk.cl","line":329}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[22,0,0,1.5,0],"debug":[[{"filename":"syrk.cl","line":329}]],"name":"syrk.cl:329","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":312}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":312}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"syrk.cl","line":312}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":312}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":312}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":312}]],"name":"2-bit Select","type":"resource"}],"data":[52.83333,1.833333,0,0,0],"debug":[[{"filename":"syrk.cl","line":312}]],"name":"syrk.cl:312","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":315}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":315}]],"name":"syrk.cl:315","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":316}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":316}]],"name":"syrk.cl:316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":319}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":319}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"syrk.cl","line":319}]],"name":"syrk.cl:319","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"syrk.cl","line":332}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"syrk.cl","line":332}]],"name":"syrk.cl:332","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":333}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":333}]],"name":"syrk.cl:333","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":335}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":335}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"syrk.cl","line":335}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"syrk.cl","line":335}]],"name":"syrk.cl:335","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":345}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":345}]],"name":"syrk.cl:345","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":349}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":349}]],"name":"syrk.cl:349","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10952.999996,15522.999999,46,8.5,65],"debug":[[{"filename":"syrk.cl","line":296}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"syrk.cl","line":312}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_bLoader","total_kernel_resources":[10953,15523,46,8.5,65],"total_percent":[2.20677,1.43411,0.908415,1.69554,0.592885],"type":"function"},{"children":[{"data":[152,229,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (syrk.cl:751)\\n - \'_353\' (syrk.cl:767)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (syrk.cl:754)\\n - \'_unloader_s0_j\' (syrk.cl:758)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (syrk.cl:751)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (syrk.cl:754)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (syrk.cl:760)","type":"resource"},{"children":[{"count":4,"data":[35,331,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[51,331,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,55,0,0,0],"debug":[[{"filename":"syrk.cl","line":754}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":754}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":754}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":754}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":754}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":754}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":754}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[326,57,0,0,0],"debug":[[{"filename":"syrk.cl","line":754}]],"name":"syrk.cl:754","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":756}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":756}]],"name":"syrk.cl:756","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":751}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":751}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":751}]],"name":"33-bit Select","type":"resource"}],"data":[69,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":751}]],"name":"syrk.cl:751","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":758}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[48,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":758}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"syrk.cl","line":758}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"syrk.cl","line":758}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":758}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":758}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":758}]],"name":"1-bit Or","type":"resource"}],"data":[229.5,35.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":758}]],"name":"syrk.cl:758","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":760}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"syrk.cl","line":760}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":760}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":760}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":760}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":760}]],"name":"2-bit Select","type":"resource"}],"data":[53.5,1.5,0,0,0],"debug":[[{"filename":"syrk.cl","line":760}]],"name":"syrk.cl:760","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":762}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":762}]],"name":"syrk.cl:762","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"syrk.cl","line":765}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"syrk.cl","line":765}]],"name":"syrk.cl:765","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":767}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"syrk.cl","line":767}]],"name":"syrk.cl:767","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2643,5730,0,0,61],"debug":[[{"filename":"syrk.cl","line":751}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2643,5730,0,0,61],"total_percent":[0.749549,0.45213,0.335323,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[86746.983992,193768.999994,768,1042.5,1549],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[221247,366221,1165,1043,1549],"total_percent":[48.4313,29.521,21.4315,42.9414,68.7088],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_aFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_aFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_aFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"syrk.cl", "line":178}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":244}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":267}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":244}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":267}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":244}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":267}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":244}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":267}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":244}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":267}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":244}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":267}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":244}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":267}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":244}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":267}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Channel Write", "debug":[[{"filename":"syrk.cl", "line":279}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":25, "name":"Loop Input", "debug":[[{"filename":"syrk.cl", "line":169}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"26"}]}, {"type":"inst", "id":26, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":27, "name":"Local Memory", "children":[{"type":"memsys", "id":28, "name":"_aFeeder_DB_0_ibuffer", "debug":[[{"filename":"syrk.cl", "line":158}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":53, "name":"kernel_bFeeder", "children":[{"type":"bb", "id":54, "name":"kernel_bFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":55, "name":"kernel_bFeeder.B1", "children":[{"type":"inst", "id":56, "name":"Channel Read", "debug":[[{"filename":"syrk.cl", "line":388}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":454}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":476}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":454}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":476}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":454}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":476}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":454}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":476}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":454}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":67, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":476}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":68, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":454}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":476}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":70, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":454}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":476}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":454}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":476}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Channel Write", "debug":[[{"filename":"syrk.cl", "line":488}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":76, "name":"Loop Input", "debug":[[{"filename":"syrk.cl", "line":379}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"77"}]}, {"type":"inst", "id":77, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":78, "name":"Local Memory", "children":[{"type":"memsys", "id":79, "name":"_bFeeder_DB_0_ibuffer", "debug":[[{"filename":"syrk.cl", "line":368}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":104, "name":"kernel_Out", "children":[{"type":"bb", "id":105, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":106, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":107, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"109"}]}, {"type":"bb", "id":108, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"111"}]}, {"type":"bb", "id":109, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":110, "name":"kernel_Out.B5", "children":[{"type":"inst", "id":112, "name":"Channel Read", "debug":[[{"filename":"syrk.cl", "line":555}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":113, "name":"Channel Read", "debug":[[{"filename":"syrk.cl", "line":558}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":114, "name":"Channel Write", "debug":[[{"filename":"syrk.cl", "line":708}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"72", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":116, "name":"Loop Input", "debug":[[{"filename":"syrk.cl", "line":527}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"117"}]}, {"type":"inst", "id":117, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"72", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"72", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":111, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":118, "name":"kernel_aLoader", "children":[{"type":"bb", "id":119, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":120, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":121, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"122"}]}, {"type":"bb", "id":122, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":123, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"125"}]}, {"type":"bb", "id":124, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"126"}]}, {"type":"bb", "id":125, "name":"kernel_aLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":126, "name":"kernel_aLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":127, "name":"kernel_aLoader.B8", "children":[{"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":125}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"56", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":129, "name":"Channel Write", "debug":[[{"filename":"syrk.cl", "line":135}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"184", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":130, "name":"Loop Input", "debug":[[{"filename":"syrk.cl", "line":102}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"131"}]}, {"type":"inst", "id":131, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"184", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"184", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":133, "name":"kernel_bLoader", "children":[{"type":"bb", "id":134, "name":"kernel_bLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":135, "name":"kernel_bLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":136, "name":"kernel_bLoader.B2", "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"137"}]}, {"type":"bb", "id":137, "name":"kernel_bLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":138, "name":"kernel_bLoader.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"140"}]}, {"type":"bb", "id":139, "name":"kernel_bLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"141"}]}, {"type":"bb", "id":140, "name":"kernel_bLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":141, "name":"kernel_bLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":142, "name":"kernel_bLoader.B8", "children":[{"type":"inst", "id":143, "name":"Load", "debug":[[{"filename":"syrk.cl", "line":335}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"56", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":144, "name":"Channel Write", "debug":[[{"filename":"syrk.cl", "line":345}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"184", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":145, "name":"Loop Input", "debug":[[{"filename":"syrk.cl", "line":312}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"146"}]}, {"type":"inst", "id":146, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"184", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"184", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":147, "name":"kernel_unloader", "children":[{"type":"bb", "id":148, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":149, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":150, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"152"}]}, {"type":"bb", "id":151, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"153"}]}, {"type":"bb", "id":152, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":153, "name":"kernel_unloader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":154, "name":"kernel_unloader.B6", "children":[{"type":"inst", "id":155, "name":"Channel Read", "debug":[[{"filename":"syrk.cl", "line":762}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":156, "name":"Store", "debug":[[{"filename":"syrk.cl", "line":765}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":157, "name":"Loop Input", "debug":[[{"filename":"syrk.cl", "line":760}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"158"}]}, {"type":"inst", "id":158, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":159, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":160, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":132, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":115, "name":"_Out_unloader_channel", "debug":[[{"filename":"syrk.cl", "line":498}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":24, "name":"_aFeeder_X_channel", "debug":[[{"filename":"syrk.cl", "line":150}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_aLoader_aFeeder_channel", "debug":[[{"filename":"syrk.cl", "line":150}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":75, "name":"_bFeeder_Y_channel", "debug":[[{"filename":"syrk.cl", "line":360}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":57, "name":"_bLoader_bFeeder_channel", "debug":[[{"filename":"syrk.cl", "line":360}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":23, "to":24}, {"from":28, "to":8}, {"from":28, "to":10}, {"from":28, "to":12}, {"from":28, "to":14}, {"from":28, "to":16}, {"from":28, "to":18}, {"from":28, "to":20}, {"from":28, "to":22}, {"from":7, "to":28}, {"from":9, "to":28}, {"from":11, "to":28}, {"from":13, "to":28}, {"from":15, "to":28}, {"from":17, "to":28}, {"from":19, "to":28}, {"from":21, "to":28}, {"from":26, "to":25}, {"from":3, "to":25}, {"from":5, "to":26}, {"from":7, "to":26}, {"from":8, "to":26}, {"from":9, "to":26}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":13, "to":26}, {"from":14, "to":26}, {"from":15, "to":26}, {"from":16, "to":26}, {"from":17, "to":26}, {"from":18, "to":26}, {"from":19, "to":26}, {"from":20, "to":26}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":23, "to":26}, {"from":25, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":5, "to":9}, {"from":5, "to":10}, {"from":5, "to":11}, {"from":5, "to":12}, {"from":5, "to":13}, {"from":5, "to":14}, {"from":5, "to":15}, {"from":5, "to":16}, {"from":5, "to":17}, {"from":5, "to":18}, {"from":5, "to":19}, {"from":5, "to":20}, {"from":5, "to":21}, {"from":5, "to":22}, {"from":7, "to":23}, {"from":8, "to":23}, {"from":9, "to":23}, {"from":10, "to":23}, {"from":11, "to":23}, {"from":12, "to":23}, {"from":13, "to":23}, {"from":14, "to":23}, {"from":15, "to":23}, {"from":16, "to":23}, {"from":17, "to":23}, {"from":18, "to":23}, {"from":19, "to":23}, {"from":20, "to":23}, {"from":21, "to":23}, {"from":22, "to":23}, {"from":57, "to":56}, {"from":74, "to":75}, {"from":79, "to":59}, {"from":79, "to":61}, {"from":79, "to":63}, {"from":79, "to":65}, {"from":79, "to":67}, {"from":79, "to":69}, {"from":79, "to":71}, {"from":79, "to":73}, {"from":58, "to":79}, {"from":60, "to":79}, {"from":62, "to":79}, {"from":64, "to":79}, {"from":66, "to":79}, {"from":68, "to":79}, {"from":70, "to":79}, {"from":72, "to":79}, {"from":77, "to":76}, {"from":54, "to":76}, {"from":56, "to":77}, {"from":58, "to":77}, {"from":59, "to":77}, {"from":60, "to":77}, {"from":61, "to":77}, {"from":62, "to":77}, {"from":63, "to":77}, {"from":64, "to":77}, {"from":65, "to":77}, {"from":66, "to":77}, {"from":67, "to":77}, {"from":68, "to":77}, {"from":69, "to":77}, {"from":70, "to":77}, {"from":71, "to":77}, {"from":72, "to":77}, {"from":73, "to":77}, {"from":74, "to":77}, {"from":76, "to":56}, {"from":56, "to":58}, {"from":56, "to":59}, {"from":56, "to":60}, {"from":56, "to":61}, {"from":56, "to":62}, {"from":56, "to":63}, {"from":56, "to":64}, {"from":56, "to":65}, {"from":56, "to":66}, {"from":56, "to":67}, {"from":56, "to":68}, {"from":56, "to":69}, {"from":56, "to":70}, {"from":56, "to":71}, {"from":56, "to":72}, {"from":56, "to":73}, {"from":58, "to":74}, {"from":59, "to":74}, {"from":60, "to":74}, {"from":61, "to":74}, {"from":62, "to":74}, {"from":63, "to":74}, {"from":64, "to":74}, {"from":65, "to":74}, {"from":66, "to":74}, {"from":67, "to":74}, {"from":68, "to":74}, {"from":69, "to":74}, {"from":70, "to":74}, {"from":71, "to":74}, {"from":72, "to":74}, {"from":73, "to":74}, {"from":75, "to":112}, {"from":24, "to":113}, {"from":114, "to":115}, {"from":109, "to":106}, {"from":109, "to":107}, {"from":105, "to":107}, {"from":111, "to":108}, {"from":107, "to":108}, {"from":111, "to":109}, {"from":117, "to":116}, {"from":108, "to":116}, {"from":112, "to":117}, {"from":113, "to":117}, {"from":114, "to":117}, {"from":117, "to":111}, {"from":116, "to":112}, {"from":116, "to":113}, {"from":112, "to":114}, {"from":113, "to":114}, {"from":129, "to":6}, {"from":122, "to":120}, {"from":122, "to":121}, {"from":119, "to":121}, {"from":125, "to":122}, {"from":125, "to":123}, {"from":121, "to":123}, {"from":126, "to":124}, {"from":123, "to":124}, {"from":126, "to":125}, {"from":131, "to":126}, {"from":131, "to":130}, {"from":124, "to":130}, {"from":128, "to":131}, {"from":129, "to":131}, {"from":130, "to":128}, {"from":128, "to":129}, {"from":132, "to":128}, {"from":144, "to":57}, {"from":137, "to":135}, {"from":137, "to":136}, {"from":134, "to":136}, {"from":140, "to":137}, {"from":140, "to":138}, {"from":136, "to":138}, {"from":141, "to":139}, {"from":138, "to":139}, {"from":141, "to":140}, {"from":146, "to":141}, {"from":146, "to":145}, {"from":139, "to":145}, {"from":143, "to":146}, {"from":144, "to":146}, {"from":145, "to":143}, {"from":143, "to":144}, {"from":132, "to":143}, {"from":115, "to":155}, {"from":152, "to":149}, {"from":152, "to":150}, {"from":148, "to":150}, {"from":153, "to":151}, {"from":150, "to":151}, {"from":153, "to":152}, {"from":158, "to":153}, {"from":158, "to":157}, {"from":151, "to":157}, {"from":155, "to":158}, {"from":156, "to":158}, {"from":157, "to":155}, {"from":155, "to":156}, {"from":156, "to":132}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_aFeeder", "data":["", "", ""], "debug":[[{"filename":"syrk.cl", "line":150}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"syrk.cl", "line":169}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"syrk.cl", "line":"178"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"syrk.cl", "line":"279"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":182}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_bFeeder", "data":["", "", ""], "debug":[[{"filename":"syrk.cl", "line":360}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"syrk.cl", "line":379}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"syrk.cl", "line":"388"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"syrk.cl", "line":"488"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":392}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"syrk.cl", "line":498}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":521}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":525}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"syrk.cl", "line":527}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"syrk.cl", "line":"555"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"syrk.cl", "line":"558"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"syrk.cl", "line":"708"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":530}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":533}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":538}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":563}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":566}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":625}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":646}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":689}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":694}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":712}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":715}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"syrk.cl", "line":718}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"syrk.cl", "line":80}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":90}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":97}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":100}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"syrk.cl", "line":102}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"syrk.cl", "line":"125"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"syrk.cl", "line":"135"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_bLoader", "data":["", "", ""], "debug":[[{"filename":"syrk.cl", "line":290}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":300}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":307}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":310}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"syrk.cl", "line":312}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"syrk.cl", "line":"335"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"syrk.cl", "line":"345"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"syrk.cl", "line":746}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":754}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"syrk.cl", "line":758}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"syrk.cl", "line":760}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"syrk.cl", "line":"762"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"syrk.cl", "line":"765"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_aFeeder.B0":{"name":"kernel_aFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B1":{"name":"kernel_aFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"169"}]}]}}, "kernel_bFeeder.B0":{"name":"kernel_bFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bFeeder.B1":{"name":"kernel_bFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"379"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"521"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"525"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":72, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"527"}]}]}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"90"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"97"}]}]}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"100"}]}]}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B7":{"name":"kernel_aLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader.B8":{"name":"kernel_aLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":184, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"102"}]}]}}, "kernel_bLoader.B0":{"name":"kernel_bLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B1":{"name":"kernel_bLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B2":{"name":"kernel_bLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"300"}]}]}}, "kernel_bLoader.B3":{"name":"kernel_bLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_bLoader.B4":{"name":"kernel_bLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"307"}]}]}}, "kernel_bLoader.B5":{"name":"kernel_bLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"310"}]}]}}, "kernel_bLoader.B6":{"name":"kernel_bLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_bLoader.B7":{"name":"kernel_bLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_bLoader.B8":{"name":"kernel_bLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":184, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"312"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"754"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"758"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"syrk.cl", "line":"760"}]}]}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_aFeeder":{"debug":[{"filename":"syrk.cl", "line":150}], "loop_hierachy":{"kernel_aFeeder__no_loop":["kernel_aFeeder.B0"], "kernel_aFeeder.B1":["kernel_aFeeder.B1"]}}, "kernel_bFeeder":{"debug":[{"filename":"syrk.cl", "line":360}], "loop_hierachy":{"kernel_bFeeder__no_loop":["kernel_bFeeder.B0"], "kernel_bFeeder.B1":["kernel_bFeeder.B1"]}}, "kernel_Out":{"debug":[{"filename":"syrk.cl", "line":498}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3", "kernel_Out.B5", "kernel_Out.B6"], "kernel_Out.B5":["kernel_Out.B5"]}}, "kernel_aLoader":{"debug":[{"filename":"syrk.cl", "line":80}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B4", "kernel_aLoader.B3"], "kernel_aLoader.B4":["kernel_aLoader.B4", "kernel_aLoader.B5", "kernel_aLoader.B6"], "kernel_aLoader.B5":["kernel_aLoader.B5", "kernel_aLoader.B8", "kernel_aLoader.B7"], "kernel_aLoader.B8":["kernel_aLoader.B8"]}}, "kernel_bLoader":{"debug":[{"filename":"syrk.cl", "line":290}], "loop_hierachy":{"kernel_bLoader__no_loop":["kernel_bLoader.B0", "kernel_bLoader.B1"], "kernel_bLoader.B2":["kernel_bLoader.B2", "kernel_bLoader.B4", "kernel_bLoader.B3"], "kernel_bLoader.B4":["kernel_bLoader.B4", "kernel_bLoader.B5", "kernel_bLoader.B6"], "kernel_bLoader.B5":["kernel_bLoader.B5", "kernel_bLoader.B8", "kernel_bLoader.B7"], "kernel_bLoader.B8":["kernel_bLoader.B8"]}}, "kernel_unloader":{"debug":[{"filename":"syrk.cl", "line":746}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B6", "kernel_unloader.B5"], "kernel_unloader.B6":["kernel_unloader.B6"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"syrk.cl", "line":498}]]}, {"name":"kernel_aFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"syrk.cl", "line":150}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"syrk.cl", "line":80}]]}, {"name":"kernel_bFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"syrk.cl", "line":360}]]}, {"name":"kernel_bLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"syrk.cl", "line":290}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"syrk.cl", "line":746}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Out", "data":[29239, 61861, 141, 1025.5, 556], "debug":[[{"filename":"syrk.cl", "line":498}]]}, {"name":"kernel_aFeeder", "data":[11421, 26027, 104, 0, 400], "debug":[[{"filename":"syrk.cl", "line":150}]]}, {"name":"kernel_aLoader", "data":[10992, 15843, 54, 8.5, 73], "debug":[[{"filename":"syrk.cl", "line":80}]]}, {"name":"kernel_bFeeder", "data":[11327, 25316, 104, 0, 384], "debug":[[{"filename":"syrk.cl", "line":360}]]}, {"name":"kernel_bLoader", "data":[10953, 15523, 46, 8.5, 65], "debug":[[{"filename":"syrk.cl", "line":290}]]}, {"name":"kernel_unloader", "data":[2643, 5730, 0, 0, 61], "debug":[[{"filename":"syrk.cl", "line":746}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[77912, 152711, 449, 1042, 1549]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 28446, 239, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[221246, 366221, 1165, 1042, 1549], "data_percent":[25.895, 21.4315, 42.9414, 68.7088]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["syrk"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -profile -fpc -fp-relaxed -high-effort -board=pac_a10 syrk.cl -o syrk.aocx"],"name":"Command"},{"data":["Thu May  4 16:29:48 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[237.00 ,474.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[114172.3 ,320569 ,410 ,1050 ,1547  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[64.3 ,156 ,0 ,0 ,0]  },  {"name":"kernel_Out","data":[67963.6 ,216749 ,141 ,1026 ,646]  },  {"name":"kernel_aFeeder","data":[15579.2 ,36622 ,104 ,0 ,400]  },  {"name":"kernel_aLoader","data":[6417.8 ,13111 ,32 ,12 ,37]  },  {"name":"kernel_bFeeder","data":[15334.6 ,36256 ,104 ,0 ,384]  },  {"name":"kernel_bLoader","data":[6333.0 ,12845 ,29 ,12 ,39]  },  {"name":"kernel_unloader","data":[2479.8 ,4830 ,0 ,0 ,41]  }]}}';
var fileJSON=[{"path":"/home/u166759/t2sp/t2s/tests/lasa/syrk/syrk.cl", "name":"syrk.cl", "has_active_debug_locs":false, "absName":"/home/u166759/t2sp/t2s/tests/lasa/syrk/syrk.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(16))) s[16];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf;};\012} bool16;\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012typedef struct { float16 s[8]; } _cga;\012channel float16 _aLoader_aFeeder_channel __attribute__((depth(256))) ;\012channel _cga _aFeeder_X_channel __attribute__((depth(256))) ;\012channel float16 _bLoader_bFeeder_channel __attribute__((depth(256))) ;\012channel _cga _bFeeder_Y_channel __attribute__((depth(256))) ;\012channel float8 _Out_unloader_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer_mem_channel __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__A_serializer_mem_channel const float *restrict _A_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _A_extent_1 >> 7;\012 int _1 = _0 + 1;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _1; _aLoader_s0_i++)\012 {\012  int _2 = _A_extent_1 >> 7;\012  int _3 = _aLoader_s0_i / _2;\012  int _4 = _B_extent_0 >> 7;\012  int _5 = _4 - _aLoader_s0_i;\012  int _6 = _3 + _5;\012  for (int _aLoader_s0_j = _aLoader_s0_i; _aLoader_s0_j < _aLoader_s0_i + _6; _aLoader_s0_j++)\012  {\012   int _7 = _A_extent_0 >> 7;\012   for (int _aLoader_s0_k = 0; _aLoader_s0_k < 0 + _7; _aLoader_s0_k++)\012   {\012    for (int _aLoader_s0_kk_ii_iii = 0; _aLoader_s0_kk_ii_iii < 0 + 1024; _aLoader_s0_kk_ii_iii++)\012    {\012     bool _8 = _aLoader_s0_j == _aLoader_s0_i;\012     bool _9 = _aLoader_s0_k == 0;\012     bool _10 = _8 && _9;\012     int _11 = _A_extent_1 >> 7;\012     bool _12 = _aLoader_s0_i < _11;\012     bool _13 = _10 || _12;\012     if (_13)\012     {\012      float16 _14;\012      int _15 = _A_extent_1 >> 7;\012      bool _16 = _aLoader_s0_i < _15;\012      if (_16)\012      {\012       int _17 = _A_extent_0 >> 7;\012       int _18 = _17 * _aLoader_s0_i;\012       int _19 = _18 * 1024;\012       int _20 = _addr_temp;\012       int _21 = _17 * 1024;\012       int _22 = _20 % _21;\012       int _23 = _19 + _22;\012       int _24 = _23 * 16;\012       float16 _25 = vload16(0, (__address_space__A_serializer_mem_channel float*)_A_serializer_mem_channel + _24);\012       _14 = _25;\012      } // if _16\012      else\012      {\012       float _26 = float_from_bits(0 /* 0 */);\012       float16 _27 = _26;\012       _14 = _27;\012      } // if _16 else\012      float16 _28 = _14;\012      write_channel_intel(_aLoader_aFeeder_channel, _28);\012      (void)_28;\012     } // if _13\012     int _29 = _addr_temp;\012     int _30 = _29 + 1;\012     _addr_temp = _30;\012    } // for _aLoader_s0_kk_ii_iii\012   } // for _aLoader_s0_k\012  } // for _aLoader_s0_j\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer_mem_channel\012// Address spaces for kernel_aFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_aFeeder(\012)\012{\012 _cga _aFeeder_X_channel_array;\012 float16 _aFeeder_value_shreg;\012 uint _aFeeder_time_stamp_shreg;\012 float16 _aFeeder_in_v_temp;\012 uint _aFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump)) _aFeeder_DB_0_ibuffer[2][8][16][8];\012 #pragma unroll\012 for (int _aFeeder_s0_jjj_init = 0; _aFeeder_s0_jjj_init < 0 + 8; _aFeeder_s0_jjj_init++)\012 {\012  bool _31 = _aFeeder_s0_jjj_init == 0;\012  if (_31)\012  {\012   uint _32 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   _aFeeder_cycle_temp = _32;\012  } // if _31\012 } // for _aFeeder_s0_jjj_init\012 while(1)\012 {\012  uint _33 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012  uint _34 = _aFeeder_cycle_temp;\012  uint _35 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012  uint _36 = _34 & _35;\012  bool _37 = _33 <= _36;\012  if (_37)\012  {\012   float16 __38 = read_channel_intel(_aLoader_aFeeder_channel);\012   _aFeeder_in_v_temp = __38;\012  } // if _37\012  #pragma unroll\012  for (int _aFeeder_s0_buf = 0; _aFeeder_s0_buf < 0 + 8; _aFeeder_s0_buf++)\012  {\012   bool _39 = _aFeeder_s0_buf == 0;\012   if (_39)\012   {\012    float16 _40 = _aFeeder_in_v_temp;\012    _aFeeder_value_shreg = _40;\012    (void)_40;\012    uint _41 = _aFeeder_cycle_temp;\012    _aFeeder_time_stamp_shreg = _41;\012    (void)_41;\012   } // if _39\012   else\012   {\012    float16 _43 = _aFeeder_value_shreg;\012    _aFeeder_value_shreg = _43;\012    (void)_43;\012    uint _45 = _aFeeder_time_stamp_shreg;\012    _aFeeder_time_stamp_shreg = _45;\012    (void)_45;\012   } // if _39 else\012   float16 _47 = _aFeeder_value_shreg;\012   float16 _48 = __fpga_reg(__fpga_reg(_47));\012   _aFeeder_value_shreg = _48;\012   (void)_48;\012   uint _50 = _aFeeder_time_stamp_shreg;\012   uint _51 = __fpga_reg(__fpga_reg(_50));\012   _aFeeder_time_stamp_shreg = _51;\012   (void)_51;\012   uint _52 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   uint _54 = _aFeeder_time_stamp_shreg;\012   uint _55 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012   uint _56 = _54 & _55;\012   bool _57 = _52 <= _56;\012   if (_57)\012   {\012    uint _59 = _aFeeder_time_stamp_shreg;\012    uint _60 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _61 = _59 & _60;\012    uint _62 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012    uint _63 = _61 - _62;\012    uint _64 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _65 = _63 & _64;\012    int _66 = (int)(_65);\012    bool _67 = _aFeeder_s0_buf == _66;\012    if (_67)\012    {\012     float16 _69 = _aFeeder_value_shreg;\012     uint _71 = _aFeeder_time_stamp_shreg;\012     uint _72 = (uint)(ADD_UINT64_T_SUFFIX(11));\012     uint _73 = _71 >> _72;\012     uint _74 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _75 = _73 & _74;\012     bool _76 = (bool)(_75);\012     uint _78 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012     uint _79 = _71 & _78;\012     uint _80 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012     uint _81 = _79 - _80;\012     int _82 = (int)(_81);\012     int _83 = _82 >> 7;\012     int _85 = _82 >> 3;\012     int _86 = _85 & 15;\012     _aFeeder_DB_0_ibuffer[_76][_83][_86][_aFeeder_s0_buf] = _69;\012    } // if _67\012   } // if _57\012   uint _87 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _89 = _aFeeder_time_stamp_shreg;\012   uint _90 = (uint)(ADD_UINT64_T_SUFFIX(11));\012   uint _91 = _89 >> _90;\012   bool _92 = _87 < _91;\012   if (_92)\012   {\012    uint _94 = _aFeeder_time_stamp_shreg;\012    uint _95 = (uint)(ADD_UINT64_T_SUFFIX(11));\012    uint _96 = _94 >> _95;\012    uint _97 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _98 = _96 & _97;\012    bool _99 = (bool)(_98);\012    bool _100 = !(_99);\012    uint _102 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _103 = _94 & _102;\012    int _104 = (int)(_103);\012    int _105 = _104 >> 8;\012    int _107 = _104 >> 4;\012    int _108 = _107 & 15;\012    float16 _109 = _aFeeder_DB_0_ibuffer[_100][_105][_108][_aFeeder_s0_buf];\012    _aFeeder_X_channel_array.s[_aFeeder_s0_buf] = _109;\012    (void)_aFeeder_s0_buf;\012   } // if _92\012  } // for _aFeeder_s0_buf\012  uint _110 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _112 = _aFeeder_time_stamp_shreg;\012  uint _113 = (uint)(ADD_UINT64_T_SUFFIX(11));\012  uint _114 = _112 >> _113;\012  bool _115 = _110 < _114;\012  if (_115)\012  {\012   write_channel_intel(_aFeeder_X_channel, _aFeeder_X_channel_array);\012   (void)_aFeeder_X_channel_array;\012  } // if _115\012  uint _116 = _aFeeder_cycle_temp;\012  uint _117 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _118 = _116 + _117;\012  _aFeeder_cycle_temp = _118;\012 } // while _aFeeder_s0_outermost_loop_infinite\012} // kernel kernel_aFeeder\012// Address spaces for kernel_bLoader\012#define __address_space__B_serializer_mem_channel __global\012__kernel void kernel_bLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__B_serializer_mem_channel const float *restrict _B_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _119 = _A_extent_1 >> 7;\012 int _120 = _119 + 1;\012 for (int _bLoader_s0_i = 0; _bLoader_s0_i < 0 + _120; _bLoader_s0_i++)\012 {\012  int _121 = _A_extent_1 >> 7;\012  int _122 = _bLoader_s0_i / _121;\012  int _123 = _B_extent_0 >> 7;\012  int _124 = _123 - _bLoader_s0_i;\012  int _125 = _122 + _124;\012  for (int _bLoader_s0_j = _bLoader_s0_i; _bLoader_s0_j < _bLoader_s0_i + _125; _bLoader_s0_j++)\012  {\012   int _126 = _A_extent_0 >> 7;\012   for (int _bLoader_s0_k = 0; _bLoader_s0_k < 0 + _126; _bLoader_s0_k++)\012   {\012    for (int _bLoader_s0_kk_jj_jjj = 0; _bLoader_s0_kk_jj_jjj < 0 + 1024; _bLoader_s0_kk_jj_jjj++)\012    {\012     bool _127 = _bLoader_s0_j == _bLoader_s0_i;\012     bool _128 = _bLoader_s0_k == 0;\012     bool _129 = _127 && _128;\012     int _130 = _A_extent_1 >> 7;\012     bool _131 = _bLoader_s0_i < _130;\012     bool _132 = _129 || _131;\012     if (_132)\012     {\012      float16 _133;\012      int _134 = _A_extent_1 >> 7;\012      bool _135 = _bLoader_s0_i < _134;\012      if (_135)\012      {\012       int _136 = _A_extent_0 >> 7;\012       int _137 = _136 * _bLoader_s0_j;\012       int _138 = _137 * 1024;\012       int _139 = _addr_temp;\012       int _140 = _136 * 1024;\012       int _141 = _139 % _140;\012       int _142 = _138 + _141;\012       int _143 = _142 * 16;\012       float16 _144 = vload16(0, (__address_space__B_serializer_mem_channel float*)_B_serializer_mem_channel + _143);\012       _133 = _144;\012      } // if _135\012      else\012      {\012       float _145 = float_from_bits(0 /* 0 */);\012       float16 _146 = _145;\012       _133 = _146;\012      } // if _135 else\012      float16 _147 = _133;\012      write_channel_intel(_bLoader_bFeeder_channel, _147);\012      (void)_147;\012     } // if _132\012     int _148 = _addr_temp;\012     int _149 = _148 + 1;\012     _addr_temp = _149;\012    } // for _bLoader_s0_kk_jj_jjj\012   } // for _bLoader_s0_k\012  } // for _bLoader_s0_j\012 } // for _bLoader_s0_i\012} // kernel kernel_bLoader\012#undef __address_space__B_serializer_mem_channel\012// Address spaces for kernel_bFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_bFeeder(\012)\012{\012 _cga _bFeeder_Y_channel_array;\012 float16 _bFeeder_value_shreg;\012 uint _bFeeder_time_stamp_shreg;\012 float16 _bFeeder_in_v_temp;\012 uint _bFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump)) _bFeeder_DB_0_ibuffer[2][8][16][8];\012 #pragma unroll\012 for (int _bFeeder_s0_iii_init = 0; _bFeeder_s0_iii_init < 0 + 8; _bFeeder_s0_iii_init++)\012 {\012  bool _150 = _bFeeder_s0_iii_init == 0;\012  if (_150)\012  {\012   uint _151 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   _bFeeder_cycle_temp = _151;\012  } // if _150\012 } // for _bFeeder_s0_iii_init\012 while(1)\012 {\012  uint _152 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012  uint _153 = _bFeeder_cycle_temp;\012  uint _154 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012  uint _155 = _153 & _154;\012  bool _156 = _152 <= _155;\012  if (_156)\012  {\012   float16 __157 = read_channel_intel(_bLoader_bFeeder_channel);\012   _bFeeder_in_v_temp = __157;\012  } // if _156\012  #pragma unroll\012  for (int _bFeeder_s0_buf = 0; _bFeeder_s0_buf < 0 + 8; _bFeeder_s0_buf++)\012  {\012   bool _158 = _bFeeder_s0_buf == 0;\012   if (_158)\012   {\012    float16 _159 = _bFeeder_in_v_temp;\012    _bFeeder_value_shreg = _159;\012    (void)_159;\012    uint _160 = _bFeeder_cycle_temp;\012    _bFeeder_time_stamp_shreg = _160;\012    (void)_160;\012   } // if _158\012   else\012   {\012    float16 _162 = _bFeeder_value_shreg;\012    _bFeeder_value_shreg = _162;\012    (void)_162;\012    uint _164 = _bFeeder_time_stamp_shreg;\012    _bFeeder_time_stamp_shreg = _164;\012    (void)_164;\012   } // if _158 else\012   float16 _166 = _bFeeder_value_shreg;\012   float16 _167 = __fpga_reg(__fpga_reg(_166));\012   _bFeeder_value_shreg = _167;\012   (void)_167;\012   uint _169 = _bFeeder_time_stamp_shreg;\012   uint _170 = __fpga_reg(__fpga_reg(_169));\012   _bFeeder_time_stamp_shreg = _170;\012   (void)_170;\012   uint _171 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   uint _173 = _bFeeder_time_stamp_shreg;\012   uint _174 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012   uint _175 = _173 & _174;\012   bool _176 = _171 <= _175;\012   if (_176)\012   {\012    uint _178 = _bFeeder_time_stamp_shreg;\012    uint _179 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _180 = _178 & _179;\012    uint _181 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012    uint _182 = _180 - _181;\012    uint _183 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _184 = _182 & _183;\012    int _185 = (int)(_184);\012    bool _186 = _bFeeder_s0_buf == _185;\012    if (_186)\012    {\012     float16 _188 = _bFeeder_value_shreg;\012     uint _190 = _bFeeder_time_stamp_shreg;\012     uint _191 = (uint)(ADD_UINT64_T_SUFFIX(11));\012     uint _192 = _190 >> _191;\012     uint _193 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _194 = _192 & _193;\012     bool _195 = (bool)(_194);\012     uint _197 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012     uint _198 = _190 & _197;\012     uint _199 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012     uint _200 = _198 - _199;\012     int _201 = (int)(_200);\012     int _202 = _201 >> 7;\012     int _204 = _201 >> 3;\012     int _205 = _204 & 15;\012     _bFeeder_DB_0_ibuffer[_195][_202][_205][_bFeeder_s0_buf] = _188;\012    } // if _186\012   } // if _176\012   uint _206 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _208 = _bFeeder_time_stamp_shreg;\012   uint _209 = (uint)(ADD_UINT64_T_SUFFIX(11));\012   uint _210 = _208 >> _209;\012   bool _211 = _206 < _210;\012   if (_211)\012   {\012    uint _213 = _bFeeder_time_stamp_shreg;\012    uint _214 = (uint)(ADD_UINT64_T_SUFFIX(11));\012    uint _215 = _213 >> _214;\012    uint _216 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _217 = _215 & _216;\012    bool _218 = (bool)(_217);\012    bool _219 = !(_218);\012    uint _221 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _222 = _213 & _221;\012    int _223 = (int)(_222);\012    int _224 = _223 >> 8;\012    int _226 = _223 & 15;\012    float16 _227 = _bFeeder_DB_0_ibuffer[_219][_224][_226][_bFeeder_s0_buf];\012    _bFeeder_Y_channel_array.s[_bFeeder_s0_buf] = _227;\012    (void)_bFeeder_s0_buf;\012   } // if _211\012  } // for _bFeeder_s0_buf\012  uint _228 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _230 = _bFeeder_time_stamp_shreg;\012  uint _231 = (uint)(ADD_UINT64_T_SUFFIX(11));\012  uint _232 = _230 >> _231;\012  bool _233 = _228 < _232;\012  if (_233)\012  {\012   write_channel_intel(_bFeeder_Y_channel, _bFeeder_Y_channel_array);\012   (void)_bFeeder_Y_channel_array;\012  } // if _233\012  uint _234 = _bFeeder_cycle_temp;\012  uint _235 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _236 = _234 + _235;\012  _bFeeder_cycle_temp = _236;\012 } // while _bFeeder_s0_outermost_loop_infinite\012} // kernel kernel_bFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 // produce Z\012 float _Z_shreg[256][8][8];\012 float _Z_pipe_shreg[8][1793];\012 // produce Y\012 float16 _Y_shreg[8];\012 float _Z_temp[8][8];\012 // produce X\012 float16 _X_shreg[8];\012 _cga _bFeeder_Y_channel_array;\012 _cga _aFeeder_X_channel_array;\012 float _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 2048;\012 _Z_pipe_base_temp = 0;\012 int _237 = _A_extent_1 >> 7;\012 int _238 = _237 + 1;\012 int patch_temp = (2 * (_B_extent_0 >> 7) - (_A_extent_1 >> 7) + 1) * (_A_extent_1 >> 7) / 2;\012 for (int _X_s0_i_j = 0; _X_s0_i_j < 0 + patch_temp + 1; _X_s0_i_j++)\012 {\012  {\012   int _244 = _A_extent_0 >> 7;\012   for (int _X_s0_k = 0; _X_s0_k < 0 + _244; _X_s0_k++)\012   {\012    for (int _X_s0_kk_ii_jj = 0; _X_s0_kk_ii_jj < 0 + 2048; _X_s0_kk_ii_jj++)\012    {\012     #pragma unroll\012     for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 8; _dummy__1_s0_iii++)\012     {\012      #pragma unroll\012      for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 8; _dummy_s0_jjj++)\012      {\012       float _246 = _Z_shreg[255][_dummy_s0_jjj][_dummy__1_s0_iii];\012       _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _246;\012       #pragma unroll\012       for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 255; _dummy__2_s0_l1++)\012       {\012        int _247 = 255 - _dummy__2_s0_l1;\012        int _248 = 254 - _dummy__2_s0_l1;\012        float _250 = _Z_shreg[_248][_dummy_s0_jjj][_dummy__1_s0_iii];\012        _Z_shreg[_247][_dummy_s0_jjj][_dummy__1_s0_iii] = _250;\012        (void)_250;\012       } // for _dummy__2_s0_l1\012       float _251 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012       _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _251;\012       (void)_251;\012      } // for _dummy_s0_jjj\012     } // for _dummy__1_s0_iii\012     int _252 = _A_extent_1 >> 7;\012     bool _253 = _X_s0_i_j < patch_temp;\012     if (_253)\012     {\012      _cga __254 = read_channel_intel(_bFeeder_Y_channel);\012      _bFeeder_Y_channel_array = __254;\012      (void)__254;\012      _cga __255 = read_channel_intel(_aFeeder_X_channel);\012      _aFeeder_X_channel_array = __255;\012      (void)__255;\012     } // if _253\012     #pragma unroll\012     for (int _X_s0_iii = 0; _X_s0_iii < 0 + 8; _X_s0_iii++)\012     {\012      #pragma unroll\012      for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 8; _X_s0_jjj++)\012      {\012       float16 _256;\012       bool _257 = _X_s0_jjj == 0;\012       if (_257)\012       {\012        float16 __258 = _aFeeder_X_channel_array.s[_X_s0_iii];\012        _256 = __258;\012       } // if _257\012       else\012       {\012        float16 _260 = _X_shreg[_X_s0_iii];\012        _256 = _260;\012       } // if _257 else\012       float16 _261 = _256;\012       _X_shreg[_X_s0_iii] = _261;\012       (void)_261;\012       float16 _263 = _X_shreg[_X_s0_iii];\012       float16 _264 = __fpga_reg(__fpga_reg(_263));\012       _X_shreg[_X_s0_iii] = _264;\012       (void)_264;\012       float16 _265;\012       bool _266 = _X_s0_iii == 0;\012       if (_266)\012       {\012        float16 __267 = _bFeeder_Y_channel_array.s[_X_s0_jjj];\012        _265 = __267;\012       } // if _266\012       else\012       {\012        float16 _269 = _Y_shreg[_X_s0_jjj];\012        _265 = _269;\012       } // if _266 else\012       float16 _270 = _265;\012       _Y_shreg[_X_s0_jjj] = _270;\012       (void)_270;\012       float16 _272 = _Y_shreg[_X_s0_jjj];\012       float16 _273 = __fpga_reg(__fpga_reg(_272));\012       _Y_shreg[_X_s0_jjj] = _273;\012       (void)_273;\012       float _274;\012       bool _275 = _X_s0_k == 0;\012       int _276 = _X_s0_kk_ii_jj >> 8;\012       bool _277 = _276 == 0;\012       bool _278 = _275 && _277;\012       if (_278)\012       {\012        float _279 = float_from_bits(0 /* 0 */);\012        _274 = _279;\012       } // if _278\012       else\012       {\012        float _281 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012        float _282 = __fpga_reg(_281);\012        _274 = _282;\012       } // if _278 else\012       float _283 = _274;\012       _Z_shreg_temp = _283;\012       #pragma unroll\012       for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012       {\012        float _284 = _Z_shreg_temp;\012        float _286 = _X_shreg[_X_s0_iii][_X_s0_kkk];\012        float _288 = _Y_shreg[_X_s0_jjj][_X_s0_kkk];\012        float _289 = _286 * _288;\012        float _290 = _284 + _289;\012        _Z_shreg_temp = _290;\012        int _291 = _X_s0_kkk & 3;\012        bool _292 = _291 == 3;\012        if (_292)\012        {\012         float _293 = _Z_shreg_temp;\012         float _294 = __fpga_reg(_293);\012         _Z_shreg_temp = _294;\012        } // if _292\012       } // for _X_s0_kkk\012       float _295 = _Z_shreg_temp;\012       _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _295;\012       (void)_295;\012       #pragma unroll\012       for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012       {\012        bool _296 = _X_s0_kkk == 15;\012        int _297 = _X_s0_kk_ii_jj >> 8;\012        bool _298 = _297 == 7;\012        bool _299 = _296 && _298;\012        int _300 = _A_extent_0 >> 7;\012        int _301 = _300 + -1;\012        bool _302 = _X_s0_k == _301;\012        bool _303 = _299 && _302;\012        if (_303)\012        {\012         int _304 = _X_s0_iii * 256;\012         float _306 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012         _Z_pipe_shreg[_X_s0_jjj][_304] = _306;\012         (void)_306;\012        } // if _303\012       } // for _X_s0_kkk\012      } // for _X_s0_jjj\012     } // for _X_s0_iii\012     int _307 = _X_s0_kk_ii_jj & 15;\012     bool _308 = _307 == 0;\012     int _309 = _X_s0_kk_ii_jj & 255;\012     int _310 = _309 >> 4;\012     bool _311 = _310 == 0;\012     bool _312 = _308 && _311;\012     int _313 = _A_extent_0 >> 7;\012     int _314 = _313 + -1;\012     bool _315 = _X_s0_k == _314;\012     bool _316 = _312 && _315;\012     int _317 = _X_s0_kk_ii_jj >> 8;\012     bool _318 = _317 == 7;\012     bool _319 = _316 && _318;\012     int _320 = _A_extent_1 >> 7;\012     bool _321 = _X_s0_i_j < patch_temp;\012     bool _322 = _319 && _321;\012     if (_322)\012     {\012      int _323 = _Z_pipe_iter_temp;\012      _Z_pipe_base_temp = _323;\012     } // if _322\012     float8 _Out_unloader_channel_temp;\012     #pragma unroll\012     for (int _Z_pipe_b__14 = 0; _Z_pipe_b__14 < 0 + 8; _Z_pipe_b__14++)\012     {\012      float _325 = _Z_pipe_shreg[_Z_pipe_b__14][0];\012      _Out_unloader_channel_temp[_Z_pipe_b__14] = _325;\012      #pragma unroll\012      for (int _Z_pipe_b__14_dummy = 0; _Z_pipe_b__14_dummy < 0 + 8; _Z_pipe_b__14_dummy++)\012      {\012       float _326 = _Out_unloader_channel_temp[_Z_pipe_b__14_dummy];\012       float _327 = __fpga_reg(__fpga_reg(_326));\012       _Out_unloader_channel_temp[_Z_pipe_b__14_dummy] = _327;\012      } // for _Z_pipe_b__14_dummy\012     } // for _Z_pipe_b__14\012     int _328 = _Z_pipe_iter_temp;\012     int _329 = _Z_pipe_base_temp;\012     int _330 = _329 + 2048;\012     bool _331 = _328 < _330;\012     if (_331)\012     {\012      float8 _332 = _Out_unloader_channel_temp;\012      write_channel_intel(_Out_unloader_channel, _332);\012      (void)_332;\012     } // if _331\012     #pragma unroll\012     for (int _Z_pipe_b__15 = 0; _Z_pipe_b__15 < 0 + 8; _Z_pipe_b__15++)\012     {\012      #pragma unroll\012      for (int _Z_pipe_p__7 = 0; _Z_pipe_p__7 < 0 + 7; _Z_pipe_p__7++)\012      {\012       #pragma unroll\012       for (int _Z_pipe_l__7 = 0; _Z_pipe_l__7 < 0 + 255; _Z_pipe_l__7++)\012       {\012        int _333 = _Z_pipe_p__7 * 256;\012        int _334 = _333 + _Z_pipe_l__7;\012        int _335 = _334 + 1;\012        float _337 = _Z_pipe_shreg[_Z_pipe_b__15][_335];\012        _Z_pipe_shreg[_Z_pipe_b__15][_334] = _337;\012        (void)_337;\012       } // for _Z_pipe_l__7\012       int _338 = _Z_pipe_p__7 * 256;\012       int _339 = _338 + 255;\012       int _340 = _338 + 256;\012       float _342 = _Z_pipe_shreg[_Z_pipe_b__15][_340];\012       float _343 = __fpga_reg(__fpga_reg(_342));\012       _Z_pipe_shreg[_Z_pipe_b__15][_339] = _343;\012       (void)_343;\012      } // for _Z_pipe_p__7\012     } // for _Z_pipe_b__15\012     int _344 = _Z_pipe_iter_temp;\012     int _345 = _344 + 1;\012     _Z_pipe_iter_temp = _345;\012    } // for _X_s0_kk_ii_jj\012   } // for _X_s0_k\012  } // for _X_s0_j\012 } // for _X_s0_i\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _346 = _A_extent_1 >> 7;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _346; _unloader_s0_i++)\012 {\012  int _347 = _B_extent_0 >> 7;\012  int _348 = _347 - _unloader_s0_i;\012  for (int _unloader_s0_j = _unloader_s0_i; _unloader_s0_j < _unloader_s0_i + _348; _unloader_s0_j++)\012  {\012   for (int _unloader_s0_iii_ii_jj = 0; _unloader_s0_iii_ii_jj < 0 + 2048; _unloader_s0_iii_ii_jj++)\012   {\012    float8 __349 = read_channel_intel(_Out_unloader_channel);\012    int _350 = _addr_temp;\012    int _351 = _350 * 8;\012    vstore8(__349, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _351);\012    int _352 = _addr_temp;\012    int _353 = _352 + 1;\012    _addr_temp = _353;\012   } // for _unloader_s0_iii_ii_jj\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
