// Seed: 818279762
module module_0 (
    input tri1 id_0
);
  assign {-1, -1'd0} = 1 == -1'b0;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    input supply0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wand id_11,
    input wor id_12
);
  module_0 modCall_1 (id_11);
  logic id_14;
  ;
  parameter id_15 = "" & 1;
  wire id_16 = -1 != id_1 && id_0 - 1;
endmodule
