# compile vhdl design source files
vhdl axi_lite_ipif_v3_0_3  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd"
vhdl axi_lite_ipif_v3_0_3  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd"
vhdl axi_lite_ipif_v3_0_3  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd"
vhdl axi_lite_ipif_v3_0_3  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd"
vhdl axi_lite_ipif_v3_0_3  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd"
vhdl lib_pkg_v1_0_2  "../../../Arty_DigiLED.ip_user_files/ipstatic/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd"
vhdl lib_srl_fifo_v1_0_2  "../../../Arty_DigiLED.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd"
vhdl lib_srl_fifo_v1_0_2  "../../../Arty_DigiLED.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd"
vhdl lib_srl_fifo_v1_0_2  "../../../Arty_DigiLED.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd"
vhdl lib_srl_fifo_v1_0_2  "../../../Arty_DigiLED.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd"
vhdl lib_cdc_v1_0_2  "../../../Arty_DigiLED.ip_user_files/ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd"
vhdl axi_uartlite_v2_0_10  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd"
vhdl axi_uartlite_v2_0_10  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_tx.vhd"
vhdl axi_uartlite_v2_0_10  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_rx.vhd"
vhdl axi_uartlite_v2_0_10  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd"
vhdl axi_uartlite_v2_0_10  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd"
vhdl axi_uartlite_v2_0_10  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd"
vhdl interrupt_control_v3_1_3  "../../../Arty_DigiLED.ip_user_files/ipstatic/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd"
vhdl axi_gpio_v2_0_9  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd"
vhdl axi_gpio_v2_0_9  "../../../Arty_DigiLED.ip_user_files/ipstatic/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_3/sim/design_1_axi_gpio_0_3.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_axi_gpio_1_2/sim/design_1_axi_gpio_1_2.vhd"
vhdl microblaze_v9_5_3  "../../../Arty_DigiLED.ip_user_files/ipstatic/microblaze_v9_5/hdl/microblaze_v9_5_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd"
vhdl lmb_v10_v3_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_funcs.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_primitives.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/xor18.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parity.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parityenable.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/checkbit_handler.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/correct_one_bit.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/axi_interface.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd"
vhdl lmb_bram_if_cntlr_v4_0_7  "../../../Arty_DigiLED.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd"
vhdl blk_mem_gen_v8_3_1  "../../../Arty_DigiLED.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.vhd"
vhdl mdm_v3_2_4  "../../../Arty_DigiLED.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm_primitives.vhd"
vhdl mdm_v3_2_4  "../../../Arty_DigiLED.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/arbiter.vhd"
vhdl mdm_v3_2_4  "../../../Arty_DigiLED.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/srl_fifo.vhd"
vhdl mdm_v3_2_4  "../../../Arty_DigiLED.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/bus_master.vhd"
vhdl mdm_v3_2_4  "../../../Arty_DigiLED.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/jtag_control.vhd"
vhdl mdm_v3_2_4  "../../../Arty_DigiLED.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm_core.vhd"
vhdl mdm_v3_2_4  "../../../Arty_DigiLED.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd"
vhdl proc_sys_reset_v5_0_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd"
vhdl proc_sys_reset_v5_0_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd"
vhdl proc_sys_reset_v5_0_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd"
vhdl proc_sys_reset_v5_0_8  "../../../Arty_DigiLED.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd"
vhdl xil_defaultlib  "../../../Arty_DigiLED.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd"
vhdl fifo_generator_v13_0_1  "../../../Arty_DigiLED.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v13_0_1  "../../../Arty_DigiLED.ip_user_files/ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd"

# Do not sort compile order
nosort
