/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  reg [9:0] _04_;
  wire [6:0] _05_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_5z ? celloutsig_1_2z : celloutsig_1_1z;
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_5z);
  assign celloutsig_0_4z = ~celloutsig_0_1z;
  assign celloutsig_0_10z = ~celloutsig_0_6z;
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_4z) & (_00_ | celloutsig_0_2z));
  assign celloutsig_0_6z = ~((_01_ | in_data[47]) & (celloutsig_0_2z | celloutsig_0_4z));
  assign celloutsig_0_15z = ~((1'h1 | celloutsig_0_8z[0]) & (celloutsig_0_10z | celloutsig_0_2z));
  assign celloutsig_1_3z = in_data[168] | celloutsig_1_1z;
  assign celloutsig_0_2z = celloutsig_0_1z | _02_;
  reg [6:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _15_ <= 7'h00;
    else _15_ <= in_data[9:3];
  assign { _00_, _01_, _05_[4], _02_, _05_[2:0] } = _15_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= in_data[142:138];
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 10'h000;
    else _04_ <= { in_data[167:160], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_3z = { in_data[14:12], celloutsig_0_1z } / { 1'h1, in_data[11:10], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_8z } / { 1'h1, _03_[3:0], celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_12z, _03_, celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_6z, _00_, _01_, _05_[4], _02_, _05_[2:0] } / { 1'h1, in_data[50:44], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_14z[6:4] / { 1'h1, celloutsig_0_12z[2:1] };
  assign celloutsig_1_2z = in_data[140:135] > in_data[183:178];
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z } > { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[50:47], _00_, _01_, _05_[4], _02_, _05_[2:0] } <= { _01_, _05_[4], _02_, _05_[2], _00_, _01_, _05_[4], _02_, _05_[2:0] };
  assign celloutsig_1_1z = { in_data[136:104], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } && in_data[163:128];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } && { in_data[114:112], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = { _04_[6:4], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_12z } && { celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_2z };
  assign celloutsig_0_27z = { celloutsig_0_18z[7:6], celloutsig_0_21z } && celloutsig_0_20z[6:4];
  assign celloutsig_0_19z = ! { _05_[2:1], _00_, _01_, _05_[4], _02_, _05_[2:0], celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[178:149] < in_data[144:115];
  assign celloutsig_1_7z = { in_data[170:168], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } < { in_data[124:120], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_12z = { in_data[128:122], celloutsig_1_9z, celloutsig_1_9z } < { in_data[155], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, _03_ };
  assign celloutsig_0_11z = celloutsig_0_3z < celloutsig_0_3z;
  assign celloutsig_0_21z = celloutsig_0_9z[2:0] < celloutsig_0_12z[3:1];
  assign celloutsig_0_30z = celloutsig_0_18z[8:2] < { celloutsig_0_29z[8:3], celloutsig_0_21z };
  assign celloutsig_0_12z = celloutsig_0_11z ? in_data[55:39] : { 2'h3, celloutsig_0_2z, celloutsig_0_3z, 1'h0, celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_5z ? { celloutsig_0_8z[4:0], 1'h1, celloutsig_0_3z } : { celloutsig_0_12z[16:8], celloutsig_0_2z };
  assign celloutsig_1_17z = | { _03_[4:3], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_8z };
  assign celloutsig_0_25z = | { celloutsig_0_22z[5:4], celloutsig_0_22z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_9z[7:6], celloutsig_0_25z, celloutsig_0_27z };
  assign celloutsig_1_8z = ~^ in_data[184:176];
  assign celloutsig_1_9z = ~^ { in_data[106:105], celloutsig_1_1z };
  assign celloutsig_1_13z = ~^ { _04_[9:5], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_15z = ~^ { _04_[9:2], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, _03_, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_12z[8:7], celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_14z[9:3] >> { _00_, _01_, _05_[4], _02_, _05_[2:0] };
  assign celloutsig_0_22z = { celloutsig_0_9z[7:1], celloutsig_0_16z } >> in_data[78:71];
  assign celloutsig_0_29z = { in_data[25:15], celloutsig_0_6z } >> { celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_17z };
  assign celloutsig_0_8z = { in_data[12:6], celloutsig_0_5z, celloutsig_0_2z } <<< in_data[62:54];
  assign celloutsig_0_18z = celloutsig_0_14z ~^ { celloutsig_0_3z[2:1], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_17z };
  assign { _05_[6:5], _05_[3] } = { _00_, _01_, _02_ };
  assign { out_data[141:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
