EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 11
Title "Y Ddraig Fechan"
Date ""
Rev ""
Comp "Stephen Moody"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Connector:DIN-5_180degree J?
U 1 1 60ABB88F
P 1850 7100
F 0 "J?" H 1850 6825 50  0000 C CNN
F 1 "57PC5F" H 1850 6734 50  0000 C CNN
F 2 "Ddraig:SWITCHCRAFT_57PC5F" H 1850 7100 50  0001 C CNN
F 3 "http://www.mouser.com/ds/2/18/40_c091_abd_e-75918.pdf" H 1850 7100 50  0001 C CNN
	1    1850 7100
	1    0    0    -1  
$EndComp
$Comp
L Device:L L?
U 1 1 60ABC508
P 3100 6950
F 0 "L?" V 3290 6950 50  0000 C CNN
F 1 "L" V 3199 6950 50  0000 C CNN
F 2 "" H 3100 6950 50  0001 C CNN
F 3 "~" H 3100 6950 50  0001 C CNN
	1    3100 6950
	0    -1   -1   0   
$EndComp
$Comp
L Device:L L?
U 1 1 60ABCE1A
P 3100 7350
F 0 "L?" V 3290 7350 50  0000 C CNN
F 1 "L" V 3199 7350 50  0000 C CNN
F 2 "" H 3100 7350 50  0001 C CNN
F 3 "~" H 3100 7350 50  0001 C CNN
	1    3100 7350
	0    -1   -1   0   
$EndComp
$Comp
L Switch:SW_Push_DPDT SW?
U 1 1 60ABF09F
P 2600 7050
F 0 "SW?" H 2600 7535 50  0000 C CNN
F 1 "SW_Push_DPDT" H 2600 7444 50  0000 C CNN
F 2 "" H 2600 7250 50  0001 C CNN
F 3 "~" H 2600 7250 50  0001 C CNN
	1    2600 7050
	1    0    0    -1  
$EndComp
Wire Wire Line
	2150 7000 2250 7000
Wire Wire Line
	2250 7000 2250 6850
Wire Wire Line
	2250 6850 2400 6850
Wire Wire Line
	2150 7100 2250 7100
Wire Wire Line
	2250 7100 2250 7250
Wire Wire Line
	2250 7250 2400 7250
Wire Wire Line
	2800 6950 2950 6950
Wire Wire Line
	2800 7350 2950 7350
$Comp
L power:+5V #PWR?
U 1 1 60AC1DE5
P 3550 6850
F 0 "#PWR?" H 3550 6700 50  0001 C CNN
F 1 "+5V" H 3565 7023 50  0000 C CNN
F 2 "" H 3550 6850 50  0001 C CNN
F 3 "" H 3550 6850 50  0001 C CNN
	1    3550 6850
	1    0    0    -1  
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 60AC2336
P 3900 7250
F 0 "#PWR?" H 3900 7100 50  0001 C CNN
F 1 "+12V" H 3915 7423 50  0000 C CNN
F 2 "" H 3900 7250 50  0001 C CNN
F 3 "" H 3900 7250 50  0001 C CNN
	1    3900 7250
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 60AC274B
P 1400 7200
F 0 "#PWR?" H 1400 6950 50  0001 C CNN
F 1 "GND" H 1405 7027 50  0000 C CNN
F 2 "" H 1400 7200 50  0001 C CNN
F 3 "" H 1400 7200 50  0001 C CNN
	1    1400 7200
	1    0    0    -1  
$EndComp
Wire Wire Line
	1550 7100 1400 7100
Wire Wire Line
	1400 7100 1400 7200
Wire Wire Line
	1850 6800 1850 6700
Wire Wire Line
	1850 6700 1400 6700
Wire Wire Line
	1400 6700 1400 7100
Connection ~ 1400 7100
Wire Wire Line
	3250 7350 3900 7350
Wire Wire Line
	3900 7350 3900 7250
Wire Wire Line
	3250 6950 3550 6950
Wire Wire Line
	3550 6950 3550 6850
NoConn ~ 2800 7150
NoConn ~ 2800 6750
NoConn ~ 1550 7000
$Sheet
S 4850 1900 1150 2150
U 60BDD808
F0 "Decode Logic" 50
F1 "Decode.sch" 50
$EndSheet
$Sheet
S 8700 2800 850  1700
U 60BDDAC0
F0 "Video" 50
F1 "Video.sch" 50
F2 "D[0..7]" B L 8700 3050 50 
F3 "A[0..15]" B L 8700 2950 50 
F4 "~VDP_RD" I L 8700 3600 50 
F5 "~VDP_WR" I L 8700 3700 50 
F6 "~VDP_INT" O L 8700 3800 50 
F7 "GREEN" O R 9550 3200 50 
F8 "RED" O R 9550 3300 50 
F9 "BLUE" O R 9550 3400 50 
F10 "~CSYNC" O R 9550 3600 50 
F11 "~WAIT" O L 8700 3900 50 
F12 "~RESET" I L 8700 3150 50 
$EndSheet
$Sheet
S 8700 4850 850  1450
U 60BDDC0E
F0 "Audio" 50
F1 "Audio.sch" 50
F2 "D[0..7]" B L 8700 5100 50 
F3 "A[0..15]" I L 8700 5000 50 
F4 "~YM_CS" I L 8700 5500 50 
F5 "~RESET" I L 8700 5300 50 
F6 "~YM_IRQ" O L 8700 5800 50 
F7 "YM_CLK" I L 8700 6000 50 
F8 "AUDIO_R" O R 9550 5600 50 
F9 "AUDIO_L" O R 9550 5500 50 
F10 "~WR" I L 8700 5600 50 
F11 "~RD" I L 8700 5700 50 
$EndSheet
Wire Bus Line
	8700 2950 8450 2950
Wire Bus Line
	8300 3050 8700 3050
Wire Bus Line
	8700 5100 8300 5100
Wire Bus Line
	8300 5100 8300 3050
$Sheet
S 9950 3100 850  1050
U 619D3C4F
F0 "VideoOut" 50
F1 "VideoOut.sch" 50
F2 "RED" I L 9950 3300 50 
F3 "GREEN" I L 9950 3200 50 
F4 "BLUE" I L 9950 3400 50 
F5 "~CSYNC" I L 9950 3600 50 
F6 "AUDIO_L" I L 9950 3950 50 
F7 "AUDIO_R" I L 9950 4050 50 
$EndSheet
Wire Wire Line
	9950 3200 9550 3200
Wire Wire Line
	9550 3300 9950 3300
Wire Wire Line
	9950 3400 9550 3400
Wire Wire Line
	9550 3600 9950 3600
Wire Wire Line
	9550 5500 9700 5500
Wire Wire Line
	9700 5500 9700 3950
Wire Wire Line
	9700 3950 9950 3950
Wire Wire Line
	9550 5600 9800 5600
Wire Wire Line
	9800 5600 9800 4050
Wire Wire Line
	9800 4050 9950 4050
$Sheet
S 4850 4350 1150 1500
U 61449201
F0 "IO" 50
F1 "IO.sch" 50
F2 "A[0..15]" I L 4850 4450 50 
F3 "D[0..7]" B L 4850 4550 50 
F4 "~IRQ_VIA" O L 4850 4750 50 
F5 "RD~WR" I L 4850 4850 50 
F6 "~CS_VIA" I L 4850 4950 50 
F7 "~RESET" I L 4850 5050 50 
F8 "CLK_E" I L 4850 5150 50 
F9 "SPI_CLK" O R 6000 4900 50 
F10 "~SPI_SS1" O R 6000 5200 50 
F11 "~SPI_SS2" O R 6000 5300 50 
F12 "SPI_SS3" O R 6000 5400 50 
F13 "SPI_MOSI" O R 6000 5000 50 
F14 "SPI_MISO" I R 6000 5100 50 
$EndSheet
$Sheet
S 6800 4900 800  1000
U 6145D500
F0 "Keyboard" 50
F1 "Keyboard.sch" 50
F2 "RESET" I L 6800 5100 50 
F3 "~RD" I L 6800 5400 50 
F4 "~CS_KBD" I L 6800 5500 50 
F5 "D[0..7]" B L 6800 5000 50 
F6 "A[0..15]" I L 6800 5200 50 
$EndSheet
$Sheet
S 1700 3850 850  1200
U 61432D30
F0 "RAM and ROM" 50
F1 "RAMROM.sch" 50
F2 "~RESET" I L 1700 4400 50 
F3 "~BANKSEL" I L 1700 4500 50 
F4 "~RD" I L 1700 4300 50 
F5 "~CS_RAM" I L 1700 4600 50 
F6 "~CS_ROM" I L 1700 4700 50 
F7 "~WR" I L 1700 4200 50 
F8 "A[0..15]" I L 1700 3950 50 
F9 "D[0..7]" B L 1700 4050 50 
$EndSheet
$Sheet
S 3550 2650 900  1150
U 6162D433
F0 "Interrupts" 50
F1 "Interrupts.sch" 50
F2 "~CS_IRQEN" I L 3550 3250 50 
F3 "~IRQ" O R 4450 3600 50 
F4 "~WR" I L 3550 2950 50 
F5 "D[0..7]" B L 3550 2750 50 
F6 "~RD" I L 3550 3050 50 
F7 "~IRQ0" I R 4450 2800 50 
F8 "~IRQ6" I R 4450 3400 50 
F9 "~IRQ5" I R 4450 3300 50 
F10 "~IRQ4" I R 4450 3200 50 
F11 "~IRQ3" I R 4450 3100 50 
F12 "~IRQ2" I R 4450 3000 50 
F13 "~IRQ1" I R 4450 2900 50 
$EndSheet
$Sheet
S 1450 1300 1400 2250
U 60AC674F
F0 "6809 CPU" 50
F1 "CPU.sch" 50
F2 "CLOCK_E" O R 2850 1450 50 
F3 "~RESET" O L 1450 1700 50 
F4 "RESET" O L 1450 1800 50 
F5 "CPU_A[0..15]" O L 1450 1900 50 
F6 "CPU_D[0..7]" B L 1450 2150 50 
F7 "RD~WR" O L 1450 2400 50 
F8 "BA" O L 1450 2500 50 
F9 "BS" O L 1450 2600 50 
F10 "~HALT" I L 1450 2750 50 
$EndSheet
$Sheet
S 8700 950  850  1550
U 60BDD923
F0 "Serial Ports" 50
F1 "Serial.sch" 50
F2 "A[0..15]" I L 8700 1100 50 
F3 "D[0..7]" I L 8700 1200 50 
F4 "RESET" I L 8700 1550 50 
F5 "~UART_RD" I L 8700 1650 50 
F6 "~UART_WR" I L 8700 1750 50 
F7 "~UART_CS" I L 8700 1850 50 
F8 "~UART_INT" O L 8700 1950 50 
$EndSheet
$Comp
L Device:C C?
U 1 1 616C4447
P 4550 7000
F 0 "C?" H 4665 7046 50  0000 L CNN
F 1 "C" H 4665 6955 50  0000 L CNN
F 2 "" H 4588 6850 50  0001 C CNN
F 3 "~" H 4550 7000 50  0001 C CNN
	1    4550 7000
	1    0    0    -1  
$EndComp
$EndSCHEMATC
