#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 15 21:16:28 2022
# Process ID: 22984
# Current directory: C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_4' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_14' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/pipeline_14.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_14' (1#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_4' (2#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_5' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_5' (3#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_1' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_10' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/counter_10.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_10' (4#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_11' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/seven_seg_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_11' (5#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/seven_seg_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_12' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/decoder_12.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_12' (6#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/decoder_12.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_1' (7#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_2' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/multi_dec_ctr_2.v:11]
	Parameter DIGITS bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_13' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/decimal_counter_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_13' (8#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/decimal_counter_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_2' (9#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/multi_dec_ctr_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/counter_3.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 25'b0111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (10#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_6' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_6' (11#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
INFO: [Synth 8-6157] synthesizing module 'result_ROM_7' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/result_ROM_7.v:7]
	Parameter RESULT_ROM bound to: 20'b00001000010000100001 
INFO: [Synth 8-6155] done synthesizing module 'result_ROM_7' (12#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/result_ROM_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'fsm_test_cases_8' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/fsm_test_cases_8.v:7]
	Parameter AMANUAL_fsmtest bound to: 4'b0000 
	Parameter BMANUAL_fsmtest bound to: 4'b0001 
	Parameter CASE1_fsmtest bound to: 4'b0010 
	Parameter CASE2_fsmtest bound to: 4'b0011 
	Parameter CASE3_fsmtest bound to: 4'b0100 
	Parameter CASE4_fsmtest bound to: 4'b0101 
	Parameter CASE5_fsmtest bound to: 4'b0110 
	Parameter CASE6_fsmtest bound to: 4'b0111 
	Parameter CASE7_fsmtest bound to: 4'b1000 
	Parameter CASE8_fsmtest bound to: 4'b1001 
	Parameter CASE9_fsmtest bound to: 4'b1010 
	Parameter SLOWCLOCK_SIZE bound to: 5'b11110 
	Parameter A1 bound to: 16'b0000000000000101 
	Parameter B1 bound to: 16'b0000000011001010 
	Parameter A2 bound to: 16'b0111111111111111 
	Parameter B2 bound to: 16'b0100000000000001 
	Parameter A3 bound to: 16'b1000000000000000 
	Parameter B3 bound to: 16'b1000000000000001 
	Parameter A4 bound to: 16'b0111000110101100 
	Parameter B4 bound to: 16'b0001110101100100 
	Parameter A5 bound to: 16'b1000010110100111 
	Parameter B5 bound to: 16'b0100101001000101 
	Parameter A6 bound to: 16'b0001000110110111 
	Parameter B6 bound to: 16'b0011001100010001 
	Parameter A7 bound to: 16'b0001000110110111 
	Parameter B7 bound to: 16'b0001000110110111 
	Parameter A8 bound to: 16'b0011001100010001 
	Parameter B8 bound to: 16'b0001000110110111 
INFO: [Synth 8-6157] synthesizing module 'alu_15' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_18' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/adder_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/adder_18.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_18' (13#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/adder_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_19' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/compare_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_19' (14#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/compare_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_20' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/boolean_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_20' (15#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/boolean_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_21' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/shifter_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_21' (16#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/shifter_21.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/alu_15.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_15' (17#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'show_component_16' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/show_component_16.v:7]
	Parameter ADD bound to: 6'b000000 
	Parameter SUB bound to: 6'b000001 
	Parameter MUL bound to: 6'b000010 
	Parameter AND bound to: 6'b011000 
	Parameter OR bound to: 6'b011110 
	Parameter XOR bound to: 6'b010110 
	Parameter ALDR bound to: 6'b011010 
	Parameter SHL bound to: 6'b100000 
	Parameter SHR bound to: 6'b100001 
	Parameter SRA bound to: 6'b100011 
	Parameter CMPEQADD bound to: 6'b110010 
	Parameter CMPEQSUB bound to: 6'b110011 
	Parameter CMPLTADD bound to: 6'b110100 
	Parameter CMPLTSUB bound to: 6'b110101 
	Parameter CMPLEADD bound to: 6'b110110 
	Parameter CMPLESUB bound to: 6'b110111 
INFO: [Synth 8-6155] done synthesizing module 'show_component_16' (18#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/show_component_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_17' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/counter_17.v:14]
	Parameter SIZE bound to: 5'b11110 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_17' (19#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/counter_17.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/fsm_test_cases_8.v:132]
INFO: [Synth 8-6155] done synthesizing module 'fsm_test_cases_8' (20#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/fsm_test_cases_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'answer_key_9' [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/answer_key_9.v:7]
	Parameter ADD bound to: 6'b000000 
	Parameter SUB bound to: 6'b000001 
	Parameter MUL bound to: 6'b000010 
	Parameter AND bound to: 6'b011000 
	Parameter OR bound to: 6'b011110 
	Parameter XOR bound to: 6'b010110 
	Parameter ALDR bound to: 6'b011010 
	Parameter SHL bound to: 6'b100000 
	Parameter SHR bound to: 6'b100001 
	Parameter SRA bound to: 6'b100011 
	Parameter CMPEQ bound to: 6'b110011 
	Parameter CMPLT bound to: 6'b110101 
	Parameter CMPLE bound to: 6'b110111 
	Parameter C1ADD bound to: 16'b0000000011001111 
	Parameter C1SUB bound to: 16'b1111111100111011 
	Parameter C1MUL bound to: 31'b1000010001110100011000101111010 
	Parameter C2ADD bound to: 17'b01100000000000000 
	Parameter C2SUB bound to: 16'b0011111111111110 
	Parameter C2MUL bound to: 31'b0100000000000000011111111111111 
	Parameter C3ADD bound to: -65535 - type: integer 
	Parameter C3SUB bound to: 16'b1111111111111111 
	Parameter C3MUL bound to: 1073709056 - type: integer 
	Parameter C4AND bound to: 16'b0001000100100100 
	Parameter C4XOR bound to: 16'b0110110011001000 
	Parameter C4OR bound to: 16'b0111110111101100 
	Parameter C4ALDR bound to: 16'b0111000110101100 
	Parameter C5SHL bound to: 16'b1011010011100000 
	Parameter C5SHR bound to: 16'b0000010000101101 
	Parameter C5SRA bound to: 16'b1111110000101101 
	Parameter C6EQ bound to: 16'b0000000000000000 
	Parameter C6LT bound to: 16'b0000000000000001 
	Parameter C6LE bound to: 16'b0000000000000001 
	Parameter C7EQ bound to: 16'b0000000000000001 
	Parameter C7LT bound to: 16'b0000000000000000 
	Parameter C7LE bound to: 16'b0000000000000001 
	Parameter C8EQ bound to: 16'b0000000000000000 
	Parameter C8LT bound to: 16'b0000000000000000 
	Parameter C8LE bound to: 16'b0000000000000000 
	Parameter CORRECT bound to: 1'b1 
	Parameter INCORRECT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'answer_key_9' (21#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/answer_key_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (22#1) [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 999.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_fsmtest_q_reg' in module 'fsm_test_cases_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         AMANUAL_fsmtest |                      00000000001 |                             0000
         BMANUAL_fsmtest |                      00000000010 |                             0001
           CASE1_fsmtest |                      00000000100 |                             0010
           CASE2_fsmtest |                      00000001000 |                             0011
           CASE3_fsmtest |                      00000010000 |                             0100
           CASE4_fsmtest |                      00000100000 |                             0101
           CASE5_fsmtest |                      00001000000 |                             0110
           CASE6_fsmtest |                      00010000000 |                             0111
           CASE7_fsmtest |                      00100000000 |                             1000
           CASE8_fsmtest |                      01000000000 |                             1001
                  iSTATE |                      10000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_fsmtest_q_reg' using encoding 'one-hot' in module 'fsm_test_cases_8'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 3     
	  11 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	  10 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 11    
	   3 Input    7 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
	  11 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP fsmchecker/alu_system/c0, operation Mode is: A*B.
DSP Report: operator fsmchecker/alu_system/c0 is absorbed into DSP fsmchecker/alu_system/c0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_15      | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 999.348 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1102.703 ; gain = 103.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1112.801 ; gain = 113.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1112.801 ; gain = 113.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1112.801 ; gain = 113.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1112.801 ; gain = 113.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1112.801 ; gain = 113.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1112.801 ; gain = 113.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1112.801 ; gain = 113.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    17|
|3     |DSP48E1 |     1|
|4     |LUT1    |    25|
|5     |LUT2    |    38|
|6     |LUT3    |    47|
|7     |LUT4    |    50|
|8     |LUT5    |    76|
|9     |LUT6    |   255|
|10    |FDRE    |    83|
|11    |FDSE    |     4|
|12    |IBUF    |    28|
|13    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1112.801 ; gain = 113.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1112.801 ; gain = 113.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1112.801 ; gain = 113.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1112.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1112.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1112.801 ; gain = 113.453
INFO: [Common 17-1381] The checkpoint 'C:/Users/royde/AlchitryProjects/1d_alu_checkoff/work/vivado/1d_alu_checkoff/1d_alu_checkoff.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 21:17:19 2022...
