// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_25 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_300_p2;
reg   [0:0] icmp_ln86_reg_1296;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1296_pp0_iter1_reg;
wire   [0:0] icmp_ln86_708_fu_306_p2;
reg   [0:0] icmp_ln86_708_reg_1304;
reg   [0:0] icmp_ln86_708_reg_1304_pp0_iter1_reg;
wire   [0:0] icmp_ln86_709_fu_312_p2;
reg   [0:0] icmp_ln86_709_reg_1310;
wire   [0:0] icmp_ln86_710_fu_318_p2;
reg   [0:0] icmp_ln86_710_reg_1317;
reg   [0:0] icmp_ln86_710_reg_1317_pp0_iter1_reg;
wire   [0:0] icmp_ln86_711_fu_324_p2;
reg   [0:0] icmp_ln86_711_reg_1323;
reg   [0:0] icmp_ln86_711_reg_1323_pp0_iter1_reg;
wire   [0:0] icmp_ln86_712_fu_330_p2;
reg   [0:0] icmp_ln86_712_reg_1329;
reg   [0:0] icmp_ln86_712_reg_1329_pp0_iter1_reg;
reg   [0:0] icmp_ln86_712_reg_1329_pp0_iter2_reg;
reg   [0:0] icmp_ln86_712_reg_1329_pp0_iter3_reg;
wire   [0:0] icmp_ln86_713_fu_336_p2;
reg   [0:0] icmp_ln86_713_reg_1335;
wire   [0:0] icmp_ln86_714_fu_342_p2;
reg   [0:0] icmp_ln86_714_reg_1342;
reg   [0:0] icmp_ln86_714_reg_1342_pp0_iter1_reg;
wire   [0:0] icmp_ln86_715_fu_348_p2;
reg   [0:0] icmp_ln86_715_reg_1348;
reg   [0:0] icmp_ln86_715_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_715_reg_1348_pp0_iter2_reg;
wire   [0:0] icmp_ln86_716_fu_354_p2;
reg   [0:0] icmp_ln86_716_reg_1354;
reg   [0:0] icmp_ln86_716_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_716_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_716_reg_1354_pp0_iter3_reg;
wire   [0:0] icmp_ln86_717_fu_360_p2;
reg   [0:0] icmp_ln86_717_reg_1360;
reg   [0:0] icmp_ln86_717_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_717_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_717_reg_1360_pp0_iter3_reg;
wire   [0:0] icmp_ln86_718_fu_366_p2;
reg   [0:0] icmp_ln86_718_reg_1366;
reg   [0:0] icmp_ln86_718_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_718_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_718_reg_1366_pp0_iter3_reg;
reg   [0:0] icmp_ln86_718_reg_1366_pp0_iter4_reg;
wire   [0:0] icmp_ln86_719_fu_372_p2;
reg   [0:0] icmp_ln86_719_reg_1372;
reg   [0:0] icmp_ln86_719_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_719_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_719_reg_1372_pp0_iter3_reg;
reg   [0:0] icmp_ln86_719_reg_1372_pp0_iter4_reg;
reg   [0:0] icmp_ln86_719_reg_1372_pp0_iter5_reg;
wire   [0:0] icmp_ln86_720_fu_378_p2;
reg   [0:0] icmp_ln86_720_reg_1378;
reg   [0:0] icmp_ln86_720_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_720_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln86_720_reg_1378_pp0_iter3_reg;
reg   [0:0] icmp_ln86_720_reg_1378_pp0_iter4_reg;
reg   [0:0] icmp_ln86_720_reg_1378_pp0_iter5_reg;
wire   [0:0] icmp_ln86_721_fu_384_p2;
reg   [0:0] icmp_ln86_721_reg_1384;
wire   [0:0] icmp_ln86_722_fu_390_p2;
reg   [0:0] icmp_ln86_722_reg_1391;
reg   [0:0] icmp_ln86_722_reg_1391_pp0_iter1_reg;
wire   [0:0] icmp_ln86_723_fu_396_p2;
reg   [0:0] icmp_ln86_723_reg_1396;
reg   [0:0] icmp_ln86_723_reg_1396_pp0_iter1_reg;
wire   [0:0] icmp_ln86_724_fu_402_p2;
reg   [0:0] icmp_ln86_724_reg_1401;
reg   [0:0] icmp_ln86_724_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_724_reg_1401_pp0_iter2_reg;
wire   [0:0] icmp_ln86_725_fu_408_p2;
reg   [0:0] icmp_ln86_725_reg_1406;
reg   [0:0] icmp_ln86_725_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_725_reg_1406_pp0_iter2_reg;
wire   [0:0] icmp_ln86_726_fu_414_p2;
reg   [0:0] icmp_ln86_726_reg_1411;
reg   [0:0] icmp_ln86_726_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_726_reg_1411_pp0_iter2_reg;
wire   [0:0] icmp_ln86_727_fu_420_p2;
reg   [0:0] icmp_ln86_727_reg_1416;
reg   [0:0] icmp_ln86_727_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_727_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_727_reg_1416_pp0_iter3_reg;
wire   [0:0] icmp_ln86_728_fu_426_p2;
reg   [0:0] icmp_ln86_728_reg_1421;
reg   [0:0] icmp_ln86_728_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_728_reg_1421_pp0_iter2_reg;
reg   [0:0] icmp_ln86_728_reg_1421_pp0_iter3_reg;
wire   [0:0] icmp_ln86_729_fu_432_p2;
reg   [0:0] icmp_ln86_729_reg_1426;
reg   [0:0] icmp_ln86_729_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_729_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_729_reg_1426_pp0_iter3_reg;
wire   [0:0] icmp_ln86_730_fu_438_p2;
reg   [0:0] icmp_ln86_730_reg_1431;
reg   [0:0] icmp_ln86_730_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_730_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_730_reg_1431_pp0_iter3_reg;
reg   [0:0] icmp_ln86_730_reg_1431_pp0_iter4_reg;
wire   [0:0] icmp_ln86_731_fu_444_p2;
reg   [0:0] icmp_ln86_731_reg_1436;
reg   [0:0] icmp_ln86_731_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_731_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_731_reg_1436_pp0_iter3_reg;
reg   [0:0] icmp_ln86_731_reg_1436_pp0_iter4_reg;
wire   [0:0] icmp_ln86_732_fu_450_p2;
reg   [0:0] icmp_ln86_732_reg_1441;
reg   [0:0] icmp_ln86_732_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_732_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_732_reg_1441_pp0_iter3_reg;
reg   [0:0] icmp_ln86_732_reg_1441_pp0_iter4_reg;
wire   [0:0] icmp_ln86_733_fu_456_p2;
reg   [0:0] icmp_ln86_733_reg_1446;
reg   [0:0] icmp_ln86_733_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_733_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_733_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_733_reg_1446_pp0_iter4_reg;
reg   [0:0] icmp_ln86_733_reg_1446_pp0_iter5_reg;
wire   [0:0] icmp_ln86_734_fu_462_p2;
reg   [0:0] icmp_ln86_734_reg_1451;
reg   [0:0] icmp_ln86_734_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_734_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_734_reg_1451_pp0_iter3_reg;
reg   [0:0] icmp_ln86_734_reg_1451_pp0_iter4_reg;
reg   [0:0] icmp_ln86_734_reg_1451_pp0_iter5_reg;
wire   [0:0] icmp_ln86_735_fu_468_p2;
reg   [0:0] icmp_ln86_735_reg_1456;
reg   [0:0] icmp_ln86_735_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_735_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_735_reg_1456_pp0_iter3_reg;
reg   [0:0] icmp_ln86_735_reg_1456_pp0_iter4_reg;
reg   [0:0] icmp_ln86_735_reg_1456_pp0_iter5_reg;
wire   [0:0] icmp_ln86_736_fu_474_p2;
reg   [0:0] icmp_ln86_736_reg_1461;
reg   [0:0] icmp_ln86_736_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_736_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_736_reg_1461_pp0_iter3_reg;
reg   [0:0] icmp_ln86_736_reg_1461_pp0_iter4_reg;
reg   [0:0] icmp_ln86_736_reg_1461_pp0_iter5_reg;
reg   [0:0] icmp_ln86_736_reg_1461_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_480_p2;
reg   [0:0] xor_ln104_reg_1466;
wire   [0:0] and_ln102_fu_486_p2;
reg   [0:0] and_ln102_reg_1472;
wire   [0:0] and_ln102_683_fu_490_p2;
reg   [0:0] and_ln102_683_reg_1478;
reg   [0:0] and_ln102_683_reg_1478_pp0_iter2_reg;
reg   [0:0] and_ln102_683_reg_1478_pp0_iter3_reg;
reg   [0:0] and_ln102_683_reg_1478_pp0_iter4_reg;
wire   [0:0] and_ln102_684_fu_504_p2;
reg   [0:0] and_ln102_684_reg_1485;
wire   [0:0] and_ln102_687_fu_509_p2;
reg   [0:0] and_ln102_687_reg_1491;
reg   [0:0] and_ln102_687_reg_1491_pp0_iter2_reg;
reg   [0:0] and_ln102_687_reg_1491_pp0_iter3_reg;
reg   [0:0] and_ln102_687_reg_1491_pp0_iter4_reg;
reg   [0:0] and_ln102_687_reg_1491_pp0_iter5_reg;
wire   [0:0] and_ln102_688_fu_525_p2;
reg   [0:0] and_ln102_688_reg_1498;
wire   [0:0] and_ln102_695_fu_530_p2;
reg   [0:0] and_ln102_695_reg_1504;
reg   [0:0] and_ln102_695_reg_1504_pp0_iter2_reg;
reg   [0:0] and_ln102_695_reg_1504_pp0_iter3_reg;
reg   [0:0] and_ln102_695_reg_1504_pp0_iter4_reg;
reg   [0:0] and_ln102_695_reg_1504_pp0_iter5_reg;
reg   [0:0] and_ln102_695_reg_1504_pp0_iter6_reg;
wire   [0:0] and_ln104_144_fu_540_p2;
reg   [0:0] and_ln104_144_reg_1510;
wire   [0:0] or_ln117_679_fu_555_p2;
reg   [0:0] or_ln117_679_reg_1519;
wire   [0:0] and_ln104_140_fu_575_p2;
reg   [0:0] and_ln104_140_reg_1524;
wire   [0:0] and_ln102_685_fu_580_p2;
reg   [0:0] and_ln102_685_reg_1529;
reg   [0:0] and_ln102_685_reg_1529_pp0_iter3_reg;
wire   [0:0] and_ln104_141_fu_590_p2;
reg   [0:0] and_ln104_141_reg_1536;
reg   [0:0] and_ln104_141_reg_1536_pp0_iter3_reg;
wire   [0:0] and_ln102_689_fu_601_p2;
reg   [0:0] and_ln102_689_reg_1542;
wire   [0:0] or_ln117_650_fu_658_p2;
reg   [0:0] or_ln117_650_reg_1547;
wire   [2:0] select_ln117_688_fu_670_p3;
reg   [2:0] select_ln117_688_reg_1552;
wire   [0:0] or_ln117_652_fu_678_p2;
reg   [0:0] or_ln117_652_reg_1557;
wire   [0:0] or_ln117_654_fu_684_p2;
reg   [0:0] or_ln117_654_reg_1563;
wire   [0:0] or_ln117_662_fu_688_p2;
reg   [0:0] or_ln117_662_reg_1571;
reg   [0:0] or_ln117_662_reg_1571_pp0_iter3_reg;
reg   [0:0] or_ln117_662_reg_1571_pp0_iter4_reg;
wire   [0:0] and_ln102_691_fu_701_p2;
reg   [0:0] and_ln102_691_reg_1580;
wire   [0:0] or_ln117_656_fu_772_p2;
reg   [0:0] or_ln117_656_reg_1586;
wire   [3:0] select_ln117_694_fu_785_p3;
reg   [3:0] select_ln117_694_reg_1591;
wire   [0:0] or_ln117_658_fu_793_p2;
reg   [0:0] or_ln117_658_reg_1596;
wire   [0:0] and_ln102_686_fu_797_p2;
reg   [0:0] and_ln102_686_reg_1603;
wire   [0:0] and_ln104_142_fu_806_p2;
reg   [0:0] and_ln104_142_reg_1609;
reg   [0:0] and_ln104_142_reg_1609_pp0_iter5_reg;
wire   [0:0] and_ln102_692_fu_821_p2;
reg   [0:0] and_ln102_692_reg_1615;
wire   [4:0] select_ln117_700_fu_912_p3;
reg   [4:0] select_ln117_700_reg_1620;
wire   [0:0] or_ln117_664_fu_919_p2;
reg   [0:0] or_ln117_664_reg_1625;
wire   [0:0] and_ln102_694_fu_933_p2;
reg   [0:0] and_ln102_694_reg_1631;
wire   [0:0] or_ln117_668_fu_1006_p2;
reg   [0:0] or_ln117_668_reg_1637;
wire   [4:0] select_ln117_706_fu_1020_p3;
reg   [4:0] select_ln117_706_reg_1642;
wire   [0:0] or_ln117_670_fu_1028_p2;
reg   [0:0] or_ln117_670_reg_1647;
wire   [0:0] or_ln117_674_fu_1116_p2;
reg   [0:0] or_ln117_674_reg_1655;
wire   [4:0] select_ln117_712_fu_1128_p3;
reg   [4:0] select_ln117_712_reg_1661;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_343_fu_494_p2;
wire   [0:0] and_ln104_139_fu_499_p2;
wire   [0:0] xor_ln104_347_fu_514_p2;
wire   [0:0] and_ln104_143_fu_519_p2;
wire   [0:0] xor_ln104_355_fu_535_p2;
wire   [0:0] or_ln117_677_fu_546_p2;
wire   [0:0] or_ln117_678_fu_550_p2;
wire   [0:0] xor_ln104_342_fu_560_p2;
wire   [0:0] xor_ln104_344_fu_570_p2;
wire   [0:0] and_ln104_fu_565_p2;
wire   [0:0] xor_ln104_345_fu_585_p2;
wire   [0:0] xor_ln104_348_fu_596_p2;
wire   [0:0] and_ln102_711_fu_610_p2;
wire   [0:0] and_ln102_696_fu_606_p2;
wire   [0:0] or_ln117_fu_620_p2;
wire   [1:0] zext_ln117_fu_625_p1;
wire   [0:0] or_ln117_648_fu_628_p2;
wire   [0:0] and_ln102_697_fu_615_p2;
wire   [1:0] select_ln117_fu_632_p3;
wire   [1:0] select_ln117_686_fu_646_p3;
wire   [0:0] or_ln117_649_fu_640_p2;
wire   [2:0] zext_ln117_76_fu_654_p1;
wire   [2:0] select_ln117_687_fu_662_p3;
wire   [0:0] xor_ln104_349_fu_692_p2;
wire   [0:0] and_ln102_712_fu_709_p2;
wire   [0:0] and_ln102_690_fu_697_p2;
wire   [0:0] and_ln102_698_fu_705_p2;
wire   [0:0] or_ln117_651_fu_724_p2;
wire   [0:0] and_ln102_699_fu_714_p2;
wire   [2:0] select_ln117_689_fu_729_p3;
wire   [2:0] select_ln117_690_fu_741_p3;
wire   [0:0] or_ln117_653_fu_736_p2;
wire   [3:0] zext_ln117_77_fu_748_p1;
wire   [0:0] and_ln102_700_fu_719_p2;
wire   [3:0] select_ln117_691_fu_752_p3;
wire   [0:0] or_ln117_655_fu_760_p2;
wire   [3:0] select_ln117_692_fu_765_p3;
wire   [3:0] select_ln117_693_fu_777_p3;
wire   [0:0] xor_ln104_346_fu_801_p2;
wire   [0:0] xor_ln104_350_fu_811_p2;
wire   [0:0] and_ln102_713_fu_826_p2;
wire   [0:0] xor_ln104_351_fu_816_p2;
wire   [0:0] and_ln102_714_fu_840_p2;
wire   [0:0] and_ln102_701_fu_831_p2;
wire   [0:0] or_ln117_657_fu_850_p2;
wire   [0:0] and_ln102_702_fu_836_p2;
wire   [3:0] select_ln117_695_fu_855_p3;
wire   [0:0] or_ln117_659_fu_862_p2;
wire   [3:0] select_ln117_696_fu_867_p3;
wire   [0:0] or_ln117_660_fu_874_p2;
wire   [0:0] and_ln102_703_fu_845_p2;
wire   [3:0] select_ln117_697_fu_878_p3;
wire   [3:0] select_ln117_698_fu_892_p3;
wire   [0:0] or_ln117_661_fu_886_p2;
wire   [4:0] zext_ln117_78_fu_900_p1;
wire   [4:0] select_ln117_699_fu_904_p3;
wire   [0:0] xor_ln104_352_fu_924_p2;
wire   [0:0] and_ln102_715_fu_941_p2;
wire   [0:0] and_ln102_693_fu_929_p2;
wire   [0:0] and_ln102_704_fu_937_p2;
wire   [0:0] or_ln117_663_fu_956_p2;
wire   [0:0] and_ln102_705_fu_946_p2;
wire   [4:0] select_ln117_701_fu_961_p3;
wire   [0:0] or_ln117_665_fu_968_p2;
wire   [4:0] select_ln117_702_fu_973_p3;
wire   [0:0] or_ln117_666_fu_980_p2;
wire   [0:0] and_ln102_706_fu_951_p2;
wire   [4:0] select_ln117_703_fu_984_p3;
wire   [0:0] or_ln117_667_fu_992_p2;
wire   [4:0] select_ln117_704_fu_998_p3;
wire   [4:0] select_ln117_705_fu_1012_p3;
wire   [0:0] xor_ln104_353_fu_1032_p2;
wire   [0:0] and_ln102_716_fu_1042_p2;
wire   [0:0] xor_ln104_354_fu_1037_p2;
wire   [0:0] and_ln102_717_fu_1056_p2;
wire   [0:0] and_ln102_707_fu_1047_p2;
wire   [0:0] or_ln117_669_fu_1066_p2;
wire   [0:0] and_ln102_708_fu_1052_p2;
wire   [4:0] select_ln117_707_fu_1071_p3;
wire   [0:0] or_ln117_671_fu_1078_p2;
wire   [4:0] select_ln117_708_fu_1083_p3;
wire   [0:0] or_ln117_672_fu_1090_p2;
wire   [0:0] and_ln102_709_fu_1061_p2;
wire   [4:0] select_ln117_709_fu_1094_p3;
wire   [0:0] or_ln117_673_fu_1102_p2;
wire   [4:0] select_ln117_710_fu_1108_p3;
wire   [4:0] select_ln117_711_fu_1120_p3;
wire   [0:0] and_ln102_710_fu_1136_p2;
wire   [0:0] or_ln117_675_fu_1140_p2;
wire   [11:0] tmp_fu_1156_p63;
wire   [4:0] tmp_fu_1156_p64;
wire   [0:0] or_ln117_676_fu_1145_p2;
wire   [11:0] tmp_fu_1156_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
wire   [4:0] tmp_fu_1156_p1;
wire   [4:0] tmp_fu_1156_p3;
wire   [4:0] tmp_fu_1156_p5;
wire   [4:0] tmp_fu_1156_p7;
wire   [4:0] tmp_fu_1156_p9;
wire   [4:0] tmp_fu_1156_p11;
wire   [4:0] tmp_fu_1156_p13;
wire   [4:0] tmp_fu_1156_p15;
wire   [4:0] tmp_fu_1156_p17;
wire   [4:0] tmp_fu_1156_p19;
wire   [4:0] tmp_fu_1156_p21;
wire   [4:0] tmp_fu_1156_p23;
wire   [4:0] tmp_fu_1156_p25;
wire   [4:0] tmp_fu_1156_p27;
wire   [4:0] tmp_fu_1156_p29;
wire   [4:0] tmp_fu_1156_p31;
wire  signed [4:0] tmp_fu_1156_p33;
wire  signed [4:0] tmp_fu_1156_p35;
wire  signed [4:0] tmp_fu_1156_p37;
wire  signed [4:0] tmp_fu_1156_p39;
wire  signed [4:0] tmp_fu_1156_p41;
wire  signed [4:0] tmp_fu_1156_p43;
wire  signed [4:0] tmp_fu_1156_p45;
wire  signed [4:0] tmp_fu_1156_p47;
wire  signed [4:0] tmp_fu_1156_p49;
wire  signed [4:0] tmp_fu_1156_p51;
wire  signed [4:0] tmp_fu_1156_p53;
wire  signed [4:0] tmp_fu_1156_p55;
wire  signed [4:0] tmp_fu_1156_p57;
wire  signed [4:0] tmp_fu_1156_p59;
wire  signed [4:0] tmp_fu_1156_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x2_U1000(
    .din0(12'd1649),
    .din1(12'd4077),
    .din2(12'd163),
    .din3(12'd3837),
    .din4(12'd3254),
    .din5(12'd3997),
    .din6(12'd3881),
    .din7(12'd3980),
    .din8(12'd79),
    .din9(12'd85),
    .din10(12'd4001),
    .din11(12'd4080),
    .din12(12'd159),
    .din13(12'd4040),
    .din14(12'd16),
    .din15(12'd4090),
    .din16(12'd36),
    .din17(12'd3815),
    .din18(12'd4090),
    .din19(12'd171),
    .din20(12'd3932),
    .din21(12'd43),
    .din22(12'd152),
    .din23(12'd4042),
    .din24(12'd34),
    .din25(12'd3712),
    .din26(12'd506),
    .din27(12'd3818),
    .din28(12'd2527),
    .din29(12'd191),
    .din30(12'd837),
    .def(tmp_fu_1156_p63),
    .sel(tmp_fu_1156_p64),
    .dout(tmp_fu_1156_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_683_reg_1478 <= and_ln102_683_fu_490_p2;
        and_ln102_683_reg_1478_pp0_iter2_reg <= and_ln102_683_reg_1478;
        and_ln102_683_reg_1478_pp0_iter3_reg <= and_ln102_683_reg_1478_pp0_iter2_reg;
        and_ln102_683_reg_1478_pp0_iter4_reg <= and_ln102_683_reg_1478_pp0_iter3_reg;
        and_ln102_684_reg_1485 <= and_ln102_684_fu_504_p2;
        and_ln102_685_reg_1529 <= and_ln102_685_fu_580_p2;
        and_ln102_685_reg_1529_pp0_iter3_reg <= and_ln102_685_reg_1529;
        and_ln102_686_reg_1603 <= and_ln102_686_fu_797_p2;
        and_ln102_687_reg_1491 <= and_ln102_687_fu_509_p2;
        and_ln102_687_reg_1491_pp0_iter2_reg <= and_ln102_687_reg_1491;
        and_ln102_687_reg_1491_pp0_iter3_reg <= and_ln102_687_reg_1491_pp0_iter2_reg;
        and_ln102_687_reg_1491_pp0_iter4_reg <= and_ln102_687_reg_1491_pp0_iter3_reg;
        and_ln102_687_reg_1491_pp0_iter5_reg <= and_ln102_687_reg_1491_pp0_iter4_reg;
        and_ln102_688_reg_1498 <= and_ln102_688_fu_525_p2;
        and_ln102_689_reg_1542 <= and_ln102_689_fu_601_p2;
        and_ln102_691_reg_1580 <= and_ln102_691_fu_701_p2;
        and_ln102_692_reg_1615 <= and_ln102_692_fu_821_p2;
        and_ln102_694_reg_1631 <= and_ln102_694_fu_933_p2;
        and_ln102_695_reg_1504 <= and_ln102_695_fu_530_p2;
        and_ln102_695_reg_1504_pp0_iter2_reg <= and_ln102_695_reg_1504;
        and_ln102_695_reg_1504_pp0_iter3_reg <= and_ln102_695_reg_1504_pp0_iter2_reg;
        and_ln102_695_reg_1504_pp0_iter4_reg <= and_ln102_695_reg_1504_pp0_iter3_reg;
        and_ln102_695_reg_1504_pp0_iter5_reg <= and_ln102_695_reg_1504_pp0_iter4_reg;
        and_ln102_695_reg_1504_pp0_iter6_reg <= and_ln102_695_reg_1504_pp0_iter5_reg;
        and_ln102_reg_1472 <= and_ln102_fu_486_p2;
        and_ln104_140_reg_1524 <= and_ln104_140_fu_575_p2;
        and_ln104_141_reg_1536 <= and_ln104_141_fu_590_p2;
        and_ln104_141_reg_1536_pp0_iter3_reg <= and_ln104_141_reg_1536;
        and_ln104_142_reg_1609 <= and_ln104_142_fu_806_p2;
        and_ln104_142_reg_1609_pp0_iter5_reg <= and_ln104_142_reg_1609;
        and_ln104_144_reg_1510 <= and_ln104_144_fu_540_p2;
        icmp_ln86_708_reg_1304 <= icmp_ln86_708_fu_306_p2;
        icmp_ln86_708_reg_1304_pp0_iter1_reg <= icmp_ln86_708_reg_1304;
        icmp_ln86_709_reg_1310 <= icmp_ln86_709_fu_312_p2;
        icmp_ln86_710_reg_1317 <= icmp_ln86_710_fu_318_p2;
        icmp_ln86_710_reg_1317_pp0_iter1_reg <= icmp_ln86_710_reg_1317;
        icmp_ln86_711_reg_1323 <= icmp_ln86_711_fu_324_p2;
        icmp_ln86_711_reg_1323_pp0_iter1_reg <= icmp_ln86_711_reg_1323;
        icmp_ln86_712_reg_1329 <= icmp_ln86_712_fu_330_p2;
        icmp_ln86_712_reg_1329_pp0_iter1_reg <= icmp_ln86_712_reg_1329;
        icmp_ln86_712_reg_1329_pp0_iter2_reg <= icmp_ln86_712_reg_1329_pp0_iter1_reg;
        icmp_ln86_712_reg_1329_pp0_iter3_reg <= icmp_ln86_712_reg_1329_pp0_iter2_reg;
        icmp_ln86_713_reg_1335 <= icmp_ln86_713_fu_336_p2;
        icmp_ln86_714_reg_1342 <= icmp_ln86_714_fu_342_p2;
        icmp_ln86_714_reg_1342_pp0_iter1_reg <= icmp_ln86_714_reg_1342;
        icmp_ln86_715_reg_1348 <= icmp_ln86_715_fu_348_p2;
        icmp_ln86_715_reg_1348_pp0_iter1_reg <= icmp_ln86_715_reg_1348;
        icmp_ln86_715_reg_1348_pp0_iter2_reg <= icmp_ln86_715_reg_1348_pp0_iter1_reg;
        icmp_ln86_716_reg_1354 <= icmp_ln86_716_fu_354_p2;
        icmp_ln86_716_reg_1354_pp0_iter1_reg <= icmp_ln86_716_reg_1354;
        icmp_ln86_716_reg_1354_pp0_iter2_reg <= icmp_ln86_716_reg_1354_pp0_iter1_reg;
        icmp_ln86_716_reg_1354_pp0_iter3_reg <= icmp_ln86_716_reg_1354_pp0_iter2_reg;
        icmp_ln86_717_reg_1360 <= icmp_ln86_717_fu_360_p2;
        icmp_ln86_717_reg_1360_pp0_iter1_reg <= icmp_ln86_717_reg_1360;
        icmp_ln86_717_reg_1360_pp0_iter2_reg <= icmp_ln86_717_reg_1360_pp0_iter1_reg;
        icmp_ln86_717_reg_1360_pp0_iter3_reg <= icmp_ln86_717_reg_1360_pp0_iter2_reg;
        icmp_ln86_718_reg_1366 <= icmp_ln86_718_fu_366_p2;
        icmp_ln86_718_reg_1366_pp0_iter1_reg <= icmp_ln86_718_reg_1366;
        icmp_ln86_718_reg_1366_pp0_iter2_reg <= icmp_ln86_718_reg_1366_pp0_iter1_reg;
        icmp_ln86_718_reg_1366_pp0_iter3_reg <= icmp_ln86_718_reg_1366_pp0_iter2_reg;
        icmp_ln86_718_reg_1366_pp0_iter4_reg <= icmp_ln86_718_reg_1366_pp0_iter3_reg;
        icmp_ln86_719_reg_1372 <= icmp_ln86_719_fu_372_p2;
        icmp_ln86_719_reg_1372_pp0_iter1_reg <= icmp_ln86_719_reg_1372;
        icmp_ln86_719_reg_1372_pp0_iter2_reg <= icmp_ln86_719_reg_1372_pp0_iter1_reg;
        icmp_ln86_719_reg_1372_pp0_iter3_reg <= icmp_ln86_719_reg_1372_pp0_iter2_reg;
        icmp_ln86_719_reg_1372_pp0_iter4_reg <= icmp_ln86_719_reg_1372_pp0_iter3_reg;
        icmp_ln86_719_reg_1372_pp0_iter5_reg <= icmp_ln86_719_reg_1372_pp0_iter4_reg;
        icmp_ln86_720_reg_1378 <= icmp_ln86_720_fu_378_p2;
        icmp_ln86_720_reg_1378_pp0_iter1_reg <= icmp_ln86_720_reg_1378;
        icmp_ln86_720_reg_1378_pp0_iter2_reg <= icmp_ln86_720_reg_1378_pp0_iter1_reg;
        icmp_ln86_720_reg_1378_pp0_iter3_reg <= icmp_ln86_720_reg_1378_pp0_iter2_reg;
        icmp_ln86_720_reg_1378_pp0_iter4_reg <= icmp_ln86_720_reg_1378_pp0_iter3_reg;
        icmp_ln86_720_reg_1378_pp0_iter5_reg <= icmp_ln86_720_reg_1378_pp0_iter4_reg;
        icmp_ln86_721_reg_1384 <= icmp_ln86_721_fu_384_p2;
        icmp_ln86_722_reg_1391 <= icmp_ln86_722_fu_390_p2;
        icmp_ln86_722_reg_1391_pp0_iter1_reg <= icmp_ln86_722_reg_1391;
        icmp_ln86_723_reg_1396 <= icmp_ln86_723_fu_396_p2;
        icmp_ln86_723_reg_1396_pp0_iter1_reg <= icmp_ln86_723_reg_1396;
        icmp_ln86_724_reg_1401 <= icmp_ln86_724_fu_402_p2;
        icmp_ln86_724_reg_1401_pp0_iter1_reg <= icmp_ln86_724_reg_1401;
        icmp_ln86_724_reg_1401_pp0_iter2_reg <= icmp_ln86_724_reg_1401_pp0_iter1_reg;
        icmp_ln86_725_reg_1406 <= icmp_ln86_725_fu_408_p2;
        icmp_ln86_725_reg_1406_pp0_iter1_reg <= icmp_ln86_725_reg_1406;
        icmp_ln86_725_reg_1406_pp0_iter2_reg <= icmp_ln86_725_reg_1406_pp0_iter1_reg;
        icmp_ln86_726_reg_1411 <= icmp_ln86_726_fu_414_p2;
        icmp_ln86_726_reg_1411_pp0_iter1_reg <= icmp_ln86_726_reg_1411;
        icmp_ln86_726_reg_1411_pp0_iter2_reg <= icmp_ln86_726_reg_1411_pp0_iter1_reg;
        icmp_ln86_727_reg_1416 <= icmp_ln86_727_fu_420_p2;
        icmp_ln86_727_reg_1416_pp0_iter1_reg <= icmp_ln86_727_reg_1416;
        icmp_ln86_727_reg_1416_pp0_iter2_reg <= icmp_ln86_727_reg_1416_pp0_iter1_reg;
        icmp_ln86_727_reg_1416_pp0_iter3_reg <= icmp_ln86_727_reg_1416_pp0_iter2_reg;
        icmp_ln86_728_reg_1421 <= icmp_ln86_728_fu_426_p2;
        icmp_ln86_728_reg_1421_pp0_iter1_reg <= icmp_ln86_728_reg_1421;
        icmp_ln86_728_reg_1421_pp0_iter2_reg <= icmp_ln86_728_reg_1421_pp0_iter1_reg;
        icmp_ln86_728_reg_1421_pp0_iter3_reg <= icmp_ln86_728_reg_1421_pp0_iter2_reg;
        icmp_ln86_729_reg_1426 <= icmp_ln86_729_fu_432_p2;
        icmp_ln86_729_reg_1426_pp0_iter1_reg <= icmp_ln86_729_reg_1426;
        icmp_ln86_729_reg_1426_pp0_iter2_reg <= icmp_ln86_729_reg_1426_pp0_iter1_reg;
        icmp_ln86_729_reg_1426_pp0_iter3_reg <= icmp_ln86_729_reg_1426_pp0_iter2_reg;
        icmp_ln86_730_reg_1431 <= icmp_ln86_730_fu_438_p2;
        icmp_ln86_730_reg_1431_pp0_iter1_reg <= icmp_ln86_730_reg_1431;
        icmp_ln86_730_reg_1431_pp0_iter2_reg <= icmp_ln86_730_reg_1431_pp0_iter1_reg;
        icmp_ln86_730_reg_1431_pp0_iter3_reg <= icmp_ln86_730_reg_1431_pp0_iter2_reg;
        icmp_ln86_730_reg_1431_pp0_iter4_reg <= icmp_ln86_730_reg_1431_pp0_iter3_reg;
        icmp_ln86_731_reg_1436 <= icmp_ln86_731_fu_444_p2;
        icmp_ln86_731_reg_1436_pp0_iter1_reg <= icmp_ln86_731_reg_1436;
        icmp_ln86_731_reg_1436_pp0_iter2_reg <= icmp_ln86_731_reg_1436_pp0_iter1_reg;
        icmp_ln86_731_reg_1436_pp0_iter3_reg <= icmp_ln86_731_reg_1436_pp0_iter2_reg;
        icmp_ln86_731_reg_1436_pp0_iter4_reg <= icmp_ln86_731_reg_1436_pp0_iter3_reg;
        icmp_ln86_732_reg_1441 <= icmp_ln86_732_fu_450_p2;
        icmp_ln86_732_reg_1441_pp0_iter1_reg <= icmp_ln86_732_reg_1441;
        icmp_ln86_732_reg_1441_pp0_iter2_reg <= icmp_ln86_732_reg_1441_pp0_iter1_reg;
        icmp_ln86_732_reg_1441_pp0_iter3_reg <= icmp_ln86_732_reg_1441_pp0_iter2_reg;
        icmp_ln86_732_reg_1441_pp0_iter4_reg <= icmp_ln86_732_reg_1441_pp0_iter3_reg;
        icmp_ln86_733_reg_1446 <= icmp_ln86_733_fu_456_p2;
        icmp_ln86_733_reg_1446_pp0_iter1_reg <= icmp_ln86_733_reg_1446;
        icmp_ln86_733_reg_1446_pp0_iter2_reg <= icmp_ln86_733_reg_1446_pp0_iter1_reg;
        icmp_ln86_733_reg_1446_pp0_iter3_reg <= icmp_ln86_733_reg_1446_pp0_iter2_reg;
        icmp_ln86_733_reg_1446_pp0_iter4_reg <= icmp_ln86_733_reg_1446_pp0_iter3_reg;
        icmp_ln86_733_reg_1446_pp0_iter5_reg <= icmp_ln86_733_reg_1446_pp0_iter4_reg;
        icmp_ln86_734_reg_1451 <= icmp_ln86_734_fu_462_p2;
        icmp_ln86_734_reg_1451_pp0_iter1_reg <= icmp_ln86_734_reg_1451;
        icmp_ln86_734_reg_1451_pp0_iter2_reg <= icmp_ln86_734_reg_1451_pp0_iter1_reg;
        icmp_ln86_734_reg_1451_pp0_iter3_reg <= icmp_ln86_734_reg_1451_pp0_iter2_reg;
        icmp_ln86_734_reg_1451_pp0_iter4_reg <= icmp_ln86_734_reg_1451_pp0_iter3_reg;
        icmp_ln86_734_reg_1451_pp0_iter5_reg <= icmp_ln86_734_reg_1451_pp0_iter4_reg;
        icmp_ln86_735_reg_1456 <= icmp_ln86_735_fu_468_p2;
        icmp_ln86_735_reg_1456_pp0_iter1_reg <= icmp_ln86_735_reg_1456;
        icmp_ln86_735_reg_1456_pp0_iter2_reg <= icmp_ln86_735_reg_1456_pp0_iter1_reg;
        icmp_ln86_735_reg_1456_pp0_iter3_reg <= icmp_ln86_735_reg_1456_pp0_iter2_reg;
        icmp_ln86_735_reg_1456_pp0_iter4_reg <= icmp_ln86_735_reg_1456_pp0_iter3_reg;
        icmp_ln86_735_reg_1456_pp0_iter5_reg <= icmp_ln86_735_reg_1456_pp0_iter4_reg;
        icmp_ln86_736_reg_1461 <= icmp_ln86_736_fu_474_p2;
        icmp_ln86_736_reg_1461_pp0_iter1_reg <= icmp_ln86_736_reg_1461;
        icmp_ln86_736_reg_1461_pp0_iter2_reg <= icmp_ln86_736_reg_1461_pp0_iter1_reg;
        icmp_ln86_736_reg_1461_pp0_iter3_reg <= icmp_ln86_736_reg_1461_pp0_iter2_reg;
        icmp_ln86_736_reg_1461_pp0_iter4_reg <= icmp_ln86_736_reg_1461_pp0_iter3_reg;
        icmp_ln86_736_reg_1461_pp0_iter5_reg <= icmp_ln86_736_reg_1461_pp0_iter4_reg;
        icmp_ln86_736_reg_1461_pp0_iter6_reg <= icmp_ln86_736_reg_1461_pp0_iter5_reg;
        icmp_ln86_reg_1296 <= icmp_ln86_fu_300_p2;
        icmp_ln86_reg_1296_pp0_iter1_reg <= icmp_ln86_reg_1296;
        or_ln117_650_reg_1547 <= or_ln117_650_fu_658_p2;
        or_ln117_652_reg_1557 <= or_ln117_652_fu_678_p2;
        or_ln117_654_reg_1563 <= or_ln117_654_fu_684_p2;
        or_ln117_656_reg_1586 <= or_ln117_656_fu_772_p2;
        or_ln117_658_reg_1596 <= or_ln117_658_fu_793_p2;
        or_ln117_662_reg_1571 <= or_ln117_662_fu_688_p2;
        or_ln117_662_reg_1571_pp0_iter3_reg <= or_ln117_662_reg_1571;
        or_ln117_662_reg_1571_pp0_iter4_reg <= or_ln117_662_reg_1571_pp0_iter3_reg;
        or_ln117_664_reg_1625 <= or_ln117_664_fu_919_p2;
        or_ln117_668_reg_1637 <= or_ln117_668_fu_1006_p2;
        or_ln117_670_reg_1647 <= or_ln117_670_fu_1028_p2;
        or_ln117_674_reg_1655 <= or_ln117_674_fu_1116_p2;
        or_ln117_679_reg_1519 <= or_ln117_679_fu_555_p2;
        select_ln117_688_reg_1552 <= select_ln117_688_fu_670_p3;
        select_ln117_694_reg_1591 <= select_ln117_694_fu_785_p3;
        select_ln117_700_reg_1620 <= select_ln117_700_fu_912_p3;
        select_ln117_706_reg_1642 <= select_ln117_706_fu_1020_p3;
        select_ln117_712_reg_1661 <= select_ln117_712_fu_1128_p3;
        xor_ln104_reg_1466 <= xor_ln104_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_683_fu_490_p2 = (xor_ln104_reg_1466 & icmp_ln86_709_reg_1310);

assign and_ln102_684_fu_504_p2 = (icmp_ln86_710_reg_1317 & and_ln102_fu_486_p2);

assign and_ln102_685_fu_580_p2 = (icmp_ln86_711_reg_1323_pp0_iter1_reg & and_ln104_fu_565_p2);

assign and_ln102_686_fu_797_p2 = (icmp_ln86_712_reg_1329_pp0_iter3_reg & and_ln102_683_reg_1478_pp0_iter3_reg);

assign and_ln102_687_fu_509_p2 = (icmp_ln86_713_reg_1335 & and_ln104_139_fu_499_p2);

assign and_ln102_688_fu_525_p2 = (icmp_ln86_714_reg_1342 & and_ln102_684_fu_504_p2);

assign and_ln102_689_fu_601_p2 = (icmp_ln86_715_reg_1348_pp0_iter1_reg & and_ln104_140_fu_575_p2);

assign and_ln102_690_fu_697_p2 = (icmp_ln86_716_reg_1354_pp0_iter2_reg & and_ln102_685_reg_1529);

assign and_ln102_691_fu_701_p2 = (icmp_ln86_717_reg_1360_pp0_iter2_reg & and_ln104_141_reg_1536);

assign and_ln102_692_fu_821_p2 = (icmp_ln86_718_reg_1366_pp0_iter3_reg & and_ln102_686_fu_797_p2);

assign and_ln102_693_fu_929_p2 = (icmp_ln86_719_reg_1372_pp0_iter4_reg & and_ln104_142_reg_1609);

assign and_ln102_694_fu_933_p2 = (icmp_ln86_720_reg_1378_pp0_iter4_reg & and_ln102_687_reg_1491_pp0_iter4_reg);

assign and_ln102_695_fu_530_p2 = (icmp_ln86_721_reg_1384 & and_ln104_143_fu_519_p2);

assign and_ln102_696_fu_606_p2 = (icmp_ln86_722_reg_1391_pp0_iter1_reg & and_ln102_688_reg_1498);

assign and_ln102_697_fu_615_p2 = (and_ln102_711_fu_610_p2 & and_ln102_684_reg_1485);

assign and_ln102_698_fu_705_p2 = (icmp_ln86_724_reg_1401_pp0_iter2_reg & and_ln102_689_reg_1542);

assign and_ln102_699_fu_714_p2 = (and_ln104_140_reg_1524 & and_ln102_712_fu_709_p2);

assign and_ln102_700_fu_719_p2 = (icmp_ln86_726_reg_1411_pp0_iter2_reg & and_ln102_690_fu_697_p2);

assign and_ln102_701_fu_831_p2 = (and_ln102_713_fu_826_p2 & and_ln102_685_reg_1529_pp0_iter3_reg);

assign and_ln102_702_fu_836_p2 = (icmp_ln86_728_reg_1421_pp0_iter3_reg & and_ln102_691_reg_1580);

assign and_ln102_703_fu_845_p2 = (and_ln104_141_reg_1536_pp0_iter3_reg & and_ln102_714_fu_840_p2);

assign and_ln102_704_fu_937_p2 = (icmp_ln86_730_reg_1431_pp0_iter4_reg & and_ln102_692_reg_1615);

assign and_ln102_705_fu_946_p2 = (and_ln102_715_fu_941_p2 & and_ln102_686_reg_1603);

assign and_ln102_706_fu_951_p2 = (icmp_ln86_732_reg_1441_pp0_iter4_reg & and_ln102_693_fu_929_p2);

assign and_ln102_707_fu_1047_p2 = (and_ln104_142_reg_1609_pp0_iter5_reg & and_ln102_716_fu_1042_p2);

assign and_ln102_708_fu_1052_p2 = (icmp_ln86_734_reg_1451_pp0_iter5_reg & and_ln102_694_reg_1631);

assign and_ln102_709_fu_1061_p2 = (and_ln102_717_fu_1056_p2 & and_ln102_687_reg_1491_pp0_iter5_reg);

assign and_ln102_710_fu_1136_p2 = (icmp_ln86_736_reg_1461_pp0_iter6_reg & and_ln102_695_reg_1504_pp0_iter6_reg);

assign and_ln102_711_fu_610_p2 = (xor_ln104_348_fu_596_p2 & icmp_ln86_723_reg_1396_pp0_iter1_reg);

assign and_ln102_712_fu_709_p2 = (xor_ln104_349_fu_692_p2 & icmp_ln86_725_reg_1406_pp0_iter2_reg);

assign and_ln102_713_fu_826_p2 = (xor_ln104_350_fu_811_p2 & icmp_ln86_727_reg_1416_pp0_iter3_reg);

assign and_ln102_714_fu_840_p2 = (xor_ln104_351_fu_816_p2 & icmp_ln86_729_reg_1426_pp0_iter3_reg);

assign and_ln102_715_fu_941_p2 = (xor_ln104_352_fu_924_p2 & icmp_ln86_731_reg_1436_pp0_iter4_reg);

assign and_ln102_716_fu_1042_p2 = (xor_ln104_353_fu_1032_p2 & icmp_ln86_733_reg_1446_pp0_iter5_reg);

assign and_ln102_717_fu_1056_p2 = (xor_ln104_354_fu_1037_p2 & icmp_ln86_735_reg_1456_pp0_iter5_reg);

assign and_ln102_fu_486_p2 = (icmp_ln86_reg_1296 & icmp_ln86_708_reg_1304);

assign and_ln104_139_fu_499_p2 = (xor_ln104_reg_1466 & xor_ln104_343_fu_494_p2);

assign and_ln104_140_fu_575_p2 = (xor_ln104_344_fu_570_p2 & and_ln102_reg_1472);

assign and_ln104_141_fu_590_p2 = (xor_ln104_345_fu_585_p2 & and_ln104_fu_565_p2);

assign and_ln104_142_fu_806_p2 = (xor_ln104_346_fu_801_p2 & and_ln102_683_reg_1478_pp0_iter3_reg);

assign and_ln104_143_fu_519_p2 = (xor_ln104_347_fu_514_p2 & and_ln104_139_fu_499_p2);

assign and_ln104_144_fu_540_p2 = (xor_ln104_355_fu_535_p2 & and_ln104_143_fu_519_p2);

assign and_ln104_fu_565_p2 = (xor_ln104_342_fu_560_p2 & icmp_ln86_reg_1296_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_676_fu_1145_p2[0:0] == 1'b1) ? tmp_fu_1156_p65 : 12'd0);

assign icmp_ln86_708_fu_306_p2 = (($signed(p_read2_int_reg) < $signed(18'd260471)) ? 1'b1 : 1'b0);

assign icmp_ln86_709_fu_312_p2 = (($signed(p_read2_int_reg) < $signed(18'd261465)) ? 1'b1 : 1'b0);

assign icmp_ln86_710_fu_318_p2 = (($signed(p_read8_int_reg) < $signed(18'd260806)) ? 1'b1 : 1'b0);

assign icmp_ln86_711_fu_324_p2 = (($signed(p_read8_int_reg) < $signed(18'd260810)) ? 1'b1 : 1'b0);

assign icmp_ln86_712_fu_330_p2 = (($signed(p_read9_int_reg) < $signed(18'd260944)) ? 1'b1 : 1'b0);

assign icmp_ln86_713_fu_336_p2 = (($signed(p_read6_int_reg) < $signed(18'd261505)) ? 1'b1 : 1'b0);

assign icmp_ln86_714_fu_342_p2 = (($signed(p_read2_int_reg) < $signed(18'd260463)) ? 1'b1 : 1'b0);

assign icmp_ln86_715_fu_348_p2 = (($signed(p_read9_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_716_fu_354_p2 = (($signed(p_read4_int_reg) < $signed(18'd261274)) ? 1'b1 : 1'b0);

assign icmp_ln86_717_fu_360_p2 = (($signed(p_read9_int_reg) < $signed(18'd261181)) ? 1'b1 : 1'b0);

assign icmp_ln86_718_fu_366_p2 = (($signed(p_read1_int_reg) < $signed(18'd3145)) ? 1'b1 : 1'b0);

assign icmp_ln86_719_fu_372_p2 = (($signed(p_read8_int_reg) < $signed(18'd260859)) ? 1'b1 : 1'b0);

assign icmp_ln86_720_fu_378_p2 = (($signed(p_read9_int_reg) < $signed(18'd260567)) ? 1'b1 : 1'b0);

assign icmp_ln86_721_fu_384_p2 = (($signed(p_read8_int_reg) < $signed(18'd1243)) ? 1'b1 : 1'b0);

assign icmp_ln86_722_fu_390_p2 = (($signed(p_read3_int_reg) < $signed(18'd260869)) ? 1'b1 : 1'b0);

assign icmp_ln86_723_fu_396_p2 = (($signed(p_read8_int_reg) < $signed(18'd260791)) ? 1'b1 : 1'b0);

assign icmp_ln86_724_fu_402_p2 = (($signed(p_read8_int_reg) < $signed(18'd260862)) ? 1'b1 : 1'b0);

assign icmp_ln86_725_fu_408_p2 = (($signed(p_read3_int_reg) < $signed(18'd260898)) ? 1'b1 : 1'b0);

assign icmp_ln86_726_fu_414_p2 = (($signed(p_read8_int_reg) < $signed(18'd260799)) ? 1'b1 : 1'b0);

assign icmp_ln86_727_fu_420_p2 = (($signed(p_read1_int_reg) < $signed(18'd426)) ? 1'b1 : 1'b0);

assign icmp_ln86_728_fu_426_p2 = (($signed(p_read3_int_reg) < $signed(18'd260995)) ? 1'b1 : 1'b0);

assign icmp_ln86_729_fu_432_p2 = (($signed(p_read1_int_reg) < $signed(18'd702)) ? 1'b1 : 1'b0);

assign icmp_ln86_730_fu_438_p2 = (($signed(p_read2_int_reg) < $signed(18'd256819)) ? 1'b1 : 1'b0);

assign icmp_ln86_731_fu_444_p2 = (($signed(p_read2_int_reg) < $signed(18'd258263)) ? 1'b1 : 1'b0);

assign icmp_ln86_732_fu_450_p2 = (($signed(p_read3_int_reg) < $signed(18'd260904)) ? 1'b1 : 1'b0);

assign icmp_ln86_733_fu_456_p2 = (($signed(p_read2_int_reg) < $signed(18'd259663)) ? 1'b1 : 1'b0);

assign icmp_ln86_734_fu_462_p2 = (($signed(p_read2_int_reg) < $signed(18'd261530)) ? 1'b1 : 1'b0);

assign icmp_ln86_735_fu_468_p2 = (($signed(p_read5_int_reg) < $signed(18'd260992)) ? 1'b1 : 1'b0);

assign icmp_ln86_736_fu_474_p2 = (($signed(p_read7_int_reg) < $signed(18'd2232)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_300_p2 = (($signed(p_read1_int_reg) < $signed(18'd1397)) ? 1'b1 : 1'b0);

assign or_ln117_648_fu_628_p2 = (and_ln104_144_reg_1510 | and_ln102_688_reg_1498);

assign or_ln117_649_fu_640_p2 = (or_ln117_648_fu_628_p2 | and_ln102_697_fu_615_p2);

assign or_ln117_650_fu_658_p2 = (and_ln104_144_reg_1510 | and_ln102_684_reg_1485);

assign or_ln117_651_fu_724_p2 = (or_ln117_650_reg_1547 | and_ln102_698_fu_705_p2);

assign or_ln117_652_fu_678_p2 = (or_ln117_650_fu_658_p2 | and_ln102_689_fu_601_p2);

assign or_ln117_653_fu_736_p2 = (or_ln117_652_reg_1557 | and_ln102_699_fu_714_p2);

assign or_ln117_654_fu_684_p2 = (and_ln104_144_reg_1510 | and_ln102_reg_1472);

assign or_ln117_655_fu_760_p2 = (or_ln117_654_reg_1563 | and_ln102_700_fu_719_p2);

assign or_ln117_656_fu_772_p2 = (or_ln117_654_reg_1563 | and_ln102_690_fu_697_p2);

assign or_ln117_657_fu_850_p2 = (or_ln117_656_reg_1586 | and_ln102_701_fu_831_p2);

assign or_ln117_658_fu_793_p2 = (or_ln117_654_reg_1563 | and_ln102_685_reg_1529);

assign or_ln117_659_fu_862_p2 = (or_ln117_658_reg_1596 | and_ln102_702_fu_836_p2);

assign or_ln117_660_fu_874_p2 = (or_ln117_658_reg_1596 | and_ln102_691_reg_1580);

assign or_ln117_661_fu_886_p2 = (or_ln117_660_fu_874_p2 | and_ln102_703_fu_845_p2);

assign or_ln117_662_fu_688_p2 = (icmp_ln86_reg_1296_pp0_iter1_reg | and_ln104_144_reg_1510);

assign or_ln117_663_fu_956_p2 = (or_ln117_662_reg_1571_pp0_iter4_reg | and_ln102_704_fu_937_p2);

assign or_ln117_664_fu_919_p2 = (or_ln117_662_reg_1571_pp0_iter3_reg | and_ln102_692_fu_821_p2);

assign or_ln117_665_fu_968_p2 = (or_ln117_664_reg_1625 | and_ln102_705_fu_946_p2);

assign or_ln117_666_fu_980_p2 = (or_ln117_662_reg_1571_pp0_iter4_reg | and_ln102_686_reg_1603);

assign or_ln117_667_fu_992_p2 = (or_ln117_666_fu_980_p2 | and_ln102_706_fu_951_p2);

assign or_ln117_668_fu_1006_p2 = (or_ln117_666_fu_980_p2 | and_ln102_693_fu_929_p2);

assign or_ln117_669_fu_1066_p2 = (or_ln117_668_reg_1637 | and_ln102_707_fu_1047_p2);

assign or_ln117_670_fu_1028_p2 = (or_ln117_662_reg_1571_pp0_iter4_reg | and_ln102_683_reg_1478_pp0_iter4_reg);

assign or_ln117_671_fu_1078_p2 = (or_ln117_670_reg_1647 | and_ln102_708_fu_1052_p2);

assign or_ln117_672_fu_1090_p2 = (or_ln117_670_reg_1647 | and_ln102_694_reg_1631);

assign or_ln117_673_fu_1102_p2 = (or_ln117_672_fu_1090_p2 | and_ln102_709_fu_1061_p2);

assign or_ln117_674_fu_1116_p2 = (or_ln117_670_reg_1647 | and_ln102_687_reg_1491_pp0_iter5_reg);

assign or_ln117_675_fu_1140_p2 = (or_ln117_674_reg_1655 | and_ln102_710_fu_1136_p2);

assign or_ln117_676_fu_1145_p2 = (or_ln117_674_reg_1655 | and_ln102_695_reg_1504_pp0_iter6_reg);

assign or_ln117_677_fu_546_p2 = (icmp_ln86_reg_1296 | icmp_ln86_709_reg_1310);

assign or_ln117_678_fu_550_p2 = (or_ln117_677_fu_546_p2 | icmp_ln86_713_reg_1335);

assign or_ln117_679_fu_555_p2 = (or_ln117_678_fu_550_p2 | icmp_ln86_721_reg_1384);

assign or_ln117_fu_620_p2 = (and_ln104_144_reg_1510 | and_ln102_696_fu_606_p2);

assign select_ln117_686_fu_646_p3 = ((or_ln117_648_fu_628_p2[0:0] == 1'b1) ? select_ln117_fu_632_p3 : 2'd3);

assign select_ln117_687_fu_662_p3 = ((or_ln117_649_fu_640_p2[0:0] == 1'b1) ? zext_ln117_76_fu_654_p1 : 3'd4);

assign select_ln117_688_fu_670_p3 = ((or_ln117_650_fu_658_p2[0:0] == 1'b1) ? select_ln117_687_fu_662_p3 : 3'd5);

assign select_ln117_689_fu_729_p3 = ((or_ln117_651_fu_724_p2[0:0] == 1'b1) ? select_ln117_688_reg_1552 : 3'd6);

assign select_ln117_690_fu_741_p3 = ((or_ln117_652_reg_1557[0:0] == 1'b1) ? select_ln117_689_fu_729_p3 : 3'd7);

assign select_ln117_691_fu_752_p3 = ((or_ln117_653_fu_736_p2[0:0] == 1'b1) ? zext_ln117_77_fu_748_p1 : 4'd8);

assign select_ln117_692_fu_765_p3 = ((or_ln117_654_reg_1563[0:0] == 1'b1) ? select_ln117_691_fu_752_p3 : 4'd9);

assign select_ln117_693_fu_777_p3 = ((or_ln117_655_fu_760_p2[0:0] == 1'b1) ? select_ln117_692_fu_765_p3 : 4'd10);

assign select_ln117_694_fu_785_p3 = ((or_ln117_656_fu_772_p2[0:0] == 1'b1) ? select_ln117_693_fu_777_p3 : 4'd11);

assign select_ln117_695_fu_855_p3 = ((or_ln117_657_fu_850_p2[0:0] == 1'b1) ? select_ln117_694_reg_1591 : 4'd12);

assign select_ln117_696_fu_867_p3 = ((or_ln117_658_reg_1596[0:0] == 1'b1) ? select_ln117_695_fu_855_p3 : 4'd13);

assign select_ln117_697_fu_878_p3 = ((or_ln117_659_fu_862_p2[0:0] == 1'b1) ? select_ln117_696_fu_867_p3 : 4'd14);

assign select_ln117_698_fu_892_p3 = ((or_ln117_660_fu_874_p2[0:0] == 1'b1) ? select_ln117_697_fu_878_p3 : 4'd15);

assign select_ln117_699_fu_904_p3 = ((or_ln117_661_fu_886_p2[0:0] == 1'b1) ? zext_ln117_78_fu_900_p1 : 5'd16);

assign select_ln117_700_fu_912_p3 = ((or_ln117_662_reg_1571_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_699_fu_904_p3 : 5'd17);

assign select_ln117_701_fu_961_p3 = ((or_ln117_663_fu_956_p2[0:0] == 1'b1) ? select_ln117_700_reg_1620 : 5'd18);

assign select_ln117_702_fu_973_p3 = ((or_ln117_664_reg_1625[0:0] == 1'b1) ? select_ln117_701_fu_961_p3 : 5'd19);

assign select_ln117_703_fu_984_p3 = ((or_ln117_665_fu_968_p2[0:0] == 1'b1) ? select_ln117_702_fu_973_p3 : 5'd20);

assign select_ln117_704_fu_998_p3 = ((or_ln117_666_fu_980_p2[0:0] == 1'b1) ? select_ln117_703_fu_984_p3 : 5'd21);

assign select_ln117_705_fu_1012_p3 = ((or_ln117_667_fu_992_p2[0:0] == 1'b1) ? select_ln117_704_fu_998_p3 : 5'd22);

assign select_ln117_706_fu_1020_p3 = ((or_ln117_668_fu_1006_p2[0:0] == 1'b1) ? select_ln117_705_fu_1012_p3 : 5'd23);

assign select_ln117_707_fu_1071_p3 = ((or_ln117_669_fu_1066_p2[0:0] == 1'b1) ? select_ln117_706_reg_1642 : 5'd24);

assign select_ln117_708_fu_1083_p3 = ((or_ln117_670_reg_1647[0:0] == 1'b1) ? select_ln117_707_fu_1071_p3 : 5'd25);

assign select_ln117_709_fu_1094_p3 = ((or_ln117_671_fu_1078_p2[0:0] == 1'b1) ? select_ln117_708_fu_1083_p3 : 5'd26);

assign select_ln117_710_fu_1108_p3 = ((or_ln117_672_fu_1090_p2[0:0] == 1'b1) ? select_ln117_709_fu_1094_p3 : 5'd27);

assign select_ln117_711_fu_1120_p3 = ((or_ln117_673_fu_1102_p2[0:0] == 1'b1) ? select_ln117_710_fu_1108_p3 : 5'd28);

assign select_ln117_712_fu_1128_p3 = ((or_ln117_674_fu_1116_p2[0:0] == 1'b1) ? select_ln117_711_fu_1120_p3 : 5'd29);

assign select_ln117_fu_632_p3 = ((or_ln117_fu_620_p2[0:0] == 1'b1) ? zext_ln117_fu_625_p1 : 2'd2);

assign tmp_fu_1156_p63 = 'bx;

assign tmp_fu_1156_p64 = ((or_ln117_675_fu_1140_p2[0:0] == 1'b1) ? select_ln117_712_reg_1661 : 5'd30);

assign xor_ln104_342_fu_560_p2 = (icmp_ln86_708_reg_1304_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_343_fu_494_p2 = (icmp_ln86_709_reg_1310 ^ 1'd1);

assign xor_ln104_344_fu_570_p2 = (icmp_ln86_710_reg_1317_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_345_fu_585_p2 = (icmp_ln86_711_reg_1323_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_346_fu_801_p2 = (icmp_ln86_712_reg_1329_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_347_fu_514_p2 = (icmp_ln86_713_reg_1335 ^ 1'd1);

assign xor_ln104_348_fu_596_p2 = (icmp_ln86_714_reg_1342_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_349_fu_692_p2 = (icmp_ln86_715_reg_1348_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_350_fu_811_p2 = (icmp_ln86_716_reg_1354_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_351_fu_816_p2 = (icmp_ln86_717_reg_1360_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_352_fu_924_p2 = (icmp_ln86_718_reg_1366_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_353_fu_1032_p2 = (icmp_ln86_719_reg_1372_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_354_fu_1037_p2 = (icmp_ln86_720_reg_1378_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_355_fu_535_p2 = (icmp_ln86_721_reg_1384 ^ 1'd1);

assign xor_ln104_fu_480_p2 = (icmp_ln86_fu_300_p2 ^ 1'd1);

assign zext_ln117_76_fu_654_p1 = select_ln117_686_fu_646_p3;

assign zext_ln117_77_fu_748_p1 = select_ln117_690_fu_741_p3;

assign zext_ln117_78_fu_900_p1 = select_ln117_698_fu_892_p3;

assign zext_ln117_fu_625_p1 = or_ln117_679_reg_1519;

endmodule //conifer_jettag_accelerator_decision_function_25
