// Seed: 3654780249
`timescale 1ps / 1ps
module module_0;
  reg id_1;
  always @(posedge id_1 or posedge id_1) begin
    id_1 = 1;
  end
  type_5 id_3 (
      .id_0(1),
      .id_1(1),
      .id_2(id_4[1]),
      .id_3(id_2),
      .id_4(1'd0),
      .id_5(1),
      .id_6(id_1[1'h0]),
      .id_7(id_2)
  );
  always @(id_1) id_1 <= #1 id_2;
endmodule
