<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\impl\gwsynthesis\hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>G:\TangMega138K\TangMega-138KPro-example\dvi\hdmi\src\hdmi.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan 28 08:04:57 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>472</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>293</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>6.742</td>
<td>148.333
<td>0.000</td>
<td>3.371</td>
<td>clk_ibuf/I</td>
<td>clk_50</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.348</td>
<td>741.667
<td>0.000</td>
<td>0.674</td>
<td>clk_ibuf/I</td>
<td>clk_50</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>148.333(MHz)</td>
<td>177.443(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_50!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.106</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_7_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.009</td>
<td>5.562</td>
</tr>
<tr>
<td>2</td>
<td>1.134</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>-0.019</td>
<td>5.562</td>
</tr>
<tr>
<td>3</td>
<td>1.138</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D1</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.007</td>
<td>5.433</td>
</tr>
<tr>
<td>4</td>
<td>1.192</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_9_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D9</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.031</td>
<td>5.354</td>
</tr>
<tr>
<td>5</td>
<td>1.216</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_6_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.009</td>
<td>5.453</td>
</tr>
<tr>
<td>6</td>
<td>1.268</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>-0.015</td>
<td>5.425</td>
</tr>
<tr>
<td>7</td>
<td>1.380</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_4_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D4</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.007</td>
<td>5.188</td>
</tr>
<tr>
<td>8</td>
<td>1.385</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_8_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D8</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.016</td>
<td>5.173</td>
</tr>
<tr>
<td>9</td>
<td>1.413</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_4_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>-0.015</td>
<td>5.280</td>
</tr>
<tr>
<td>10</td>
<td>1.433</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D6</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.007</td>
<td>5.134</td>
</tr>
<tr>
<td>11</td>
<td>1.433</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D2</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.007</td>
<td>5.134</td>
</tr>
<tr>
<td>12</td>
<td>1.436</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D7</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.007</td>
<td>5.134</td>
</tr>
<tr>
<td>13</td>
<td>1.436</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D3</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.007</td>
<td>5.134</td>
</tr>
<tr>
<td>14</td>
<td>1.449</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.003</td>
<td>5.225</td>
</tr>
<tr>
<td>15</td>
<td>1.482</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D0</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.007</td>
<td>5.085</td>
</tr>
<tr>
<td>16</td>
<td>1.485</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D5</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.007</td>
<td>5.085</td>
</tr>
<tr>
<td>17</td>
<td>1.496</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_6_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>-0.009</td>
<td>5.191</td>
</tr>
<tr>
<td>18</td>
<td>1.553</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_4_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.009</td>
<td>5.115</td>
</tr>
<tr>
<td>19</td>
<td>1.574</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_4_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D4</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.028</td>
<td>4.971</td>
</tr>
<tr>
<td>20</td>
<td>1.610</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_5_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.009</td>
<td>5.059</td>
</tr>
<tr>
<td>21</td>
<td>1.627</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D5</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.028</td>
<td>4.921</td>
</tr>
<tr>
<td>22</td>
<td>1.627</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D1</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.028</td>
<td>4.921</td>
</tr>
<tr>
<td>23</td>
<td>1.723</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_5_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>-0.019</td>
<td>4.980</td>
</tr>
<tr>
<td>24</td>
<td>1.759</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D0</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.028</td>
<td>4.786</td>
</tr>
<tr>
<td>25</td>
<td>1.768</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_6_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D6</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.028</td>
<td>4.777</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.374</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_13_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_13_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_2_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_2_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.374</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_4_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_4_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>4</td>
<td>0.374</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_5_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_5_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>5</td>
<td>0.378</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>6</td>
<td>0.378</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>7</td>
<td>0.378</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_11_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_11_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>8</td>
<td>0.381</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>9</td>
<td>0.444</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_9_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_9_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>10</td>
<td>0.456</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_12_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_12_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>11</td>
<td>0.460</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_1_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_3_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>12</td>
<td>0.468</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>13</td>
<td>0.468</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_7_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>14</td>
<td>0.476</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>15</td>
<td>0.476</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_9_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>16</td>
<td>0.491</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_5_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.498</td>
</tr>
<tr>
<td>17</td>
<td>0.492</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_1_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.499</td>
</tr>
<tr>
<td>18</td>
<td>0.496</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_4_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_4_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>19</td>
<td>0.500</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_10_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_10_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.501</td>
</tr>
<tr>
<td>20</td>
<td>0.519</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/ctrl_reg_1_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.510</td>
</tr>
<tr>
<td>21</td>
<td>0.532</td>
<td>u_Reset_Sync/reset_cnt_2_s0/Q</td>
<td>u_Reset_Sync/reset_cnt_2_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>22</td>
<td>0.538</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_7_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_8_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.539</td>
</tr>
<tr>
<td>23</td>
<td>0.551</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.558</td>
</tr>
<tr>
<td>24</td>
<td>0.561</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_6_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_5_s0/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.567</td>
</tr>
<tr>
<td>25</td>
<td>0.569</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_5_s0/Q</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_7_s1/D</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.565</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.913</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>0.674</td>
<td>-0.548</td>
<td>4.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.712</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>0.674</td>
<td>-0.548</td>
<td>4.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.717</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>1.348</td>
<td>-1.072</td>
<td>4.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.522</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>0.674</td>
<td>-0.548</td>
<td>3.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.516</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>1.348</td>
<td>-1.072</td>
<td>4.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.326</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>1.348</td>
<td>-1.072</td>
<td>3.559</td>
</tr>
<tr>
<td>7</td>
<td>1.628</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.010</td>
<td>4.950</td>
</tr>
<tr>
<td>8</td>
<td>1.833</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.007</td>
<td>4.749</td>
</tr>
<tr>
<td>9</td>
<td>3.016</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.013</td>
<td>3.559</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.015</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.539</td>
<td>1.741</td>
</tr>
<tr>
<td>2</td>
<td>1.332</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.898</td>
<td>1.741</td>
</tr>
<tr>
<td>3</td>
<td>1.582</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.741</td>
</tr>
<tr>
<td>4</td>
<td>1.872</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.539</td>
<td>2.599</td>
</tr>
<tr>
<td>5</td>
<td>1.997</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.539</td>
<td>2.724</td>
</tr>
<tr>
<td>6</td>
<td>2.189</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.898</td>
<td>2.599</td>
</tr>
<tr>
<td>7</td>
<td>2.314</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.898</td>
<td>2.724</td>
</tr>
<tr>
<td>8</td>
<td>2.421</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>2.599</td>
</tr>
<tr>
<td>9</td>
<td>2.550</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.021</td>
<td>2.724</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.951</td>
<td>2.201</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.951</td>
<td>2.201</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.951</td>
<td>2.201</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.951</td>
<td>2.201</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.951</td>
<td>2.201</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.952</td>
<td>2.202</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.952</td>
<td>2.202</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.952</td>
<td>2.202</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.952</td>
<td>2.202</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.952</td>
<td>2.202</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C128[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/CLK</td>
</tr>
<tr>
<td>6.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R68C128[3][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
</tr>
<tr>
<td>7.250</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/I1</td>
</tr>
<tr>
<td>7.795</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>7.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>7.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/COUT</td>
</tr>
<tr>
<td>7.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s/CIN</td>
</tr>
<tr>
<td>7.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s/COUT</td>
</tr>
<tr>
<td>7.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s/CIN</td>
</tr>
<tr>
<td>7.945</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s/COUT</td>
</tr>
<tr>
<td>7.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s/COUT</td>
</tr>
<tr>
<td>7.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s/CIN</td>
</tr>
<tr>
<td>8.291</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s/SUM</td>
</tr>
<tr>
<td>8.919</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s1/I0</td>
</tr>
<tr>
<td>9.702</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s1/SUM</td>
</tr>
<tr>
<td>10.084</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n989_s1/I1</td>
</tr>
<tr>
<td>10.651</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C129[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n989_s1/F</td>
</tr>
<tr>
<td>10.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n989_s0/I0</td>
</tr>
<tr>
<td>10.801</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C129[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n989_s0/O</td>
</tr>
<tr>
<td>11.012</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n997_s0/I0</td>
</tr>
<tr>
<td>11.580</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C129[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n997_s0/F</td>
</tr>
<tr>
<td>11.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.749</td>
<td>2.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_7_s0/CLK</td>
</tr>
<tr>
<td>12.686</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C129[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.110, 55.910%; route: 2.070, 37.213%; tC2Q: 0.382, 6.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.993</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C126[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>6.360</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R67C126[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0/Q</td>
</tr>
<tr>
<td>8.034</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C141[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n378_s6/I0</td>
</tr>
<tr>
<td>8.323</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R68C141[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n378_s6/F</td>
</tr>
<tr>
<td>8.725</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C140[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1/I1</td>
</tr>
<tr>
<td>9.270</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C140[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1/COUT</td>
</tr>
<tr>
<td>9.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C140[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1/CIN</td>
</tr>
<tr>
<td>9.320</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C140[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1/COUT</td>
</tr>
<tr>
<td>9.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C141[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n881_s1/CIN</td>
</tr>
<tr>
<td>9.370</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C141[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n881_s1/COUT</td>
</tr>
<tr>
<td>9.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C141[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n880_s1/CIN</td>
</tr>
<tr>
<td>9.666</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C141[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n880_s1/SUM</td>
</tr>
<tr>
<td>10.086</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s1/I1</td>
</tr>
<tr>
<td>10.654</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C140[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s1/F</td>
</tr>
<tr>
<td>10.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s0/I0</td>
</tr>
<tr>
<td>10.804</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C140[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s0/O</td>
</tr>
<tr>
<td>10.976</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n996_s0/I0</td>
</tr>
<tr>
<td>11.555</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C140[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n996_s0/F</td>
</tr>
<tr>
<td>11.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.753</td>
<td>2.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0/CLK</td>
</tr>
<tr>
<td>12.689</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C140[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 45.416%; route: 2.669, 47.978%; tC2Q: 0.368, 6.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.639, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C130[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
</tr>
<tr>
<td>11.419</td>
<td>5.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.050, 92.959%; tC2Q: 0.382, 7.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.011</td>
<td>2.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C128[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_9_s0/CLK</td>
</tr>
<tr>
<td>6.394</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C128[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_9_s0/Q</td>
</tr>
<tr>
<td>11.365</td>
<td>4.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.639, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.971, 92.855%; tC2Q: 0.382, 7.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C128[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/CLK</td>
</tr>
<tr>
<td>6.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R68C128[3][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
</tr>
<tr>
<td>7.250</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/I1</td>
</tr>
<tr>
<td>7.795</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>7.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>8.091</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/SUM</td>
</tr>
<tr>
<td>8.621</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1/I0</td>
</tr>
<tr>
<td>9.216</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1/COUT</td>
</tr>
<tr>
<td>9.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0/CIN</td>
</tr>
<tr>
<td>9.266</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0/COUT</td>
</tr>
<tr>
<td>9.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s1/CIN</td>
</tr>
<tr>
<td>9.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s1/COUT</td>
</tr>
<tr>
<td>9.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s1/CIN</td>
</tr>
<tr>
<td>9.612</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s1/SUM</td>
</tr>
<tr>
<td>10.032</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n990_s1/I1</td>
</tr>
<tr>
<td>10.580</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C130[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n990_s1/F</td>
</tr>
<tr>
<td>10.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n990_s0/I0</td>
</tr>
<tr>
<td>10.730</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C130[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n990_s0/O</td>
</tr>
<tr>
<td>10.902</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C131[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n998_s0/I0</td>
</tr>
<tr>
<td>11.470</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C131[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n998_s0/F</td>
</tr>
<tr>
<td>11.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C131[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.749</td>
<td>2.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C131[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_6_s0/CLK</td>
</tr>
<tr>
<td>12.686</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C131[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.097, 56.809%; route: 1.973, 36.176%; tC2Q: 0.382, 7.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.993</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>6.360</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R67C134[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C138[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n474_s8/I1</td>
</tr>
<tr>
<td>8.528</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R67C138[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n474_s8/F</td>
</tr>
<tr>
<td>8.689</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C138[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n532_s0/I1</td>
</tr>
<tr>
<td>9.234</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C138[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n532_s0/COUT</td>
</tr>
<tr>
<td>9.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C138[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n531_s0/CIN</td>
</tr>
<tr>
<td>9.284</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C138[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n531_s0/COUT</td>
</tr>
<tr>
<td>9.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C138[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n530_s0/CIN</td>
</tr>
<tr>
<td>9.528</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C138[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n530_s0/SUM</td>
</tr>
<tr>
<td>10.120</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C141[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n997_s1/I1</td>
</tr>
<tr>
<td>10.699</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C141[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n997_s1/F</td>
</tr>
<tr>
<td>10.850</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C141[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n997_s0/I1</td>
</tr>
<tr>
<td>11.418</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C141[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n997_s0/F</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C141[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.749</td>
<td>2.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C141[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0/CLK</td>
</tr>
<tr>
<td>12.686</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C141[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.441, 45.000%; route: 2.616, 48.226%; tC2Q: 0.368, 6.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_4_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R66C130[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_4_s0/Q</td>
</tr>
<tr>
<td>11.174</td>
<td>4.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.554</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.805, 92.627%; tC2Q: 0.382, 7.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.996</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_8_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R66C131[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_8_s0/Q</td>
</tr>
<tr>
<td>11.169</td>
<td>4.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.554</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.624, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.790, 92.605%; tC2Q: 0.382, 7.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.993</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>6.360</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R67C134[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0/Q</td>
</tr>
<tr>
<td>7.329</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C138[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n475_s5/I1</td>
</tr>
<tr>
<td>7.903</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R68C138[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n475_s5/F</td>
</tr>
<tr>
<td>8.078</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C138[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n534_s/I1</td>
</tr>
<tr>
<td>8.623</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C138[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n534_s/COUT</td>
</tr>
<tr>
<td>8.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R67C138[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n533_s/CIN</td>
</tr>
<tr>
<td>8.919</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C138[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n533_s/SUM</td>
</tr>
<tr>
<td>9.451</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[3][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n992_s2/I1</td>
</tr>
<tr>
<td>10.025</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C140[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n992_s2/F</td>
</tr>
<tr>
<td>10.025</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n992_s0/I1</td>
</tr>
<tr>
<td>10.175</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C140[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n992_s0/O</td>
</tr>
<tr>
<td>10.705</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C139[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n1000_s0/I0</td>
</tr>
<tr>
<td>11.273</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C139[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n1000_s0/F</td>
</tr>
<tr>
<td>11.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C139[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.749</td>
<td>2.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C139[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_4_s0/CLK</td>
</tr>
<tr>
<td>12.686</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C139[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.706, 51.255%; route: 2.206, 41.785%; tC2Q: 0.368, 6.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R66C130[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0/Q</td>
</tr>
<tr>
<td>11.120</td>
<td>4.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.554</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.766, 92.841%; tC2Q: 0.368, 7.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R66C130[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0/Q</td>
</tr>
<tr>
<td>11.120</td>
<td>4.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.554</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.766, 92.841%; tC2Q: 0.368, 7.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R66C130[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0/Q</td>
</tr>
<tr>
<td>11.120</td>
<td>4.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.766, 92.841%; tC2Q: 0.368, 7.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R66C130[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0/Q</td>
</tr>
<tr>
<td>11.120</td>
<td>4.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.766, 92.841%; tC2Q: 0.368, 7.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C128[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/CLK</td>
</tr>
<tr>
<td>6.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R68C128[3][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
</tr>
<tr>
<td>7.250</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/I1</td>
</tr>
<tr>
<td>7.795</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>7.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>7.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/COUT</td>
</tr>
<tr>
<td>7.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s/CIN</td>
</tr>
<tr>
<td>7.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s/COUT</td>
</tr>
<tr>
<td>7.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s/CIN</td>
</tr>
<tr>
<td>7.945</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s/COUT</td>
</tr>
<tr>
<td>7.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s/CIN</td>
</tr>
<tr>
<td>7.995</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s/COUT</td>
</tr>
<tr>
<td>7.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s/CIN</td>
</tr>
<tr>
<td>8.291</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s/SUM</td>
</tr>
<tr>
<td>8.919</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s1/I0</td>
</tr>
<tr>
<td>9.514</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s1/COUT</td>
</tr>
<tr>
<td>9.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n880_s1/CIN</td>
</tr>
<tr>
<td>9.810</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n880_s1/SUM</td>
</tr>
<tr>
<td>9.982</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s1/I1</td>
</tr>
<tr>
<td>10.241</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s1/F</td>
</tr>
<tr>
<td>10.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s0/I0</td>
</tr>
<tr>
<td>10.457</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C129[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s0/O</td>
</tr>
<tr>
<td>10.664</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n996_s0/I0</td>
</tr>
<tr>
<td>11.242</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n996_s0/F</td>
</tr>
<tr>
<td>11.242</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.755</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C129[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0/CLK</td>
</tr>
<tr>
<td>12.692</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C129[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.986, 57.153%; route: 1.856, 35.526%; tC2Q: 0.382, 7.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.642, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C130[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
</tr>
<tr>
<td>11.072</td>
<td>4.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.554</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.718, 92.773%; tC2Q: 0.368, 7.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C130[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C130[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
</tr>
<tr>
<td>11.072</td>
<td>4.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.718, 92.773%; tC2Q: 0.368, 7.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.993</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C126[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>6.360</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R67C126[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0/Q</td>
</tr>
<tr>
<td>8.034</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C141[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n378_s6/I0</td>
</tr>
<tr>
<td>8.323</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R68C141[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n378_s6/F</td>
</tr>
<tr>
<td>8.725</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C140[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1/I1</td>
</tr>
<tr>
<td>9.270</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C140[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1/COUT</td>
</tr>
<tr>
<td>9.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C140[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1/CIN</td>
</tr>
<tr>
<td>9.566</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C140[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1/SUM</td>
</tr>
<tr>
<td>9.986</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n990_s1/I1</td>
</tr>
<tr>
<td>10.534</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n990_s1/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n990_s0/I0</td>
</tr>
<tr>
<td>10.684</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n990_s0/O</td>
</tr>
<tr>
<td>10.895</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n998_s0/I0</td>
</tr>
<tr>
<td>11.184</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C139[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n998_s0/F</td>
</tr>
<tr>
<td>11.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.744</td>
<td>2.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_6_s0/CLK</td>
</tr>
<tr>
<td>12.680</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C139[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.116, 40.766%; route: 2.708, 52.155%; tC2Q: 0.368, 7.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.630, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C128[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/CLK</td>
</tr>
<tr>
<td>6.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R68C128[3][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
</tr>
<tr>
<td>7.250</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/I1</td>
</tr>
<tr>
<td>7.795</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>7.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>8.091</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/SUM</td>
</tr>
<tr>
<td>8.621</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1/I0</td>
</tr>
<tr>
<td>9.216</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1/COUT</td>
</tr>
<tr>
<td>9.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0/CIN</td>
</tr>
<tr>
<td>9.512</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0/SUM</td>
</tr>
<tr>
<td>10.102</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C131[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n992_s1/I1</td>
</tr>
<tr>
<td>10.421</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C131[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n992_s1/F</td>
</tr>
<tr>
<td>10.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C131[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n992_s0/I0</td>
</tr>
<tr>
<td>10.637</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C131[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n992_s0/O</td>
</tr>
<tr>
<td>10.844</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C131[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n1000_s0/I0</td>
</tr>
<tr>
<td>11.132</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C131[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n1000_s0/F</td>
</tr>
<tr>
<td>11.132</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C131[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.749</td>
<td>2.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C131[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_4_s0/CLK</td>
</tr>
<tr>
<td>12.686</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C131[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 49.976%; route: 2.176, 42.546%; tC2Q: 0.382, 7.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.004</td>
<td>2.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C142[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_4_s0/CLK</td>
</tr>
<tr>
<td>6.372</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R69C142[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_4_s0/Q</td>
</tr>
<tr>
<td>10.976</td>
<td>4.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.718</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.604, 92.607%; tC2Q: 0.368, 7.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C128[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/CLK</td>
</tr>
<tr>
<td>6.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R68C128[3][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/Q</td>
</tr>
<tr>
<td>7.250</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/I1</td>
</tr>
<tr>
<td>7.795</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s/COUT</td>
</tr>
<tr>
<td>7.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C131[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/CIN</td>
</tr>
<tr>
<td>8.091</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s/SUM</td>
</tr>
<tr>
<td>8.621</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1/I0</td>
</tr>
<tr>
<td>9.216</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C128[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1/COUT</td>
</tr>
<tr>
<td>9.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C128[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0/CIN</td>
</tr>
<tr>
<td>9.266</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C128[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0/COUT</td>
</tr>
<tr>
<td>9.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R69C128[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s1/CIN</td>
</tr>
<tr>
<td>9.510</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C128[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s1/SUM</td>
</tr>
<tr>
<td>9.891</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n991_s1/I1</td>
</tr>
<tr>
<td>10.465</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C129[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n991_s1/F</td>
</tr>
<tr>
<td>10.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n991_s0/I0</td>
</tr>
<tr>
<td>10.615</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C129[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n991_s0/O</td>
</tr>
<tr>
<td>10.787</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n999_s0/I0</td>
</tr>
<tr>
<td>11.076</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n999_s0/F</td>
</tr>
<tr>
<td>11.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.749</td>
<td>2.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C129[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_5_s0/CLK</td>
</tr>
<tr>
<td>12.686</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C129[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 54.213%; route: 1.934, 38.226%; tC2Q: 0.382, 7.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.004</td>
<td>2.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0/CLK</td>
</tr>
<tr>
<td>6.387</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R69C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
</tr>
<tr>
<td>10.926</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.718</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.553</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.539, 92.228%; tC2Q: 0.382, 7.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.004</td>
<td>2.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0/CLK</td>
</tr>
<tr>
<td>6.387</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R69C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
</tr>
<tr>
<td>10.926</td>
<td>4.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.718</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.553</td>
<td>-0.165</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.539, 92.228%; tC2Q: 0.382, 7.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.695</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.993</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>6.360</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R67C134[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0/Q</td>
</tr>
<tr>
<td>8.071</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C138[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n474_s8/I1</td>
</tr>
<tr>
<td>8.528</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R67C138[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n474_s8/F</td>
</tr>
<tr>
<td>8.710</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R68C138[1][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n652_s0/I1</td>
</tr>
<tr>
<td>9.333</td>
<td>0.623</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C138[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n652_s0/SUM</td>
</tr>
<tr>
<td>9.753</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[2][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n991_s2/I0</td>
</tr>
<tr>
<td>10.331</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C140[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n991_s2/F</td>
</tr>
<tr>
<td>10.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[2][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n991_s0/I1</td>
</tr>
<tr>
<td>10.481</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C140[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n991_s0/O</td>
</tr>
<tr>
<td>10.654</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n999_s0/I0</td>
</tr>
<tr>
<td>10.973</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C140[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n999_s0/F</td>
</tr>
<tr>
<td>10.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C140[3][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.753</td>
<td>2.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C140[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_5_s0/CLK</td>
</tr>
<tr>
<td>12.695</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C140[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.126, 42.696%; route: 2.486, 49.925%; tC2Q: 0.368, 7.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.639, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.004</td>
<td>2.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0/CLK</td>
</tr>
<tr>
<td>6.372</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R69C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0/Q</td>
</tr>
<tr>
<td>10.791</td>
<td>4.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.718</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.419, 92.322%; tC2Q: 0.368, 7.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.004</td>
<td>2.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C142[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_6_s0/CLK</td>
</tr>
<tr>
<td>6.372</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R69C142[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_6_s0/Q</td>
</tr>
<tr>
<td>10.782</td>
<td>4.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.718</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.168</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.410, 92.308%; tC2Q: 0.368, 7.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.608</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_13_s0/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R68C124[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_13_s0/Q</td>
</tr>
<tr>
<td>4.792</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n34_s2/I2</td>
</tr>
<tr>
<td>4.983</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C124[0][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n34_s2/F</td>
</tr>
<tr>
<td>4.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C124[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.608</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_13_s0/CLK</td>
</tr>
<tr>
<td>4.609</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.608</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[1][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_2_s0/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C125[1][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_2_s0/Q</td>
</tr>
<tr>
<td>4.792</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C125[1][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n74_s2/I2</td>
</tr>
<tr>
<td>4.983</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C125[1][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n74_s2/F</td>
</tr>
<tr>
<td>4.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C125[1][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.608</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[1][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_2_s0/CLK</td>
</tr>
<tr>
<td>4.609</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C125[1][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C123[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_4_s0/CLK</td>
</tr>
<tr>
<td>4.769</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R66C123[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_4_s0/Q</td>
</tr>
<tr>
<td>4.777</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C123[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n72_s2/I3</td>
</tr>
<tr>
<td>4.968</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C123[0][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n72_s2/F</td>
</tr>
<tr>
<td>4.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C123[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C123[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_4_s0/CLK</td>
</tr>
<tr>
<td>4.594</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C123[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_5_s0/CLK</td>
</tr>
<tr>
<td>4.769</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C125[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_5_s0/Q</td>
</tr>
<tr>
<td>4.777</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n71_s2/I3</td>
</tr>
<tr>
<td>4.968</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n71_s2/F</td>
</tr>
<tr>
<td>4.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_5_s0/CLK</td>
</tr>
<tr>
<td>4.594</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.613</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/CLK</td>
</tr>
<tr>
<td>4.789</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R69C124[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n41_s2/I3</td>
</tr>
<tr>
<td>4.992</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C124[0][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n41_s2/F</td>
</tr>
<tr>
<td>4.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C124[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.613</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/CLK</td>
</tr>
<tr>
<td>4.614</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C128[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0/CLK</td>
</tr>
<tr>
<td>4.774</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R66C128[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_10_s0/Q</td>
</tr>
<tr>
<td>4.786</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C128[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n66_s2/I2</td>
</tr>
<tr>
<td>4.977</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C128[0][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n66_s2/F</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C128[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C128[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0/CLK</td>
</tr>
<tr>
<td>4.599</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C128[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_11_s0/CLK</td>
</tr>
<tr>
<td>4.774</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R66C124[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_11_s0/Q</td>
</tr>
<tr>
<td>4.786</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n51_s5/I3</td>
</tr>
<tr>
<td>4.977</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n51_s5/F</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_11_s0/CLK</td>
</tr>
<tr>
<td>4.599</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C126[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0/CLK</td>
</tr>
<tr>
<td>4.779</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R69C126[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_0_s0/Q</td>
</tr>
<tr>
<td>4.794</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C126[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n76_s4/I0</td>
</tr>
<tr>
<td>4.986</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C126[0][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n76_s4/F</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C126[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C126[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0/CLK</td>
</tr>
<tr>
<td>4.604</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C126[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_9_s0/CLK</td>
</tr>
<tr>
<td>4.774</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R67C125[2][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_9_s0/Q</td>
</tr>
<tr>
<td>4.786</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C125[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n53_s3/I0</td>
</tr>
<tr>
<td>5.043</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C125[2][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n53_s3/F</td>
</tr>
<tr>
<td>5.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C125[2][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_9_s0/CLK</td>
</tr>
<tr>
<td>4.599</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C125[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.865%; route: 0.011, 2.528%; tC2Q: 0.176, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.608</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_12_s0/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R68C124[0][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_12_s0/Q</td>
</tr>
<tr>
<td>4.874</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C124[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/n35_s2/I3</td>
</tr>
<tr>
<td>5.066</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C124[0][B]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n35_s2/F</td>
</tr>
<tr>
<td>5.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C124[0][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.608</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C124[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_12_s0/CLK</td>
</tr>
<tr>
<td>4.609</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C124[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.803%; route: 0.090, 19.672%; tC2Q: 0.176, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C123[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_1_s0/CLK</td>
</tr>
<tr>
<td>4.779</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R68C123[0][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_1_s0/Q</td>
</tr>
<tr>
<td>4.873</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n44_s4/I2</td>
</tr>
<tr>
<td>5.064</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C123[2][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n44_s4/F</td>
</tr>
<tr>
<td>5.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[2][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C123[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_3_s0/CLK</td>
</tr>
<tr>
<td>4.604</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C123[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.463%; route: 0.094, 20.325%; tC2Q: 0.176, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0/CLK</td>
</tr>
<tr>
<td>4.774</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R67C125[0][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_6_s0/Q</td>
</tr>
<tr>
<td>4.876</td>
<td>0.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/n56_s3/I0</td>
</tr>
<tr>
<td>5.067</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C125[0][B]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n56_s3/F</td>
</tr>
<tr>
<td>5.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C125[0][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0/CLK</td>
</tr>
<tr>
<td>4.599</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 40.800%; route: 0.101, 21.600%; tC2Q: 0.176, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_6_s0/CLK</td>
</tr>
<tr>
<td>4.774</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R67C125[0][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_6_s0/Q</td>
</tr>
<tr>
<td>4.876</td>
<td>0.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n55_s3/I0</td>
</tr>
<tr>
<td>5.067</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n55_s3/F</td>
</tr>
<tr>
<td>5.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_7_s0/CLK</td>
</tr>
<tr>
<td>4.599</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 40.800%; route: 0.101, 21.600%; tC2Q: 0.176, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[1][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0/CLK</td>
</tr>
<tr>
<td>4.779</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C125[1][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_8_s0/Q</td>
</tr>
<tr>
<td>4.889</td>
<td>0.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C125[1][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/n39_s2/I2</td>
</tr>
<tr>
<td>5.081</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C125[1][B]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n39_s2/F</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C125[1][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[1][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0/CLK</td>
</tr>
<tr>
<td>4.604</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C125[1][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 40.052%; route: 0.110, 23.037%; tC2Q: 0.176, 36.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[1][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_8_s0/CLK</td>
</tr>
<tr>
<td>4.779</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C125[1][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_8_s0/Q</td>
</tr>
<tr>
<td>4.889</td>
<td>0.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C125[1][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n38_s2/I1</td>
</tr>
<tr>
<td>5.081</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C125[1][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n38_s2/F</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C125[1][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[1][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_9_s0/CLK</td>
</tr>
<tr>
<td>4.604</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C125[1][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 40.052%; route: 0.110, 23.037%; tC2Q: 0.176, 36.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C128[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_10_s0/CLK</td>
</tr>
<tr>
<td>4.778</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R66C128[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_10_s0/Q</td>
</tr>
<tr>
<td>4.904</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C128[0][B]</td>
<td>test_gen0/dvi_data_1_s/I2</td>
</tr>
<tr>
<td>5.096</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C128[0][B]</td>
<td style=" background: #97FFFF;">test_gen0/dvi_data_1_s/F</td>
</tr>
<tr>
<td>5.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C128[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C128[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.604</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C128[0][B]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 38.442%; route: 0.126, 25.377%; tC2Q: 0.180, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C126[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_0_s0/CLK</td>
</tr>
<tr>
<td>4.783</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R69C126[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_0_s0/Q</td>
</tr>
<tr>
<td>4.911</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/n75_s2/I0</td>
</tr>
<tr>
<td>5.102</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C125[0][B]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n75_s2/F</td>
</tr>
<tr>
<td>5.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C125[0][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.608</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_1_s0/CLK</td>
</tr>
<tr>
<td>4.609</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 38.346%; route: 0.127, 25.564%; tC2Q: 0.180, 36.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C123[1][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_4_s0/CLK</td>
</tr>
<tr>
<td>4.779</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C123[1][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_4_s0/Q</td>
</tr>
<tr>
<td>4.791</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[1][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/n43_s2/I2</td>
</tr>
<tr>
<td>5.101</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C123[1][B]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n43_s2/F</td>
</tr>
<tr>
<td>5.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C123[1][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C123[1][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_4_s0/CLK</td>
</tr>
<tr>
<td>4.604</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C123[1][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.312%; route: 0.011, 2.261%; tC2Q: 0.176, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_10_s0/CLK</td>
</tr>
<tr>
<td>4.779</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R68C125[0][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_10_s0/Q</td>
</tr>
<tr>
<td>4.794</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/n37_s2/I1</td>
</tr>
<tr>
<td>5.104</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C125[0][B]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n37_s2/F</td>
</tr>
<tr>
<td>5.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C125[0][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_10_s0/CLK</td>
</tr>
<tr>
<td>4.604</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C125[0][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 61.845%; route: 0.015, 2.993%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/ctrl_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.613</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/CLK</td>
</tr>
<tr>
<td>4.793</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R69C124[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/Q</td>
</tr>
<tr>
<td>4.932</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/dvi_vsync_s/I1</td>
</tr>
<tr>
<td>5.123</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/dvi_vsync_s/F</td>
</tr>
<tr>
<td>5.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/ctrl_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/ctrl_reg_1_s0/CLK</td>
</tr>
<tr>
<td>4.604</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/ctrl_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 37.500%; route: 0.139, 27.206%; tC2Q: 0.180, 35.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.779</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R69C122[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>4.787</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R69C122[1][A]</td>
<td>u_Reset_Sync/n10_s/I1</td>
</tr>
<tr>
<td>5.112</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C122[1][A]</td>
<td style=" background: #97FFFF;">u_Reset_Sync/n10_s/SUM</td>
</tr>
<tr>
<td>5.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[1][A]</td>
<td style=" font-weight:bold;">u_Reset_Sync/reset_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C122[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.579</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C122[1][A]</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_7_s0/CLK</td>
</tr>
<tr>
<td>4.774</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R67C125[0][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_7_s0/Q</td>
</tr>
<tr>
<td>4.879</td>
<td>0.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C125[2][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/n54_s3/I1</td>
</tr>
<tr>
<td>5.137</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C125[2][B]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n54_s3/F</td>
</tr>
<tr>
<td>5.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C125[2][B]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/h_pos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[2][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_8_s0/CLK</td>
</tr>
<tr>
<td>4.599</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C125[2][B]</td>
<td>test_gen0/video_timing_ctrl_inst0/h_pos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 47.796%; route: 0.105, 19.490%; tC2Q: 0.176, 32.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.608</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[1][A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0/CLK</td>
</tr>
<tr>
<td>4.788</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R69C135[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0/Q</td>
</tr>
<tr>
<td>4.908</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_9_s2/I2</td>
</tr>
<tr>
<td>5.166</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C136[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_9_s2/F</td>
</tr>
<tr>
<td>5.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C136[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.613</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C136[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0/CLK</td>
</tr>
<tr>
<td>4.614</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C136[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 46.188%; route: 0.120, 21.525%; tC2Q: 0.180, 32.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.593</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[3][A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>4.773</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R67C134[3][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_6_s0/Q</td>
</tr>
<tr>
<td>4.903</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_0_s1/I0</td>
</tr>
<tr>
<td>5.161</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_0_s1/F</td>
</tr>
<tr>
<td>5.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.598</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_5_s0/CLK</td>
</tr>
<tr>
<td>4.599</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C135[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 45.374%; route: 0.130, 22.907%; tC2Q: 0.180, 31.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.608</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C125[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_5_s0/CLK</td>
</tr>
<tr>
<td>4.788</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R69C125[2][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_5_s0/Q</td>
</tr>
<tr>
<td>4.916</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/n40_s5/I1</td>
</tr>
<tr>
<td>5.173</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C125[2][A]</td>
<td style=" background: #97FFFF;">test_gen0/video_timing_ctrl_inst0/n40_s5/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C125[2][A]</td>
<td style=" font-weight:bold;">test_gen0/video_timing_ctrl_inst0/v_pos_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.603</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_7_s1/CLK</td>
</tr>
<tr>
<td>4.604</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C125[2][A]</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 45.575%; route: 0.127, 22.566%; tC2Q: 0.180, 31.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>10.937</td>
<td>4.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.674</td>
<td>0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.046</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.209</td>
<td>3.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>7.023</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.582, 92.576%; tC2Q: 0.368, 7.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.163, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>10.735</td>
<td>4.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.674</td>
<td>0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.046</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.209</td>
<td>3.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>7.023</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.381, 92.261%; tC2Q: 0.368, 7.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.163, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>10.937</td>
<td>4.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.348</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.720</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.407</td>
<td>3.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>8.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>8.219</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.582, 92.576%; tC2Q: 0.368, 7.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.687, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>3.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.674</td>
<td>0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.046</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.209</td>
<td>3.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>7.174</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>7.023</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.191, 89.673%; tC2Q: 0.368, 10.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.163, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>10.735</td>
<td>4.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.348</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.720</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.407</td>
<td>3.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>8.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>8.219</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.381, 92.261%; tC2Q: 0.368, 7.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.687, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>3.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.348</td>
<td>1.348</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.348</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.720</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.407</td>
<td>3.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>8.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>8.219</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.348</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.191, 89.673%; tC2Q: 0.368, 10.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.687, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>10.937</td>
<td>4.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.718</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.582, 92.576%; tC2Q: 0.368, 7.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.604, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>10.735</td>
<td>4.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.722</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.569</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.381, 92.261%; tC2Q: 0.368, 7.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.987</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>6.354</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>9.545</td>
<td>3.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.114</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.715</td>
<td>2.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>12.562</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.191, 89.673%; tC2Q: 0.368, 10.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.601, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.588</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.768</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.329</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.127</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.162</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>5.315</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.561, 89.663%; tC2Q: 0.180, 10.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.588</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.768</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.329</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.698</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.812</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>4.998</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.561, 89.663%; tC2Q: 0.180, 10.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.588</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.768</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.329</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.594</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>4.747</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.561, 89.663%; tC2Q: 0.180, 10.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.588</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.768</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>2.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.127</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.162</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>5.315</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.419, 93.074%; tC2Q: 0.180, 6.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.588</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.768</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.312</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.127</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.162</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>5.315</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 93.391%; tC2Q: 0.180, 6.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.588</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.768</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>2.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.698</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.812</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>4.998</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.419, 93.074%; tC2Q: 0.180, 6.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.588</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.768</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.312</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.698</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.812</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>4.998</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 93.391%; tC2Q: 0.180, 6.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.588</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.768</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.187</td>
<td>2.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.613</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>4.766</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.419, 93.074%; tC2Q: 0.180, 6.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.588</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C142[0][A]</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.768</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C142[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.312</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>88</td>
<td>PLL_R[3]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.609</td>
<td>1.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>4.762</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.544, 93.391%; tC2Q: 0.180, 6.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.237, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.951</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.023</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.224</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.951</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.023</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.224</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.951</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.023</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.224</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.951</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.023</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.224</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.951</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.023</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.224</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>test_gen0/video_timing_ctrl_inst0/v_pos_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.219</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.219</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.219</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.219</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.372</td>
<td>3.372</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.017</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.743</td>
<td>3.372</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.219</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>88</td>
<td>clk_p</td>
<td>-3.913</td>
<td>2.762</td>
</tr>
<tr>
<td>48</td>
<td>n9_7</td>
<td>2.944</td>
<td>1.984</td>
</tr>
<tr>
<td>38</td>
<td>data_reg[5]</td>
<td>1.268</td>
<td>1.711</td>
</tr>
<tr>
<td>38</td>
<td>data_reg[5]</td>
<td>1.907</td>
<td>1.006</td>
</tr>
<tr>
<td>34</td>
<td>data_reg[5]</td>
<td>2.000</td>
<td>0.947</td>
</tr>
<tr>
<td>24</td>
<td>n1044_5</td>
<td>2.184</td>
<td>1.587</td>
</tr>
<tr>
<td>19</td>
<td>den_reg</td>
<td>3.390</td>
<td>2.406</td>
</tr>
<tr>
<td>14</td>
<td>h_pos[9]</td>
<td>3.033</td>
<td>0.765</td>
</tr>
<tr>
<td>14</td>
<td>n13_8</td>
<td>3.006</td>
<td>0.603</td>
</tr>
<tr>
<td>13</td>
<td>data_reg[6]</td>
<td>1.134</td>
<td>1.674</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R67C128</td>
<td>50.00%</td>
</tr>
<tr>
<td>R67C125</td>
<td>48.61%</td>
</tr>
<tr>
<td>R67C139</td>
<td>44.44%</td>
</tr>
<tr>
<td>R66C125</td>
<td>41.67%</td>
</tr>
<tr>
<td>R69C130</td>
<td>41.67%</td>
</tr>
<tr>
<td>R68C124</td>
<td>41.67%</td>
</tr>
<tr>
<td>R68C130</td>
<td>41.67%</td>
</tr>
<tr>
<td>R68C123</td>
<td>40.28%</td>
</tr>
<tr>
<td>R66C124</td>
<td>38.89%</td>
</tr>
<tr>
<td>R69C138</td>
<td>37.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_50 -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
