starting place and route

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Dec 16 16:18:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/vivado/Timing_based_target_3.00_cp_4.25/temp-call-vivado-impl-for-dynamatic.tcl -notrace
No verilog files found: no files matched glob pattern "skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/*.v"
Command: synth_design -top bicg -part xc7k160tfbg484-3 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1627242
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1882.934 ; gain = 407.793 ; free physical = 38773 ; free virtual = 184983
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bicg' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/bicg.vhd:69]
INFO: [Synth 8-638] synthesizing module 'fork_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:58]
INFO: [Synth 8-638] synthesizing module 'eager_fork_register_block' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'eager_fork_register_block' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'mem_controller_storeless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mem_controller_storeless.vhd:41]
	Parameter NUM_LOADS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:199]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:153]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:153]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:19]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:19]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:50]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:50]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:78]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:199]
INFO: [Synth 8-638] synthesizing module 'mc_control' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mc_control' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_storeless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mem_controller_storeless.vhd:41]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:1246]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_ga' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_ga' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_lda' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:427]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_lda' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:427]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_ldd' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:616]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_ldd' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:616]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_sta' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:803]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_sta' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:803]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq2_core_std' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core_std' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2_core' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:1246]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:1223]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_ga' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_ga' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_lda' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:406]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_lda' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:406]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_ldd' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:595]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_ldd' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:595]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_sta' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:782]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_sta' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:782]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq3_core_std' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:999]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core_std' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:999]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3_core' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:1223]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'mem_controller_storeless__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mem_controller_storeless.vhd:41]
	Parameter NUM_LOADS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:199]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:19]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mc_support.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_storeless__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mem_controller_storeless.vhd:41]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_constant_0.vhd:21]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_constant_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 1 - type: integer 
	Parameter OUTPUT_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tehb' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'control_merge_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/control_merge_dataless.vhd:25]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter INDEX_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/merge_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/merge_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'control_merge_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/control_merge_dataless.vhd:25]
INFO: [Synth 8-638] synthesizing module 'lazy_fork_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/lazy_fork_dataless.vhd:19]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'lazy_fork_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/lazy_fork_dataless.vhd:19]
INFO: [Synth 8-638] synthesizing module 'tfifo_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tfifo_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'tfifo' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'load' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/load.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'load' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/load.vhd:32]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'oehb' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'source' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/source.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/source.vhd:15]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_constant_1.vhd:21]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_constant_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_constant_2.vhd:21]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_constant_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'muli' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:71]
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/join.vhd:18]
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:17]
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:17]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'muli' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:71]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 12 - type: integer 
	Parameter OUTPUT_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'addi' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'load__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/load.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'load__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/load.vhd:32]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'muli__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:71]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:17]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:17]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'muli__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:71]
INFO: [Synth 8-638] synthesizing module 'addi__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'store' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/store.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'store' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/store.vhd:32]
INFO: [Synth 8-638] synthesizing module 'addi__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 7 - type: integer 
	Parameter OUTPUT_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_cmpi_0.vhd:26]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_cmpi_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'cond_br' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cond_br_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'sink' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'lazy_fork_dataless__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/lazy_fork_dataless.vhd:19]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lazy_fork_dataless__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/lazy_fork_dataless.vhd:19]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized6' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized6' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bicg' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/bicg.vhd:69]
WARNING: [Synth 8-3936] Found unconnected internal register 'TEMP_3_res_reg' and it is trimmed from '4' to '3' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:1936]
WARNING: [Synth 8-3936] Found unconnected internal register 'TEMP_4_res_reg' and it is trimmed from '4' to '3' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq2_core.vhd:1943]
WARNING: [Synth 8-3936] Found unconnected internal register 'TEMP_3_res_reg' and it is trimmed from '4' to '3' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:1913]
WARNING: [Synth 8-3936] Found unconnected internal register 'TEMP_4_res_reg' and it is trimmed from '4' to '3' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/handshake_lsq_lsq3_core.vhd:1920]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner_dataless.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner_dataless.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner_dataless.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity muli does not have driver. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:75]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity muli__parameterized0 does not have driver. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module lazy_fork_dataless__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module lazy_fork_dataless__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module lazy_fork_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module lazy_fork_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_lsq_lsq3_core_std is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_lsq_lsq3_core_std is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_lsq_lsq3_core_sta is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_lsq_lsq3_core_sta is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_lsq_lsq3_core_ldd is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.902 ; gain = 526.762 ; free physical = 39542 ; free virtual = 185789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2016.746 ; gain = 541.605 ; free physical = 39453 ; free virtual = 185719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2016.746 ; gain = 541.605 ; free physical = 39453 ; free virtual = 185719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2016.746 ; gain = 0.000 ; free physical = 39680 ; free virtual = 185876
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/vivado/Timing_based_target_3.00_cp_4.25/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/vivado/Timing_based_target_3.00_cp_4.25/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.496 ; gain = 0.000 ; free physical = 39332 ; free virtual = 185529
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2163.496 ; gain = 0.000 ; free physical = 39313 ; free virtual = 185511
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.496 ; gain = 688.355 ; free physical = 38527 ; free virtual = 184870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.500 ; gain = 696.359 ; free physical = 38525 ; free virtual = 184868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.500 ; gain = 696.359 ; free physical = 38528 ; free virtual = 184871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2171.500 ; gain = 696.359 ; free physical = 38195 ; free virtual = 184477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 14    
	   3 Input   10 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    3 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 20    
	   2 Input    2 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 47    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 30    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 244   
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 97    
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 14    
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    3 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 257   
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'muli2/multiply_unit/q2_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli2/multiply_unit/q1_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli2/multiply_unit/q0_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli2/multiply_unit/a_reg_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'muli2/multiply_unit/q0_reg' and it is trimmed from '12' to '10' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q1_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q2_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q1_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element muli1/multiply_unit/q2_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/hdl/muli.vhd:38]
DSP Report: Generating DSP muli0/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: Generating DSP muli0/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register muli0/multiply_unit/b_reg_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: Generating DSP muli0/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register muli0/multiply_unit/a_reg_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: Generating DSP muli1/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q0_reg.
DSP Report: Generating DSP muli1/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register muli1/multiply_unit/b_reg_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q1_reg.
DSP Report: Generating DSP muli1/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register muli1/multiply_unit/a_reg_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q0_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q2_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: register muli1/multiply_unit/q1_reg is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
DSP Report: operator muli1/multiply_unit/mul is absorbed into DSP muli1/multiply_unit/q2_reg.
WARNING: [Synth 8-3917] design bicg has port a_storeEn driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[9] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[8] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[7] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[6] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[5] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[4] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[3] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[2] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[1] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeAddr[0] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[31] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[30] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[29] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[28] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[27] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[26] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[25] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[24] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[23] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[22] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[21] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[20] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[19] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[18] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[17] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[16] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[15] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[14] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[13] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[12] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[11] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[10] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[9] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[8] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[7] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[6] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[5] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[4] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[3] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[2] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[1] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port a_storeData[0] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeEn driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeAddr[4] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeAddr[3] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeAddr[2] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeAddr[1] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeAddr[0] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[31] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[30] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[29] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[28] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[27] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[26] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[25] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[24] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[23] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[22] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[21] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[20] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[19] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[18] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[17] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[16] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[15] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[14] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[13] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[12] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[11] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[10] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[9] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[8] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[7] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[6] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[5] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[4] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[3] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[2] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[1] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port p_storeData[0] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeEn driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeAddr[4] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeAddr[3] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeAddr[2] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeAddr[1] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeAddr[0] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[31] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[30] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[29] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[28] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[27] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[26] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[25] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[24] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[23] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[22] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[21] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[20] driven by constant 0
WARNING: [Synth 8-3917] design bicg has port r_storeData[19] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[47]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[46]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[45]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[44]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[43]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[42]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[41]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[40]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[39]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[38]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[37]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[36]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[35]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[34]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[33]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[32]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[31]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[30]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[29]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[28]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[27]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[26]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[25]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[24]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[23]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[22]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[21]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[20]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[19]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[18]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[17]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[47]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[46]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[45]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[44]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[43]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[42]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[41]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[40]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[39]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[38]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[37]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[36]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[35]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[34]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[33]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[32]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[31]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[30]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[29]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[28]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[27]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[26]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[25]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[24]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[23]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[22]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[21]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[20]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[19]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[18]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[17]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[47]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[46]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[45]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[44]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[43]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[42]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[41]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[40]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[39]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[38]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[37]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[36]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[35]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[34]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[33]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[32]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[31]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[30]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[29]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[28]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[27]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[26]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[25]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[24]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[23]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[22]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[21]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[20]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[19]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[18]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q1_reg[17]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[47]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[46]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[45]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[44]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[43]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[42]) is unused and will be removed from module bicg.
WARNING: [Synth 8-3332] Sequential element (muli1/multiply_unit/q2_reg[41]) is unused and will be removed from module bicg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2171.500 ; gain = 696.359 ; free physical = 39186 ; free virtual = 185591
---------------------------------------------------------------------------------
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 0 : 3185 8763 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 1 : 2782 8763 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 2 : 2796 8763 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 0 : 3185 8763 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 1 : 2782 8763 : Used 1 time 0
 Sort Area is  muli1/multiply_unit/q0_reg_4 : 0 2 : 2796 8763 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bicg        | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|bicg        | (PCIN>>17)+(A2*B2)' | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|bicg        | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bicg        | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|bicg        | (PCIN>>17)+(A2*B2)' | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|bicg        | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2219.500 ; gain = 744.359 ; free physical = 39059 ; free virtual = 185520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2565.352 ; gain = 1090.211 ; free physical = 38019 ; free virtual = 184494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2583.383 ; gain = 1108.242 ; free physical = 37857 ; free virtual = 184375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2668.195 ; gain = 1193.055 ; free physical = 37912 ; free virtual = 184436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2668.195 ; gain = 1193.055 ; free physical = 37908 ; free virtual = 184432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2668.195 ; gain = 1193.055 ; free physical = 37880 ; free virtual = 184409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2668.195 ; gain = 1193.055 ; free physical = 37881 ; free virtual = 184410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2668.195 ; gain = 1193.055 ; free physical = 37876 ; free virtual = 184408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2668.195 ; gain = 1193.055 ; free physical = 37891 ; free virtual = 184424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bicg        | (A'*B')'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|bicg        | (PCIN>>17+(A*B')')'  | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|bicg        | (PCIN+(A''*B'')')'   | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bicg        | (A'*B')'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|bicg        | (PCIN>>17+(A'*B')')' | 17     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|bicg        | (PCIN+(A''*B'')')'   | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    92|
|2     |DSP48E1 |     6|
|6     |LUT1    |    87|
|7     |LUT2    |    86|
|8     |LUT3    |   453|
|9     |LUT4    |   856|
|10    |LUT5    |   459|
|11    |LUT6    |  1422|
|12    |FDCE    |    69|
|13    |FDRE    |  1681|
|14    |FDSE    |    49|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2668.195 ; gain = 1193.055 ; free physical = 37891 ; free virtual = 184424
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 285 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2668.195 ; gain = 1046.305 ; free physical = 37885 ; free virtual = 184421
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2668.203 ; gain = 1193.055 ; free physical = 37886 ; free virtual = 184423
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2668.203 ; gain = 0.000 ; free physical = 37931 ; free virtual = 184474
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/vivado/Timing_based_target_3.00_cp_4.25/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/vivado/Timing_based_target_3.00_cp_4.25/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.223 ; gain = 0.000 ; free physical = 37693 ; free virtual = 184228
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2d5a32a3
INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 340 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 2724.223 ; gain = 1249.152 ; free physical = 37560 ; free virtual = 184013
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1812.261; main = 1638.444; forked = 179.431
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3585.199; main = 2724.227; forked = 917.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2743.191 ; gain = 0.000 ; free physical = 37939 ; free virtual = 184338
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b0b331b9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2743.191 ; gain = 0.000 ; free physical = 37939 ; free virtual = 184338
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2743.191 ; gain = 0.000 ; free physical = 37938 ; free virtual = 184338

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12d1d89e1

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2775.207 ; gain = 32.016 ; free physical = 37870 ; free virtual = 184270

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1997800a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37792 ; free virtual = 184192

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1997800a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37793 ; free virtual = 184192
Phase 1 Placer Initialization | Checksum: 1997800a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37793 ; free virtual = 184193

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 169c1e348

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37880 ; free virtual = 184280

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 159eeb024

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37905 ; free virtual = 184305

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 159eeb024

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37904 ; free virtual = 184304

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 234fc6993

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37169 ; free virtual = 183586

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 238f42440

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37156 ; free virtual = 183573

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 271 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 102 nets or LUTs. Breaked 0 LUT, combined 102 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.250 ; gain = 0.000 ; free physical = 37303 ; free virtual = 183720

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            102  |                   102  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            102  |                   102  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 291bda290

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37271 ; free virtual = 183689
Phase 2.5 Global Place Phase2 | Checksum: 2684738e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37248 ; free virtual = 183668
Phase 2 Global Placement | Checksum: 2684738e5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37248 ; free virtual = 183668

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26dcab39f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37246 ; free virtual = 183666

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2167ba79e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37213 ; free virtual = 183633

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23006be78

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37188 ; free virtual = 183608

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f5f9895e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37188 ; free virtual = 183608

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 255463371

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.250 ; gain = 71.059 ; free physical = 37892 ; free virtual = 183853

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22425047b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 37482 ; free virtual = 183471

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2b9effb40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 37553 ; free virtual = 183542

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2e8eab221

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 37545 ; free virtual = 183534

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2de6b72af

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 36935 ; free virtual = 182943
Phase 3 Detail Placement | Checksum: 2de6b72af

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 36935 ; free virtual = 182943

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 224cd950f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-26.176 |
Phase 1 Physical Synthesis Initialization | Checksum: ce95ef0f

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2822.254 ; gain = 0.000 ; free physical = 36774 ; free virtual = 182804
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c7565380

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2822.254 ; gain = 0.000 ; free physical = 36774 ; free virtual = 182804
Phase 4.1.1.1 BUFG Insertion | Checksum: 224cd950f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 36774 ; free virtual = 182804

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.147. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 276a7c8e4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 35029 ; free virtual = 181036

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 35029 ; free virtual = 181036
Phase 4.1 Post Commit Optimization | Checksum: 276a7c8e4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 35027 ; free virtual = 181033

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 276a7c8e4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 35027 ; free virtual = 181033

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 276a7c8e4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 35019 ; free virtual = 181026
Phase 4.3 Placer Reporting | Checksum: 276a7c8e4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 35019 ; free virtual = 181026

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2822.254 ; gain = 0.000 ; free physical = 35019 ; free virtual = 181026

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 35019 ; free virtual = 181026
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d1cc37fa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 35019 ; free virtual = 181025
Ending Placer Task | Checksum: 202d53f68

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 79.062 ; free physical = 35019 ; free virtual = 181025
283 Infos, 343 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2822.254 ; gain = 82.031 ; free physical = 35017 ; free virtual = 181024
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f04233db ConstDB: 0 ShapeSum: 718eb750 RouteDB: a104543d
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "q_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "q_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "q_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: bb5a274c | NumContArr: f31818e0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 333c43566

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2925.008 ; gain = 102.754 ; free physical = 39849 ; free virtual = 185512

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 333c43566

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2925.008 ; gain = 102.754 ; free physical = 39889 ; free virtual = 185553

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 333c43566

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2925.008 ; gain = 102.754 ; free physical = 39889 ; free virtual = 185553
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a7ed43aa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2973.109 ; gain = 150.855 ; free physical = 39856 ; free virtual = 185520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.058  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4501
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4501
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 202f7b755

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39883 ; free virtual = 185547

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 202f7b755

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39884 ; free virtual = 185547

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1ba3a3486

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39857 ; free virtual = 185520
Phase 4 Initial Routing | Checksum: 1ba3a3486

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39851 ; free virtual = 185515

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1895
 Number of Nodes with overlaps = 611
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.038 | TNS=-0.336 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 35273b74b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39469 ; free virtual = 184933

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.114  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 26a324531

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39190 ; free virtual = 184677
Phase 5 Rip-up And Reroute | Checksum: 26a324531

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39190 ; free virtual = 184677

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 26a324531

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39190 ; free virtual = 184677

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 26a324531

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39190 ; free virtual = 184677
Phase 6 Delay and Skew Optimization | Checksum: 26a324531

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39190 ; free virtual = 184677

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.114  | TNS=0.000  | WHS=0.091  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 30a37e454

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39166 ; free virtual = 184655
Phase 7 Post Hold Fix | Checksum: 30a37e454

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39166 ; free virtual = 184655

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.648205 %
  Global Horizontal Routing Utilization  = 0.925234 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 30a37e454

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39159 ; free virtual = 184646

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 30a37e454

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39155 ; free virtual = 184642

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 31ca018d4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39158 ; free virtual = 184646

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 31ca018d4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39156 ; free virtual = 184644

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.114  | TNS=0.000  | WHS=0.091  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 31ca018d4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39152 ; free virtual = 184640
Total Elapsed time in route_design: 22.77 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 18a0a10d5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39155 ; free virtual = 184644
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 18a0a10d5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39172 ; free virtual = 184661

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
294 Infos, 445 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2975.758 ; gain = 153.504 ; free physical = 39166 ; free virtual = 184654
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 16:20:14 2025...
