[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/StandardBlock/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/StandardBlock/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<238> s<237> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<235> c<2> s<20> l<1:1> el<1:12>
n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<2:11> el<2:11>
n<genblk2> u<6> t<StringConst> p<13> s<12> l<2:11> el<2:18>
n<0> u<7> t<IntConst> p<8> l<2:21> el<2:22>
n<> u<8> t<Primary_literal> p<9> c<7> l<2:21> el<2:22>
n<> u<9> t<Constant_primary> p<10> c<8> l<2:21> el<2:22>
n<> u<10> t<Constant_expression> p<11> c<9> l<2:21> el<2:22>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<2:21> el<2:22>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<2:21> el<2:22>
n<> u<13> t<Param_assignment> p<14> c<6> l<2:11> el<2:22>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<2:11> el<2:22>
n<> u<15> t<Parameter_declaration> p<16> c<5> l<2:1> el<2:22>
n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<2:1> el<2:23>
n<> u<17> t<Module_or_generate_item_declaration> p<18> c<16> l<2:1> el<2:23>
n<> u<18> t<Module_common_item> p<19> c<17> l<2:1> el<2:23>
n<> u<19> t<Module_or_generate_item> p<20> c<18> l<2:1> el<2:23>
n<> u<20> t<Non_port_module_item> p<235> c<19> s<27> l<2:1> el<2:23>
n<i> u<21> t<StringConst> p<22> l<3:8> el<3:9>
n<> u<22> t<Identifier_list> p<23> c<21> l<3:8> el<3:9>
n<> u<23> t<Genvar_declaration> p<24> c<22> l<3:1> el<3:10>
n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<3:1> el<3:10>
n<> u<25> t<Module_common_item> p<26> c<24> l<3:1> el<3:10>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<3:1> el<3:10>
n<> u<27> t<Non_port_module_item> p<235> c<26> s<62> l<3:1> el<3:10>
n<genblk2> u<28> t<StringConst> p<29> l<5:5> el<5:12>
n<> u<29> t<Primary_literal> p<30> c<28> l<5:5> el<5:12>
n<> u<30> t<Constant_primary> p<31> c<29> l<5:5> el<5:12>
n<> u<31> t<Constant_expression> p<58> c<30> s<43> l<5:5> el<5:12>
n<> u<32> t<IntVec_TypeLogic> p<33> l<5:14> el<5:19>
n<> u<33> t<Data_type> p<37> c<32> s<36> l<5:14> el<5:19>
n<a> u<34> t<StringConst> p<35> l<5:20> el<5:21>
n<> u<35> t<Variable_decl_assignment> p<36> c<34> l<5:20> el<5:21>
n<> u<36> t<List_of_variable_decl_assignments> p<37> c<35> l<5:20> el<5:21>
n<> u<37> t<Variable_declaration> p<38> c<33> l<5:14> el<5:22>
n<> u<38> t<Data_declaration> p<39> c<37> l<5:14> el<5:22>
n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<5:14> el<5:22>
n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<5:14> el<5:22>
n<> u<41> t<Module_common_item> p<42> c<40> l<5:14> el<5:22>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<5:14> el<5:22>
n<> u<43> t<Generate_item> p<58> c<42> s<57> l<5:14> el<5:22>
n<> u<44> t<IntVec_TypeLogic> p<45> l<6:6> el<6:11>
n<> u<45> t<Data_type> p<49> c<44> s<48> l<6:6> el<6:11>
n<b> u<46> t<StringConst> p<47> l<6:12> el<6:13>
n<> u<47> t<Variable_decl_assignment> p<48> c<46> l<6:12> el<6:13>
n<> u<48> t<List_of_variable_decl_assignments> p<49> c<47> l<6:12> el<6:13>
n<> u<49> t<Variable_declaration> p<50> c<45> l<6:6> el<6:14>
n<> u<50> t<Data_declaration> p<51> c<49> l<6:6> el<6:14>
n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<6:6> el<6:14>
n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<6:6> el<6:14>
n<> u<53> t<Module_common_item> p<54> c<52> l<6:6> el<6:14>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<6:6> el<6:14>
n<> u<55> t<Generate_item> p<58> c<54> l<6:6> el<6:14>
n<> u<56> t<IF> p<58> s<31> l<5:1> el<5:3>
n<> u<57> t<ELSE> p<58> s<55> l<6:1> el<6:5>
n<> u<58> t<If_generate_construct> p<59> c<56> l<5:1> el<6:14>
n<> u<59> t<Conditional_generate_construct> p<60> c<58> l<5:1> el<6:14>
n<> u<60> t<Module_common_item> p<61> c<59> l<5:1> el<6:14>
n<> u<61> t<Module_or_generate_item> p<62> c<60> l<5:1> el<6:14>
n<> u<62> t<Non_port_module_item> p<235> c<61> s<97> l<5:1> el<6:14>
n<genblk2> u<63> t<StringConst> p<64> l<9:5> el<9:12>
n<> u<64> t<Primary_literal> p<65> c<63> l<9:5> el<9:12>
n<> u<65> t<Constant_primary> p<66> c<64> l<9:5> el<9:12>
n<> u<66> t<Constant_expression> p<93> c<65> s<78> l<9:5> el<9:12>
n<> u<67> t<IntVec_TypeLogic> p<68> l<9:14> el<9:19>
n<> u<68> t<Data_type> p<72> c<67> s<71> l<9:14> el<9:19>
n<a> u<69> t<StringConst> p<70> l<9:20> el<9:21>
n<> u<70> t<Variable_decl_assignment> p<71> c<69> l<9:20> el<9:21>
n<> u<71> t<List_of_variable_decl_assignments> p<72> c<70> l<9:20> el<9:21>
n<> u<72> t<Variable_declaration> p<73> c<68> l<9:14> el<9:22>
n<> u<73> t<Data_declaration> p<74> c<72> l<9:14> el<9:22>
n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<9:14> el<9:22>
n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<9:14> el<9:22>
n<> u<76> t<Module_common_item> p<77> c<75> l<9:14> el<9:22>
n<> u<77> t<Module_or_generate_item> p<78> c<76> l<9:14> el<9:22>
n<> u<78> t<Generate_item> p<93> c<77> s<92> l<9:14> el<9:22>
n<> u<79> t<IntVec_TypeLogic> p<80> l<10:6> el<10:11>
n<> u<80> t<Data_type> p<84> c<79> s<83> l<10:6> el<10:11>
n<b> u<81> t<StringConst> p<82> l<10:12> el<10:13>
n<> u<82> t<Variable_decl_assignment> p<83> c<81> l<10:12> el<10:13>
n<> u<83> t<List_of_variable_decl_assignments> p<84> c<82> l<10:12> el<10:13>
n<> u<84> t<Variable_declaration> p<85> c<80> l<10:6> el<10:14>
n<> u<85> t<Data_declaration> p<86> c<84> l<10:6> el<10:14>
n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<10:6> el<10:14>
n<> u<87> t<Module_or_generate_item_declaration> p<88> c<86> l<10:6> el<10:14>
n<> u<88> t<Module_common_item> p<89> c<87> l<10:6> el<10:14>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<10:6> el<10:14>
n<> u<90> t<Generate_item> p<93> c<89> l<10:6> el<10:14>
n<> u<91> t<IF> p<93> s<66> l<9:1> el<9:3>
n<> u<92> t<ELSE> p<93> s<90> l<10:1> el<10:5>
n<> u<93> t<If_generate_construct> p<94> c<91> l<9:1> el<10:14>
n<> u<94> t<Conditional_generate_construct> p<95> c<93> l<9:1> el<10:14>
n<> u<95> t<Module_common_item> p<96> c<94> l<9:1> el<10:14>
n<> u<96> t<Module_or_generate_item> p<97> c<95> l<9:1> el<10:14>
n<> u<97> t<Non_port_module_item> p<235> c<96> s<156> l<9:1> el<10:14>
n<i> u<98> t<StringConst> p<103> s<102> l<13:6> el<13:7>
n<0> u<99> t<IntConst> p<100> l<13:10> el<13:11>
n<> u<100> t<Primary_literal> p<101> c<99> l<13:10> el<13:11>
n<> u<101> t<Constant_primary> p<102> c<100> l<13:10> el<13:11>
n<> u<102> t<Constant_expression> p<103> c<101> l<13:10> el<13:11>
n<> u<103> t<Genvar_initialization> p<153> c<98> s<113> l<13:6> el<13:11>
n<i> u<104> t<StringConst> p<105> l<13:13> el<13:14>
n<> u<105> t<Primary_literal> p<106> c<104> l<13:13> el<13:14>
n<> u<106> t<Constant_primary> p<107> c<105> l<13:13> el<13:14>
n<> u<107> t<Constant_expression> p<113> c<106> s<112> l<13:13> el<13:14>
n<1> u<108> t<IntConst> p<109> l<13:17> el<13:18>
n<> u<109> t<Primary_literal> p<110> c<108> l<13:17> el<13:18>
n<> u<110> t<Constant_primary> p<111> c<109> l<13:17> el<13:18>
n<> u<111> t<Constant_expression> p<113> c<110> l<13:17> el<13:18>
n<> u<112> t<BinOp_Less> p<113> s<111> l<13:15> el<13:16>
n<> u<113> t<Constant_expression> p<153> c<107> s<126> l<13:13> el<13:18>
n<i> u<114> t<StringConst> p<126> s<115> l<13:20> el<13:21>
n<> u<115> t<AssignOp_Assign> p<126> s<125> l<13:22> el<13:23>
n<i> u<116> t<StringConst> p<117> l<13:24> el<13:25>
n<> u<117> t<Primary_literal> p<118> c<116> l<13:24> el<13:25>
n<> u<118> t<Constant_primary> p<119> c<117> l<13:24> el<13:25>
n<> u<119> t<Constant_expression> p<125> c<118> s<124> l<13:24> el<13:25>
n<1> u<120> t<IntConst> p<121> l<13:28> el<13:29>
n<> u<121> t<Primary_literal> p<122> c<120> l<13:28> el<13:29>
n<> u<122> t<Constant_primary> p<123> c<121> l<13:28> el<13:29>
n<> u<123> t<Constant_expression> p<125> c<122> l<13:28> el<13:29>
n<> u<124> t<BinOp_Plus> p<125> s<123> l<13:26> el<13:27>
n<> u<125> t<Constant_expression> p<126> c<119> l<13:24> el<13:29>
n<> u<126> t<Genvar_iteration> p<153> c<114> s<152> l<13:20> el<13:29>
n<g1> u<127> t<StringConst> p<151> s<149> l<13:39> el<13:41>
n<1> u<128> t<IntConst> p<129> l<16:5> el<16:6>
n<> u<129> t<Primary_literal> p<130> c<128> l<16:5> el<16:6>
n<> u<130> t<Constant_primary> p<131> c<129> l<16:5> el<16:6>
n<> u<131> t<Constant_expression> p<145> c<130> s<143> l<16:5> el<16:6>
n<> u<132> t<IntVec_TypeLogic> p<133> l<16:8> el<16:13>
n<> u<133> t<Data_type> p<137> c<132> s<136> l<16:8> el<16:13>
n<a> u<134> t<StringConst> p<135> l<16:14> el<16:15>
n<> u<135> t<Variable_decl_assignment> p<136> c<134> l<16:14> el<16:15>
n<> u<136> t<List_of_variable_decl_assignments> p<137> c<135> l<16:14> el<16:15>
n<> u<137> t<Variable_declaration> p<138> c<133> l<16:8> el<16:16>
n<> u<138> t<Data_declaration> p<139> c<137> l<16:8> el<16:16>
n<> u<139> t<Package_or_generate_item_declaration> p<140> c<138> l<16:8> el<16:16>
n<> u<140> t<Module_or_generate_item_declaration> p<141> c<139> l<16:8> el<16:16>
n<> u<141> t<Module_common_item> p<142> c<140> l<16:8> el<16:16>
n<> u<142> t<Module_or_generate_item> p<143> c<141> l<16:8> el<16:16>
n<> u<143> t<Generate_item> p<145> c<142> l<16:8> el<16:16>
n<> u<144> t<IF> p<145> s<131> l<16:1> el<16:3>
n<> u<145> t<If_generate_construct> p<146> c<144> l<16:1> el<16:16>
n<> u<146> t<Conditional_generate_construct> p<147> c<145> l<16:1> el<16:16>
n<> u<147> t<Module_common_item> p<148> c<146> l<16:1> el<16:16>
n<> u<148> t<Module_or_generate_item> p<149> c<147> l<16:1> el<16:16>
n<> u<149> t<Generate_item> p<151> c<148> s<150> l<16:1> el<16:16>
n<> u<150> t<END> p<151> l<17:1> el<17:4>
n<> u<151> t<Generate_begin_end_block> p<152> c<127> l<13:31> el<17:4>
n<> u<152> t<Generate_item> p<153> c<151> l<13:31> el<17:4>
n<> u<153> t<Loop_generate_construct> p<154> c<103> l<13:1> el<17:4>
n<> u<154> t<Module_common_item> p<155> c<153> l<13:1> el<17:4>
n<> u<155> t<Module_or_generate_item> p<156> c<154> l<13:1> el<17:4>
n<> u<156> t<Non_port_module_item> p<235> c<155> s<211> l<13:1> el<17:4>
n<i> u<157> t<StringConst> p<162> s<161> l<22:6> el<22:7>
n<0> u<158> t<IntConst> p<159> l<22:10> el<22:11>
n<> u<159> t<Primary_literal> p<160> c<158> l<22:10> el<22:11>
n<> u<160> t<Constant_primary> p<161> c<159> l<22:10> el<22:11>
n<> u<161> t<Constant_expression> p<162> c<160> l<22:10> el<22:11>
n<> u<162> t<Genvar_initialization> p<208> c<157> s<172> l<22:6> el<22:11>
n<i> u<163> t<StringConst> p<164> l<22:13> el<22:14>
n<> u<164> t<Primary_literal> p<165> c<163> l<22:13> el<22:14>
n<> u<165> t<Constant_primary> p<166> c<164> l<22:13> el<22:14>
n<> u<166> t<Constant_expression> p<172> c<165> s<171> l<22:13> el<22:14>
n<1> u<167> t<IntConst> p<168> l<22:17> el<22:18>
n<> u<168> t<Primary_literal> p<169> c<167> l<22:17> el<22:18>
n<> u<169> t<Constant_primary> p<170> c<168> l<22:17> el<22:18>
n<> u<170> t<Constant_expression> p<172> c<169> l<22:17> el<22:18>
n<> u<171> t<BinOp_Less> p<172> s<170> l<22:15> el<22:16>
n<> u<172> t<Constant_expression> p<208> c<166> s<185> l<22:13> el<22:18>
n<i> u<173> t<StringConst> p<185> s<174> l<22:20> el<22:21>
n<> u<174> t<AssignOp_Assign> p<185> s<184> l<22:22> el<22:23>
n<i> u<175> t<StringConst> p<176> l<22:24> el<22:25>
n<> u<176> t<Primary_literal> p<177> c<175> l<22:24> el<22:25>
n<> u<177> t<Constant_primary> p<178> c<176> l<22:24> el<22:25>
n<> u<178> t<Constant_expression> p<184> c<177> s<183> l<22:24> el<22:25>
n<1> u<179> t<IntConst> p<180> l<22:28> el<22:29>
n<> u<180> t<Primary_literal> p<181> c<179> l<22:28> el<22:29>
n<> u<181> t<Constant_primary> p<182> c<180> l<22:28> el<22:29>
n<> u<182> t<Constant_expression> p<184> c<181> l<22:28> el<22:29>
n<> u<183> t<BinOp_Plus> p<184> s<182> l<22:26> el<22:27>
n<> u<184> t<Constant_expression> p<185> c<178> l<22:24> el<22:29>
n<> u<185> t<Genvar_iteration> p<208> c<173> s<207> l<22:20> el<22:29>
n<1> u<186> t<IntConst> p<187> l<25:5> el<25:6>
n<> u<187> t<Primary_literal> p<188> c<186> l<25:5> el<25:6>
n<> u<188> t<Constant_primary> p<189> c<187> l<25:5> el<25:6>
n<> u<189> t<Constant_expression> p<203> c<188> s<201> l<25:5> el<25:6>
n<> u<190> t<IntVec_TypeLogic> p<191> l<25:8> el<25:13>
n<> u<191> t<Data_type> p<195> c<190> s<194> l<25:8> el<25:13>
n<a> u<192> t<StringConst> p<193> l<25:14> el<25:15>
n<> u<193> t<Variable_decl_assignment> p<194> c<192> l<25:14> el<25:15>
n<> u<194> t<List_of_variable_decl_assignments> p<195> c<193> l<25:14> el<25:15>
n<> u<195> t<Variable_declaration> p<196> c<191> l<25:8> el<25:16>
n<> u<196> t<Data_declaration> p<197> c<195> l<25:8> el<25:16>
n<> u<197> t<Package_or_generate_item_declaration> p<198> c<196> l<25:8> el<25:16>
n<> u<198> t<Module_or_generate_item_declaration> p<199> c<197> l<25:8> el<25:16>
n<> u<199> t<Module_common_item> p<200> c<198> l<25:8> el<25:16>
n<> u<200> t<Module_or_generate_item> p<201> c<199> l<25:8> el<25:16>
n<> u<201> t<Generate_item> p<203> c<200> l<25:8> el<25:16>
n<> u<202> t<IF> p<203> s<189> l<25:1> el<25:3>
n<> u<203> t<If_generate_construct> p<204> c<202> l<25:1> el<25:16>
n<> u<204> t<Conditional_generate_construct> p<205> c<203> l<25:1> el<25:16>
n<> u<205> t<Module_common_item> p<206> c<204> l<25:1> el<25:16>
n<> u<206> t<Module_or_generate_item> p<207> c<205> l<25:1> el<25:16>
n<> u<207> t<Generate_item> p<208> c<206> l<25:1> el<25:16>
n<> u<208> t<Loop_generate_construct> p<209> c<162> l<22:1> el<25:16>
n<> u<209> t<Module_common_item> p<210> c<208> l<22:1> el<25:16>
n<> u<210> t<Module_or_generate_item> p<211> c<209> l<22:1> el<25:16>
n<> u<211> t<Non_port_module_item> p<235> c<210> s<233> l<22:1> el<25:16>
n<1> u<212> t<IntConst> p<213> l<27:5> el<27:6>
n<> u<213> t<Primary_literal> p<214> c<212> l<27:5> el<27:6>
n<> u<214> t<Constant_primary> p<215> c<213> l<27:5> el<27:6>
n<> u<215> t<Constant_expression> p<229> c<214> s<227> l<27:5> el<27:6>
n<> u<216> t<IntVec_TypeLogic> p<217> l<27:8> el<27:13>
n<> u<217> t<Data_type> p<221> c<216> s<220> l<27:8> el<27:13>
n<a> u<218> t<StringConst> p<219> l<27:14> el<27:15>
n<> u<219> t<Variable_decl_assignment> p<220> c<218> l<27:14> el<27:15>
n<> u<220> t<List_of_variable_decl_assignments> p<221> c<219> l<27:14> el<27:15>
n<> u<221> t<Variable_declaration> p<222> c<217> l<27:8> el<27:16>
n<> u<222> t<Data_declaration> p<223> c<221> l<27:8> el<27:16>
n<> u<223> t<Package_or_generate_item_declaration> p<224> c<222> l<27:8> el<27:16>
n<> u<224> t<Module_or_generate_item_declaration> p<225> c<223> l<27:8> el<27:16>
n<> u<225> t<Module_common_item> p<226> c<224> l<27:8> el<27:16>
n<> u<226> t<Module_or_generate_item> p<227> c<225> l<27:8> el<27:16>
n<> u<227> t<Generate_item> p<229> c<226> l<27:8> el<27:16>
n<> u<228> t<IF> p<229> s<215> l<27:1> el<27:3>
n<> u<229> t<If_generate_construct> p<230> c<228> l<27:1> el<27:16>
n<> u<230> t<Conditional_generate_construct> p<231> c<229> l<27:1> el<27:16>
n<> u<231> t<Module_common_item> p<232> c<230> l<27:1> el<27:16>
n<> u<232> t<Module_or_generate_item> p<233> c<231> l<27:1> el<27:16>
n<> u<233> t<Non_port_module_item> p<235> c<232> s<234> l<27:1> el<27:16>
n<> u<234> t<ENDMODULE> p<235> l<28:1> el<28:10>
n<> u<235> t<Module_declaration> p<236> c<4> l<1:1> el<28:10>
n<> u<236> t<Description> p<237> c<235> l<1:1> el<28:10>
n<> u<237> t<Source_text> p<238> c<236> l<1:1> el<28:10>
n<> u<238> t<Top_level_rule> c<1> l<1:1> el<29:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:6:6: Compile generate block "work@top.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:10:6: Compile generate block "work@top.genblk02".

[INF:CP0335] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:13:31: Compile generate block "work@top.g1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:16:8: Compile generate block "work@top.g1[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:25:1: Compile generate block "work@top.genblk4[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:25:8: Compile generate block "work@top.genblk4[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:27:8: Compile generate block "work@top.genblk5".

[NTE:EL0503] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            9
assignment                                             2
begin                                                  8
constant                                              31
design                                                 1
gen_for                                                2
gen_if                                                 3
gen_if_else                                            2
gen_scope                                             14
gen_scope_array                                       14
int_typespec                                           8
int_var                                                4
logic_net                                              1
logic_typespec                                        12
logic_var                                             12
module_inst                                            4
named_begin                                            1
operation                                              8
param_assign                                           2
parameter                                              4
ref_obj                                               34
ref_var                                                2
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            9
assignment                                             2
begin                                                  8
constant                                              31
design                                                 1
gen_for                                                2
gen_if                                                 3
gen_if_else                                            2
gen_scope                                             21
gen_scope_array                                       21
int_typespec                                           8
int_var                                                4
logic_net                                              1
logic_typespec                                        12
logic_var                                             17
module_inst                                            4
named_begin                                            1
operation                                              8
param_assign                                           2
parameter                                              4
ref_obj                                               41
ref_var                                                2
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StandardBlock/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/StandardBlock/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/StandardBlock/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.genblk2), line:2:11, endln:2:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |UINT:0
    |vpiTypespec:
    \_ref_obj: (work@top.genblk2)
      |vpiParent:
      \_parameter: (work@top.genblk2), line:2:11, endln:2:18
      |vpiFullName:work@top.genblk2
      |vpiActual:
      \_int_typespec: , line:2:1, endln:2:22
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
  |vpiParamAssign:
  \_param_assign: , line:2:11, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiRhs:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_param_assign: , line:2:11, endln:2:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_obj: (work@top)
        |vpiParent:
        \_constant: , line:2:21, endln:2:22
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:1, endln:2:22
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.genblk2), line:2:11, endln:2:18
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.i), line:13:13, endln:13:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiCondition:
    \_ref_obj: (work@top.genblk2), line:5:5, endln:5:12
      |vpiParent:
      \_gen_if_else: 
      |vpiName:genblk2
      |vpiFullName:work@top.genblk2
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@top
      |vpiStmt:
      \_assign_stmt: , line:5:20, endln:5:21
        |vpiParent:
        \_begin: (work@top)
        |vpiLhs:
        \_logic_var: (work@top.a), line:5:20, endln:5:21
          |vpiParent:
          \_assign_stmt: , line:5:20, endln:5:21
          |vpiTypespec:
          \_ref_obj: (work@top.a)
            |vpiParent:
            \_logic_var: (work@top.a), line:5:20, endln:5:21
            |vpiFullName:work@top.a
            |vpiActual:
            \_logic_typespec: , line:5:14, endln:5:19
          |vpiName:a
          |vpiFullName:work@top.a
    |vpiElseStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@top
      |vpiStmt:
      \_assign_stmt: , line:6:12, endln:6:13
        |vpiParent:
        \_begin: (work@top)
        |vpiLhs:
        \_logic_var: (work@top.b), line:6:12, endln:6:13
          |vpiParent:
          \_assign_stmt: , line:6:12, endln:6:13
          |vpiTypespec:
          \_ref_obj: (work@top.b)
            |vpiParent:
            \_logic_var: (work@top.b), line:6:12, endln:6:13
            |vpiFullName:work@top.b
            |vpiActual:
            \_logic_typespec: , line:6:6, endln:6:11
          |vpiName:b
          |vpiFullName:work@top.b
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiCondition:
    \_ref_obj: (work@top.genblk2), line:9:5, endln:9:12
      |vpiParent:
      \_gen_if_else: 
      |vpiName:genblk2
      |vpiFullName:work@top.genblk2
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@top
      |vpiStmt:
      \_assign_stmt: , line:9:20, endln:9:21
        |vpiParent:
        \_begin: (work@top)
        |vpiLhs:
        \_logic_var: (work@top.a), line:9:20, endln:9:21
          |vpiParent:
          \_assign_stmt: , line:9:20, endln:9:21
          |vpiTypespec:
          \_ref_obj: (work@top.a)
            |vpiParent:
            \_logic_var: (work@top.a), line:9:20, endln:9:21
            |vpiFullName:work@top.a
            |vpiActual:
            \_logic_typespec: , line:9:14, endln:9:19
          |vpiName:a
          |vpiFullName:work@top.a
    |vpiElseStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@top
      |vpiStmt:
      \_assign_stmt: , line:10:12, endln:10:13
        |vpiParent:
        \_begin: (work@top)
        |vpiLhs:
        \_logic_var: (work@top.b), line:10:12, endln:10:13
          |vpiParent:
          \_assign_stmt: , line:10:12, endln:10:13
          |vpiTypespec:
          \_ref_obj: (work@top.b)
            |vpiParent:
            \_logic_var: (work@top.b), line:10:12, endln:10:13
            |vpiFullName:work@top.b
            |vpiActual:
            \_logic_typespec: , line:10:6, endln:10:11
          |vpiName:b
          |vpiFullName:work@top.b
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiForInitStmt:
    \_assign_stmt: , line:13:6, endln:13:11
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:13:10, endln:13:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@top.i), line:13:6, endln:13:7
        |vpiParent:
        \_assign_stmt: , line:13:6, endln:13:11
        |vpiTypespec:
        \_ref_obj: (work@top.i)
          |vpiParent:
          \_int_var: (work@top.i), line:13:6, endln:13:7
          |vpiFullName:work@top.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@top.i
    |vpiCondition:
    \_operation: , line:13:13, endln:13:18
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@top.i), line:13:13, endln:13:14
        |vpiParent:
        \_operation: , line:13:13, endln:13:18
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:13:13, endln:13:14
      |vpiOperand:
      \_constant: , line:13:17, endln:13:18
        |vpiParent:
        \_operation: , line:13:13, endln:13:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiForIncStmt:
    \_assignment: , line:13:20, endln:13:29
      |vpiParent:
      \_gen_for: 
      |vpiOpType:82
      |vpiRhs:
      \_operation: , line:13:24, endln:13:29
        |vpiParent:
        \_assignment: , line:13:20, endln:13:29
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@top.i), line:13:24, endln:13:25
          |vpiParent:
          \_operation: , line:13:24, endln:13:29
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_logic_net: (work@top.i), line:13:13, endln:13:14
        |vpiOperand:
        \_constant: , line:13:28, endln:13:29
          |vpiParent:
          \_operation: , line:13:24, endln:13:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@top.i), line:13:20, endln:13:21
        |vpiParent:
        \_assignment: , line:13:20, endln:13:29
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:13:13, endln:13:14
    |vpiStmt:
    \_named_begin: (work@top.g1)
      |vpiParent:
      \_gen_for: 
      |vpiName:g1
      |vpiFullName:work@top.g1
      |vpiStmt:
      \_gen_if: , line:16:1, endln:16:3
        |vpiParent:
        \_named_begin: (work@top.g1)
        |vpiCondition:
        \_constant: , line:16:5, endln:16:6
          |vpiParent:
          \_gen_if: , line:16:1, endln:16:3
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_begin: (work@top.g1)
          |vpiParent:
          \_gen_if: , line:16:1, endln:16:3
          |vpiFullName:work@top.g1
          |vpiStmt:
          \_assign_stmt: , line:16:14, endln:16:15
            |vpiParent:
            \_begin: (work@top.g1)
            |vpiLhs:
            \_logic_var: (work@top.g1.a), line:16:14, endln:16:15
              |vpiParent:
              \_assign_stmt: , line:16:14, endln:16:15
              |vpiTypespec:
              \_ref_obj: (work@top.g1.a)
                |vpiParent:
                \_logic_var: (work@top.g1.a), line:16:14, endln:16:15
                |vpiFullName:work@top.g1.a
                |vpiActual:
                \_logic_typespec: , line:16:8, endln:16:13
              |vpiName:a
              |vpiFullName:work@top.g1.a
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiForInitStmt:
    \_assign_stmt: , line:22:6, endln:22:11
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:22:10, endln:22:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@top.i), line:22:6, endln:22:7
        |vpiParent:
        \_assign_stmt: , line:22:6, endln:22:11
        |vpiTypespec:
        \_ref_obj: (work@top.i)
          |vpiParent:
          \_int_var: (work@top.i), line:22:6, endln:22:7
          |vpiFullName:work@top.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@top.i
    |vpiCondition:
    \_operation: , line:22:13, endln:22:18
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@top.i), line:22:13, endln:22:14
        |vpiParent:
        \_operation: , line:22:13, endln:22:18
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:13:13, endln:13:14
      |vpiOperand:
      \_constant: , line:22:17, endln:22:18
        |vpiParent:
        \_operation: , line:22:13, endln:22:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiForIncStmt:
    \_assignment: , line:22:20, endln:22:29
      |vpiParent:
      \_gen_for: 
      |vpiOpType:82
      |vpiRhs:
      \_operation: , line:22:24, endln:22:29
        |vpiParent:
        \_assignment: , line:22:20, endln:22:29
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@top.i), line:22:24, endln:22:25
          |vpiParent:
          \_operation: , line:22:24, endln:22:29
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_logic_net: (work@top.i), line:13:13, endln:13:14
        |vpiOperand:
        \_constant: , line:22:28, endln:22:29
          |vpiParent:
          \_operation: , line:22:24, endln:22:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLhs:
      \_ref_obj: (work@top.i), line:22:20, endln:22:21
        |vpiParent:
        \_assignment: , line:22:20, endln:22:29
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:13:13, endln:13:14
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_for: 
      |vpiFullName:work@top
      |vpiStmt:
      \_gen_if: , line:25:1, endln:25:3
        |vpiParent:
        \_begin: (work@top)
        |vpiCondition:
        \_constant: , line:25:5, endln:25:6
          |vpiParent:
          \_gen_if: , line:25:1, endln:25:3
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_begin: (work@top)
          |vpiParent:
          \_gen_if: , line:25:1, endln:25:3
          |vpiFullName:work@top
          |vpiStmt:
          \_assign_stmt: , line:25:14, endln:25:15
            |vpiParent:
            \_begin: (work@top)
            |vpiLhs:
            \_logic_var: (work@top.a), line:25:14, endln:25:15
              |vpiParent:
              \_assign_stmt: , line:25:14, endln:25:15
              |vpiTypespec:
              \_ref_obj: (work@top.a)
                |vpiParent:
                \_logic_var: (work@top.a), line:25:14, endln:25:15
                |vpiFullName:work@top.a
                |vpiActual:
                \_logic_typespec: , line:25:8, endln:25:13
              |vpiName:a
              |vpiFullName:work@top.a
  |vpiGenStmt:
  \_gen_if: , line:27:1, endln:27:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiCondition:
    \_constant: , line:27:5, endln:27:6
      |vpiParent:
      \_gen_if: , line:27:1, endln:27:3
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:27:1, endln:27:3
      |vpiFullName:work@top
      |vpiStmt:
      \_assign_stmt: , line:27:14, endln:27:15
        |vpiParent:
        \_begin: (work@top)
        |vpiLhs:
        \_logic_var: (work@top.a), line:27:14, endln:27:15
          |vpiParent:
          \_assign_stmt: , line:27:14, endln:27:15
          |vpiTypespec:
          \_ref_obj: (work@top.a)
            |vpiParent:
            \_logic_var: (work@top.a), line:27:14, endln:27:15
            |vpiFullName:work@top.a
            |vpiActual:
            \_logic_typespec: , line:27:8, endln:27:13
          |vpiName:a
          |vpiFullName:work@top.a
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.genblk2), line:2:11, endln:2:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |UINT:0
    |vpiTypespec:
    \_ref_obj: (work@top.genblk2)
      |vpiParent:
      \_parameter: (work@top.genblk2), line:2:11, endln:2:18
      |vpiFullName:work@top.genblk2
      |vpiActual:
      \_int_typespec: , line:2:1, endln:2:22
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
  |vpiParamAssign:
  \_param_assign: , line:2:11, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiRhs:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_param_assign: , line:2:11, endln:2:22
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_obj: (work@top)
        |vpiParent:
        \_constant: , line:2:21, endln:2:22
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:2:1, endln:2:22
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.genblk2), line:2:11, endln:2:18
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:6:6, endln:6:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), line:6:6, endln:6:14
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:6:6, endln:6:14
      |vpiFullName:work@top.genblk1
      |vpiVariables:
      \_logic_var: (work@top.genblk1.b), line:6:12, endln:6:13
        |vpiParent:
        \_gen_scope: (work@top.genblk1), line:6:6, endln:6:14
        |vpiTypespec:
        \_ref_obj: (work@top.genblk1.b)
          |vpiParent:
          \_logic_var: (work@top.genblk1.b), line:6:12, endln:6:13
          |vpiFullName:work@top.genblk1.b
          |vpiActual:
          \_logic_typespec: , line:6:6, endln:6:11
        |vpiName:b
        |vpiFullName:work@top.genblk1.b
        |vpiVisibility:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk02), line:10:6, endln:10:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:genblk02
    |vpiFullName:work@top.genblk02
    |vpiGenScope:
    \_gen_scope: (work@top.genblk02), line:10:6, endln:10:14
      |vpiParent:
      \_gen_scope_array: (work@top.genblk02), line:10:6, endln:10:14
      |vpiFullName:work@top.genblk02
      |vpiVariables:
      \_logic_var: (work@top.genblk02.b), line:10:12, endln:10:13
        |vpiParent:
        \_gen_scope: (work@top.genblk02), line:10:6, endln:10:14
        |vpiTypespec:
        \_ref_obj: (work@top.genblk02.b)
          |vpiParent:
          \_logic_var: (work@top.genblk02.b), line:10:12, endln:10:13
          |vpiFullName:work@top.genblk02.b
          |vpiActual:
          \_logic_typespec: , line:10:6, endln:10:11
        |vpiName:b
        |vpiFullName:work@top.genblk02.b
        |vpiVisibility:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.g1[0]), line:13:31, endln:17:4
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:g1[0]
    |vpiFullName:work@top.g1[0]
    |vpiGenScope:
    \_gen_scope: (work@top.g1[0]), line:13:31, endln:17:4
      |vpiParent:
      \_gen_scope_array: (work@top.g1[0]), line:13:31, endln:17:4
      |vpiFullName:work@top.g1[0]
      |vpiParameter:
      \_parameter: (work@top.g1[0].i), line:13:0
        |vpiParent:
        \_gen_scope: (work@top.g1[0]), line:13:31, endln:17:4
        |UINT:0
        |vpiTypespec:
        \_ref_obj: (work@top.g1[0].i)
          |vpiParent:
          \_parameter: (work@top.g1[0].i), line:13:0
          |vpiFullName:work@top.g1[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.g1[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.g1[0].genblk1), line:16:8, endln:16:16
        |vpiParent:
        \_gen_scope: (work@top.g1[0]), line:13:31, endln:17:4
        |vpiName:genblk1
        |vpiFullName:work@top.g1[0].genblk1
        |vpiGenScope:
        \_gen_scope: (work@top.g1[0].genblk1), line:16:8, endln:16:16
          |vpiParent:
          \_gen_scope_array: (work@top.g1[0].genblk1), line:16:8, endln:16:16
          |vpiFullName:work@top.g1[0].genblk1
          |vpiVariables:
          \_logic_var: (work@top.g1[0].genblk1.a), line:16:14, endln:16:15
            |vpiParent:
            \_gen_scope: (work@top.g1[0].genblk1), line:16:8, endln:16:16
            |vpiTypespec:
            \_ref_obj: (work@top.g1[0].genblk1.a)
              |vpiParent:
              \_logic_var: (work@top.g1[0].genblk1.a), line:16:14, endln:16:15
              |vpiFullName:work@top.g1[0].genblk1.a
              |vpiActual:
              \_logic_typespec: , line:16:8, endln:16:13
            |vpiName:a
            |vpiFullName:work@top.g1[0].genblk1.a
            |vpiVisibility:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4[0]), line:25:1, endln:25:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:genblk4[0]
    |vpiFullName:work@top.genblk4[0]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk4[0]), line:25:1, endln:25:16
      |vpiParent:
      \_gen_scope_array: (work@top.genblk4[0]), line:25:1, endln:25:16
      |vpiFullName:work@top.genblk4[0]
      |vpiParameter:
      \_parameter: (work@top.genblk4[0].i), line:22:0
        |vpiParent:
        \_gen_scope: (work@top.genblk4[0]), line:25:1, endln:25:16
        |UINT:0
        |vpiTypespec:
        \_ref_obj: (work@top.genblk4[0].i)
          |vpiParent:
          \_parameter: (work@top.genblk4[0].i), line:22:0
          |vpiFullName:work@top.genblk4[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk4[0].i
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
        |vpiParent:
        \_gen_scope: (work@top.genblk4[0]), line:25:1, endln:25:16
        |vpiName:genblk1
        |vpiFullName:work@top.genblk4[0].genblk1
        |vpiGenScope:
        \_gen_scope: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
          |vpiParent:
          \_gen_scope_array: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
          |vpiFullName:work@top.genblk4[0].genblk1
          |vpiVariables:
          \_logic_var: (work@top.genblk4[0].genblk1.a), line:25:14, endln:25:15
            |vpiParent:
            \_gen_scope: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
            |vpiTypespec:
            \_ref_obj: (work@top.genblk4[0].genblk1.a)
              |vpiParent:
              \_logic_var: (work@top.genblk4[0].genblk1.a), line:25:14, endln:25:15
              |vpiFullName:work@top.genblk4[0].genblk1.a
              |vpiActual:
              \_logic_typespec: , line:25:8, endln:25:13
            |vpiName:a
            |vpiFullName:work@top.genblk4[0].genblk1.a
            |vpiVisibility:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk5), line:27:8, endln:27:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:genblk5
    |vpiFullName:work@top.genblk5
    |vpiGenScope:
    \_gen_scope: (work@top.genblk5), line:27:8, endln:27:16
      |vpiParent:
      \_gen_scope_array: (work@top.genblk5), line:27:8, endln:27:16
      |vpiFullName:work@top.genblk5
      |vpiVariables:
      \_logic_var: (work@top.genblk5.a), line:27:14, endln:27:15
        |vpiParent:
        \_gen_scope: (work@top.genblk5), line:27:8, endln:27:16
        |vpiTypespec:
        \_ref_obj: (work@top.genblk5.a)
          |vpiParent:
          \_logic_var: (work@top.genblk5.a), line:27:14, endln:27:15
          |vpiFullName:work@top.genblk5.a
          |vpiActual:
          \_logic_typespec: , line:27:8, endln:27:13
        |vpiName:a
        |vpiFullName:work@top.genblk5.a
        |vpiVisibility:1
\_weaklyReferenced:
\_int_typespec: , line:2:1, endln:2:22
\_logic_typespec: , line:5:14, endln:5:19
\_logic_typespec: , line:6:6, endln:6:11
\_logic_typespec: , line:9:14, endln:9:19
\_logic_typespec: , line:10:6, endln:10:11
\_logic_typespec: , line:16:8, endln:16:13
\_logic_typespec: , line:25:8, endln:25:13
\_logic_typespec: , line:27:8, endln:27:13
\_logic_typespec: , line:6:6, endln:6:11
  |vpiParent:
  \_logic_var: (work@top.genblk1.b), line:6:12, endln:6:13
\_logic_var: (work@top.genblk1.b), line:6:12, endln:6:13
  |vpiParent:
  \_gen_scope: (work@top.genblk1), line:6:6, endln:6:14
  |vpiTypespec:
  \_ref_obj: (work@top.genblk1.b)
    |vpiParent:
    \_logic_var: (work@top.genblk1.b), line:6:12, endln:6:13
    |vpiFullName:work@top.genblk1.b
    |vpiActual:
    \_logic_typespec: , line:6:6, endln:6:11
  |vpiName:b
  |vpiFullName:work@top.genblk1.b
  |vpiVisibility:1
\_logic_typespec: , line:10:6, endln:10:11
  |vpiParent:
  \_logic_var: (work@top.genblk02.b), line:10:12, endln:10:13
\_logic_var: (work@top.genblk02.b), line:10:12, endln:10:13
  |vpiParent:
  \_gen_scope: (work@top.genblk02), line:10:6, endln:10:14
  |vpiTypespec:
  \_ref_obj: (work@top.genblk02.b)
    |vpiParent:
    \_logic_var: (work@top.genblk02.b), line:10:12, endln:10:13
    |vpiFullName:work@top.genblk02.b
    |vpiActual:
    \_logic_typespec: , line:10:6, endln:10:11
  |vpiName:b
  |vpiFullName:work@top.genblk02.b
  |vpiVisibility:1
\_logic_typespec: , line:16:8, endln:16:13
  |vpiParent:
  \_logic_var: (work@top.g1[0].genblk1.a), line:16:14, endln:16:15
\_logic_var: (work@top.g1[0].genblk1.a), line:16:14, endln:16:15
  |vpiParent:
  \_gen_scope: (work@top.g1[0].genblk1), line:16:8, endln:16:16
  |vpiTypespec:
  \_ref_obj: (work@top.g1[0].genblk1.a)
    |vpiParent:
    \_logic_var: (work@top.g1[0].genblk1.a), line:16:14, endln:16:15
    |vpiFullName:work@top.g1[0].genblk1.a
    |vpiActual:
    \_logic_typespec: , line:16:8, endln:16:13
  |vpiName:a
  |vpiFullName:work@top.g1[0].genblk1.a
  |vpiVisibility:1
\_logic_typespec: , line:25:8, endln:25:13
  |vpiParent:
  \_logic_var: (work@top.genblk4[0].genblk1.a), line:25:14, endln:25:15
\_logic_var: (work@top.genblk4[0].genblk1.a), line:25:14, endln:25:15
  |vpiParent:
  \_gen_scope: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
  |vpiTypespec:
  \_ref_obj: (work@top.genblk4[0].genblk1.a)
    |vpiParent:
    \_logic_var: (work@top.genblk4[0].genblk1.a), line:25:14, endln:25:15
    |vpiFullName:work@top.genblk4[0].genblk1.a
    |vpiActual:
    \_logic_typespec: , line:25:8, endln:25:13
  |vpiName:a
  |vpiFullName:work@top.genblk4[0].genblk1.a
  |vpiVisibility:1
\_logic_typespec: , line:27:8, endln:27:13
  |vpiParent:
  \_logic_var: (work@top.genblk5.a), line:27:14, endln:27:15
\_logic_var: (work@top.genblk5.a), line:27:14, endln:27:15
  |vpiParent:
  \_gen_scope: (work@top.genblk5), line:27:8, endln:27:16
  |vpiTypespec:
  \_ref_obj: (work@top.genblk5.a)
    |vpiParent:
    \_logic_var: (work@top.genblk5.a), line:27:14, endln:27:15
    |vpiFullName:work@top.genblk5.a
    |vpiActual:
    \_logic_typespec: , line:27:8, endln:27:13
  |vpiName:a
  |vpiFullName:work@top.genblk5.a
  |vpiVisibility:1
\_int_typespec: , line:2:1, endln:2:22
  |vpiParent:
  \_ref_obj: (work@top.genblk2)
\_gen_scope: (work@top.genblk1), line:6:6, endln:6:14
  |vpiParent:
  \_gen_scope_array: (work@top.genblk1), line:6:6, endln:6:14
  |vpiFullName:work@top.genblk1
  |vpiVariables:
  \_logic_var: (work@top.genblk1.b), line:6:12, endln:6:13
\_gen_scope_array: (work@top.genblk1), line:6:6, endln:6:14
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiName:genblk1
  |vpiFullName:work@top.genblk1
  |vpiGenScope:
  \_gen_scope: (work@top.genblk1), line:6:6, endln:6:14
\_gen_scope: (work@top.genblk02), line:10:6, endln:10:14
  |vpiParent:
  \_gen_scope_array: (work@top.genblk02), line:10:6, endln:10:14
  |vpiFullName:work@top.genblk02
  |vpiVariables:
  \_logic_var: (work@top.genblk02.b), line:10:12, endln:10:13
\_gen_scope_array: (work@top.genblk02), line:10:6, endln:10:14
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiName:genblk02
  |vpiFullName:work@top.genblk02
  |vpiGenScope:
  \_gen_scope: (work@top.genblk02), line:10:6, endln:10:14
\_int_typespec: 
\_gen_scope: (work@top.g1[0].genblk1), line:16:8, endln:16:16
  |vpiParent:
  \_gen_scope_array: (work@top.g1[0].genblk1), line:16:8, endln:16:16
  |vpiFullName:work@top.g1[0].genblk1
  |vpiVariables:
  \_logic_var: (work@top.g1[0].genblk1.a), line:16:14, endln:16:15
\_gen_scope_array: (work@top.g1[0].genblk1), line:16:8, endln:16:16
  |vpiParent:
  \_gen_scope: (work@top.g1[0]), line:13:31, endln:17:4
  |vpiName:genblk1
  |vpiFullName:work@top.g1[0].genblk1
  |vpiGenScope:
  \_gen_scope: (work@top.g1[0].genblk1), line:16:8, endln:16:16
\_gen_scope: (work@top.g1[0]), line:13:31, endln:17:4
  |vpiParent:
  \_gen_scope_array: (work@top.g1[0]), line:13:31, endln:17:4
  |vpiFullName:work@top.g1[0]
  |vpiParameter:
  \_parameter: (work@top.g1[0].i), line:13:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.g1[0].genblk1), line:16:8, endln:16:16
\_gen_scope_array: (work@top.g1[0]), line:13:31, endln:17:4
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiName:g1[0]
  |vpiFullName:work@top.g1[0]
  |vpiGenScope:
  \_gen_scope: (work@top.g1[0]), line:13:31, endln:17:4
\_int_typespec: 
\_gen_scope: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
  |vpiParent:
  \_gen_scope_array: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
  |vpiFullName:work@top.genblk4[0].genblk1
  |vpiVariables:
  \_logic_var: (work@top.genblk4[0].genblk1.a), line:25:14, endln:25:15
\_gen_scope_array: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
  |vpiParent:
  \_gen_scope: (work@top.genblk4[0]), line:25:1, endln:25:16
  |vpiName:genblk1
  |vpiFullName:work@top.genblk4[0].genblk1
  |vpiGenScope:
  \_gen_scope: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
\_gen_scope: (work@top.genblk4[0]), line:25:1, endln:25:16
  |vpiParent:
  \_gen_scope_array: (work@top.genblk4[0]), line:25:1, endln:25:16
  |vpiFullName:work@top.genblk4[0]
  |vpiParameter:
  \_parameter: (work@top.genblk4[0].i), line:22:0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4[0].genblk1), line:25:8, endln:25:16
\_gen_scope_array: (work@top.genblk4[0]), line:25:1, endln:25:16
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiName:genblk4[0]
  |vpiFullName:work@top.genblk4[0]
  |vpiGenScope:
  \_gen_scope: (work@top.genblk4[0]), line:25:1, endln:25:16
\_gen_scope: (work@top.genblk5), line:27:8, endln:27:16
  |vpiParent:
  \_gen_scope_array: (work@top.genblk5), line:27:8, endln:27:16
  |vpiFullName:work@top.genblk5
  |vpiVariables:
  \_logic_var: (work@top.genblk5.a), line:27:14, endln:27:15
\_gen_scope_array: (work@top.genblk5), line:27:8, endln:27:16
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiName:genblk5
  |vpiFullName:work@top.genblk5
  |vpiGenScope:
  \_gen_scope: (work@top.genblk5), line:27:8, endln:27:16
\_int_typespec: 
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
