$date
	Fri Dec  5 20:14:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 32 ! PC [31:0] $end
$var reg 32 " NPC [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 32 % NPC [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 32 & PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b0 %
0$
0#
b0 "
bx !
$end
#5000
b0 !
b0 &
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
b100 "
b100 %
1$
#35000
b100 !
b100 &
1#
#40000
0#
b1000 "
b1000 %
#45000
b1000 !
b1000 &
1#
#50000
0#
b1100 "
b1100 %
#55000
b1100 !
b1100 &
1#
#60000
0#
b11111111111111111111111111111100 "
b11111111111111111111111111111100 %
#65000
b11111111111111111111111111111100 !
b11111111111111111111111111111100 &
1#
#70000
0#
b10010001101000101011001111000 "
b10010001101000101011001111000 %
#75000
b0 !
b0 &
1#
0$
#80000
0#
#85000
b10010001101000101011001111000 !
b10010001101000101011001111000 &
1#
1$
#90000
0#
#95000
b0 !
b0 &
1#
b0 "
b0 %
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
