#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1386230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x139c1d0 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x1384110 .functor NOT 1, L_0x13f8730, C4<0>, C4<0>, C4<0>;
L_0x13f84c0 .functor XOR 3, L_0x13f82f0, L_0x13f8420, C4<000>, C4<000>;
L_0x13f8620 .functor XOR 3, L_0x13f84c0, L_0x13f8580, C4<000>, C4<000>;
v0x13e5840_0 .net *"_ivl_10", 2 0, L_0x13f8580;  1 drivers
v0x13e5940_0 .net *"_ivl_12", 2 0, L_0x13f8620;  1 drivers
v0x13e5a20_0 .net *"_ivl_2", 2 0, L_0x13f8250;  1 drivers
v0x13e5ae0_0 .net *"_ivl_4", 2 0, L_0x13f82f0;  1 drivers
v0x13e5bc0_0 .net *"_ivl_6", 2 0, L_0x13f8420;  1 drivers
v0x13e5cf0_0 .net *"_ivl_8", 2 0, L_0x13f84c0;  1 drivers
v0x13e5dd0_0 .var "clk", 0 0;
v0x13e5e70_0 .net "g_dut", 3 1, L_0x13f7660;  1 drivers
v0x13e5f30_0 .net "g_ref", 3 1, L_0x13f6ca0;  1 drivers
v0x13e5fd0_0 .net "r", 3 1, v0x13e2e60_0;  1 drivers
v0x13e6070_0 .net "resetn", 0 0, L_0x1384350;  1 drivers
v0x13e6110_0 .var/2u "stats1", 159 0;
v0x13e61f0_0 .var/2u "strobe", 0 0;
v0x13e62b0_0 .net "tb_match", 0 0, L_0x13f8730;  1 drivers
v0x13e6350_0 .net "tb_mismatch", 0 0, L_0x1384110;  1 drivers
v0x13e63f0_0 .net "wavedrom_enable", 0 0, v0x13e31c0_0;  1 drivers
v0x13e6490_0 .net "wavedrom_title", 511 0, v0x13e3260_0;  1 drivers
E_0x13977c0/0 .event negedge, v0x13e1a70_0;
E_0x13977c0/1 .event posedge, v0x13e1a70_0;
E_0x13977c0 .event/or E_0x13977c0/0, E_0x13977c0/1;
L_0x13f8250 .concat [ 3 0 0 0], L_0x13f6ca0;
L_0x13f82f0 .concat [ 3 0 0 0], L_0x13f6ca0;
L_0x13f8420 .concat [ 3 0 0 0], L_0x13f7660;
L_0x13f8580 .concat [ 3 0 0 0], L_0x13f6ca0;
L_0x13f8730 .cmp/eeq 3, L_0x13f8250, L_0x13f8620;
S_0x139c360 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x139c1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x13bfc40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x13bfc80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x13bfcc0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x13bfd00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x138b920_0 .net *"_ivl_12", 31 0, L_0x13f69c0;  1 drivers
L_0x7f65b85ee0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138cd50_0 .net *"_ivl_15", 29 0, L_0x7f65b85ee0a8;  1 drivers
L_0x7f65b85ee0f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1384180_0 .net/2u *"_ivl_16", 31 0, L_0x7f65b85ee0f0;  1 drivers
v0x1384420_0 .net *"_ivl_18", 0 0, L_0x13f6b00;  1 drivers
v0x13846e0_0 .net *"_ivl_2", 31 0, L_0x13e66c0;  1 drivers
v0x1384ee0_0 .net *"_ivl_23", 31 0, L_0x13f6e30;  1 drivers
L_0x7f65b85ee138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13853a0_0 .net *"_ivl_26", 29 0, L_0x7f65b85ee138;  1 drivers
L_0x7f65b85ee180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13e15c0_0 .net/2u *"_ivl_27", 31 0, L_0x7f65b85ee180;  1 drivers
v0x13e16a0_0 .net *"_ivl_29", 0 0, L_0x13f6fb0;  1 drivers
L_0x7f65b85ee018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e17f0_0 .net *"_ivl_5", 29 0, L_0x7f65b85ee018;  1 drivers
L_0x7f65b85ee060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13e18d0_0 .net/2u *"_ivl_6", 31 0, L_0x7f65b85ee060;  1 drivers
v0x13e19b0_0 .net *"_ivl_8", 0 0, L_0x13f6850;  1 drivers
v0x13e1a70_0 .net "clk", 0 0, v0x13e5dd0_0;  1 drivers
v0x13e1b30_0 .net "g", 3 1, L_0x13f6ca0;  alias, 1 drivers
v0x13e1c10_0 .var "next", 1 0;
v0x13e1cf0_0 .net "r", 3 1, v0x13e2e60_0;  alias, 1 drivers
v0x13e1dd0_0 .net "resetn", 0 0, L_0x1384350;  alias, 1 drivers
v0x13e1fa0_0 .var "state", 1 0;
E_0x13973b0 .event anyedge, v0x13e1cf0_0, v0x13e1fa0_0;
E_0x1398640 .event posedge, v0x13e1a70_0;
L_0x13e66c0 .concat [ 2 30 0 0], v0x13e1fa0_0, L_0x7f65b85ee018;
L_0x13f6850 .cmp/eq 32, L_0x13e66c0, L_0x7f65b85ee060;
L_0x13f69c0 .concat [ 2 30 0 0], v0x13e1fa0_0, L_0x7f65b85ee0a8;
L_0x13f6b00 .cmp/eq 32, L_0x13f69c0, L_0x7f65b85ee0f0;
L_0x13f6ca0 .concat8 [ 1 1 1 0], L_0x13f6850, L_0x13f6b00, L_0x13f6fb0;
L_0x13f6e30 .concat [ 2 30 0 0], v0x13e1fa0_0, L_0x7f65b85ee138;
L_0x13f6fb0 .cmp/eq 32, L_0x13f6e30, L_0x7f65b85ee180;
S_0x13e2100 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x139c1d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1384350 .functor NOT 1, v0x13e2f30_0, C4<0>, C4<0>, C4<0>;
v0x13e2d90_0 .net "clk", 0 0, v0x13e5dd0_0;  alias, 1 drivers
v0x13e2e60_0 .var "r", 3 1;
v0x13e2f30_0 .var "reset", 0 0;
v0x13e3000_0 .net "resetn", 0 0, L_0x1384350;  alias, 1 drivers
v0x13e30d0_0 .net "tb_match", 0 0, L_0x13f8730;  alias, 1 drivers
v0x13e31c0_0 .var "wavedrom_enable", 0 0;
v0x13e3260_0 .var "wavedrom_title", 511 0;
S_0x13e2380 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x13e2100;
 .timescale -12 -12;
v0x13e25a0_0 .var/2u "arfail", 0 0;
v0x13e2680_0 .var "async", 0 0;
v0x13e2740_0 .var/2u "datafail", 0 0;
v0x13e27e0_0 .var/2u "srfail", 0 0;
E_0x13c4c40 .event negedge, v0x13e1a70_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1398640;
    %wait E_0x1398640;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e2f30_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1398640;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x13c4c40;
    %load/vec4 v0x13e30d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x13e2740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e2f30_0, 0;
    %wait E_0x1398640;
    %load/vec4 v0x13e30d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x13e25a0_0, 0, 1;
    %wait E_0x1398640;
    %load/vec4 v0x13e30d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x13e27e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e2f30_0, 0;
    %load/vec4 v0x13e27e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13e25a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x13e2680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x13e2740_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x13e2680_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x13e28a0 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x13e2100;
 .timescale -12 -12;
v0x13e2aa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13e2b80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x13e2100;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13e3400 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x139c1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x13e35e0 .param/l "A" 0 4 12, C4<000>;
P_0x13e3620 .param/l "B" 0 4 13, C4<001>;
P_0x13e3660 .param/l "C" 0 4 14, C4<010>;
P_0x13e36a0 .param/l "D" 0 4 15, C4<011>;
o0x7f65b8637b58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1384610 .functor NOT 1, o0x7f65b8637b58, C4<0>, C4<0>, C4<0>;
L_0x1384d90 .functor AND 1, L_0x13f77f0, L_0x1384610, C4<1>, C4<1>;
o0x7f65b8637b88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1385290 .functor NOT 1, o0x7f65b8637b88, C4<0>, C4<0>, C4<0>;
L_0x13a82d0 .functor AND 1, L_0x1384d90, L_0x1385290, C4<1>, C4<1>;
L_0x13c0940 .functor NOT 1, L_0x13f7b30, C4<0>, C4<0>, C4<0>;
L_0x13f7c60 .functor AND 1, L_0x13a82d0, L_0x13c0940, C4<1>, C4<1>;
L_0x13f7ea0 .functor NOT 1, L_0x13f7db0, C4<0>, C4<0>, C4<0>;
L_0x13f7f60 .functor AND 1, L_0x13f7c60, L_0x13f7ea0, C4<1>, C4<1>;
L_0x7f65b85ee258 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x13e3960_0 .net/2u *"_ivl_12", 2 0, L_0x7f65b85ee258;  1 drivers
v0x13e3a60_0 .net *"_ivl_14", 0 0, L_0x13f7400;  1 drivers
L_0x7f65b85ee2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13e3b20_0 .net/2u *"_ivl_16", 0 0, L_0x7f65b85ee2a0;  1 drivers
v0x13e3c10_0 .net *"_ivl_18", 0 0, L_0x13f74f0;  1 drivers
L_0x7f65b85ee1c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13e3cf0_0 .net/2u *"_ivl_2", 2 0, L_0x7f65b85ee1c8;  1 drivers
L_0x7f65b85ee2e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13e3e20_0 .net/2u *"_ivl_23", 2 0, L_0x7f65b85ee2e8;  1 drivers
v0x13e3f00_0 .net *"_ivl_25", 0 0, L_0x13f77f0;  1 drivers
v0x13e3fc0_0 .net *"_ivl_27", 0 0, L_0x1384610;  1 drivers
v0x13e40a0_0 .net *"_ivl_30", 0 0, L_0x1384d90;  1 drivers
v0x13e41f0_0 .net *"_ivl_31", 0 0, L_0x1385290;  1 drivers
v0x13e42d0_0 .net *"_ivl_34", 0 0, L_0x13a82d0;  1 drivers
v0x13e4390_0 .net *"_ivl_36", 0 0, L_0x13f7b30;  1 drivers
v0x13e4470_0 .net *"_ivl_37", 0 0, L_0x13c0940;  1 drivers
v0x13e4550_0 .net *"_ivl_4", 0 0, L_0x13f7140;  1 drivers
v0x13e4610_0 .net *"_ivl_40", 0 0, L_0x13f7c60;  1 drivers
v0x13e46d0_0 .net *"_ivl_42", 0 0, L_0x13f7db0;  1 drivers
v0x13e47b0_0 .net *"_ivl_43", 0 0, L_0x13f7ea0;  1 drivers
v0x13e49a0_0 .net *"_ivl_46", 0 0, L_0x13f7f60;  1 drivers
L_0x7f65b85ee330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13e4a60_0 .net/2u *"_ivl_47", 0 0, L_0x7f65b85ee330;  1 drivers
v0x13e4b40_0 .net *"_ivl_49", 0 0, L_0x13f80c0;  1 drivers
L_0x7f65b85ee210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13e4c20_0 .net/2u *"_ivl_6", 0 0, L_0x7f65b85ee210;  1 drivers
v0x13e4d00_0 .net *"_ivl_8", 0 0, L_0x13f7230;  1 drivers
v0x13e4de0_0 .net "clk", 0 0, v0x13e5dd0_0;  alias, 1 drivers
v0x13e4e80_0 .net "g", 3 1, L_0x13f7660;  alias, 1 drivers
v0x13e4f60_0 .net "grant1", 0 0, o0x7f65b8637b58;  0 drivers
v0x13e5020_0 .net "grant2", 0 0, o0x7f65b8637b88;  0 drivers
o0x7f65b8637bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e50e0_0 .net "grant3", 0 0, o0x7f65b8637bb8;  0 drivers
v0x13e51a0_0 .var "next_state", 3 1;
v0x13e5280_0 .net "r", 3 1, v0x13e2e60_0;  alias, 1 drivers
v0x13e5390_0 .net "resetn", 0 0, L_0x1384350;  alias, 1 drivers
v0x13e5480_0 .var "state", 3 1;
E_0x137b9f0 .event anyedge, v0x13e1cf0_0, v0x13e5480_0;
E_0x13e3900/0 .event negedge, v0x13e1dd0_0;
E_0x13e3900/1 .event posedge, v0x13e1a70_0;
E_0x13e3900 .event/or E_0x13e3900/0, E_0x13e3900/1;
L_0x13f7140 .cmp/eq 3, v0x13e5480_0, L_0x7f65b85ee1c8;
L_0x13f7230 .functor MUXZ 1, L_0x7f65b85ee210, o0x7f65b8637b58, L_0x13f7140, C4<>;
L_0x13f7400 .cmp/eq 3, v0x13e5480_0, L_0x7f65b85ee258;
L_0x13f74f0 .functor MUXZ 1, L_0x7f65b85ee2a0, o0x7f65b8637b88, L_0x13f7400, C4<>;
L_0x13f7660 .concat8 [ 1 1 1 0], L_0x13f7230, L_0x13f74f0, L_0x13f80c0;
L_0x13f77f0 .cmp/eq 3, v0x13e5480_0, L_0x7f65b85ee2e8;
L_0x13f7b30 .part v0x13e2e60_0, 0, 1;
L_0x13f7db0 .part v0x13e2e60_0, 1, 1;
L_0x13f80c0 .functor MUXZ 1, L_0x7f65b85ee330, o0x7f65b8637bb8, L_0x13f7f60, C4<>;
S_0x13e55e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x139c1d0;
 .timescale -12 -12;
E_0x13e57c0 .event anyedge, v0x13e61f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13e61f0_0;
    %nor/r;
    %assign/vec4 v0x13e61f0_0, 0;
    %wait E_0x13e57c0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13e2100;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e2f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x13e2680_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x13e2380;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x1398640;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %wait E_0x13c4c40;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13e2b80;
    %join;
    %wait E_0x1398640;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e2f30_0, 0;
    %wait E_0x1398640;
    %wait E_0x1398640;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13c4c40;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x13e2f30_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x13e2e60_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x139c360;
T_5 ;
    %wait E_0x1398640;
    %load/vec4 v0x13e1dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13e1fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13e1c10_0;
    %assign/vec4 v0x13e1fa0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x139c360;
T_6 ;
    %wait E_0x13973b0;
    %load/vec4 v0x13e1fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x13e1c10_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x13e1cf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13e1c10_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x13e1cf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13e1c10_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x13e1cf0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13e1c10_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e1c10_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x13e1cf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x13e1c10_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x13e1cf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x13e1c10_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x13e1cf0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x13e1c10_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13e3400;
T_7 ;
    %wait E_0x13e3900;
    %load/vec4 v0x13e5390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e5480_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13e51a0_0;
    %assign/vec4 v0x13e5480_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13e3400;
T_8 ;
    %wait E_0x137b9f0;
    %load/vec4 v0x13e5480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.8, 10;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 1, 2;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 2, 3;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e51a0_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.12, 10;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_8.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.11, 9;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 2, 3;
    %and;
T_8.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x13e51a0_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.16, 10;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_8.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.15, 9;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_8.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x13e51a0_0, 0;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.20, 10;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 1, 2;
    %and;
T_8.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.19, 9;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_8.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x13e51a0_0, 0;
T_8.17 ;
T_8.14 ;
T_8.10 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x13e51a0_0, 0;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.25, 9;
    %load/vec4 v0x13e4f60_0;
    %and;
T_8.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e51a0_0, 0;
T_8.23 ;
T_8.22 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x13e51a0_0, 0;
    %jmp T_8.27;
T_8.26 ;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 1, 2;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.30, 9;
    %load/vec4 v0x13e5020_0;
    %and;
T_8.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.28, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e51a0_0, 0;
T_8.28 ;
T_8.27 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.34, 10;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 1, 2;
    %and;
T_8.34;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.33, 9;
    %load/vec4 v0x13e5280_0;
    %parti/s 1, 2, 3;
    %and;
T_8.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e51a0_0, 0;
T_8.31 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x139c1d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e61f0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x139c1d0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x13e5dd0_0;
    %inv;
    %store/vec4 v0x13e5dd0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x139c1d0;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13e2d90_0, v0x13e6350_0, v0x13e5dd0_0, v0x13e6070_0, v0x13e5fd0_0, v0x13e5f30_0, v0x13e5e70_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x139c1d0;
T_12 ;
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x139c1d0;
T_13 ;
    %wait E_0x13977c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13e6110_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6110_0, 4, 32;
    %load/vec4 v0x13e62b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6110_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13e6110_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6110_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x13e5f30_0;
    %load/vec4 v0x13e5f30_0;
    %load/vec4 v0x13e5e70_0;
    %xor;
    %load/vec4 v0x13e5f30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6110_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x13e6110_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6110_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/2013_q2afsm/iter0/response1/top_module.sv";
