

================================================================
== Vitis HLS Report for 'write_tmp_Pipeline_VITIS_LOOP_108_1'
================================================================
* Date:           Sat Jun  8 17:58:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort_double
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_108_1  |      512|      512|         2|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     85|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_68_p2                      |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_62_p2               |      icmp|   0|  0|  12|          10|          11|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  31|          23|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   10|         20|
    |i_fu_36                  |   9|          2|   10|         20|
    |tmp_blk_n                |   9|          2|    1|          2|
    |tmp_left_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_36                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  write_tmp_Pipeline_VITIS_LOOP_108_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  write_tmp_Pipeline_VITIS_LOOP_108_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  write_tmp_Pipeline_VITIS_LOOP_108_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  write_tmp_Pipeline_VITIS_LOOP_108_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  write_tmp_Pipeline_VITIS_LOOP_108_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  write_tmp_Pipeline_VITIS_LOOP_108_1|  return value|
|tmp_left_dout            |   in|    8|     ap_fifo|                             tmp_left|       pointer|
|tmp_left_num_data_valid  |   in|    3|     ap_fifo|                             tmp_left|       pointer|
|tmp_left_fifo_cap        |   in|    3|     ap_fifo|                             tmp_left|       pointer|
|tmp_left_empty_n         |   in|    1|     ap_fifo|                             tmp_left|       pointer|
|tmp_left_read            |  out|    1|     ap_fifo|                             tmp_left|       pointer|
|tmp_din                  |  out|    8|     ap_fifo|                                  tmp|       pointer|
|tmp_num_data_valid       |   in|    3|     ap_fifo|                                  tmp|       pointer|
|tmp_fifo_cap             |   in|    3|     ap_fifo|                                  tmp|       pointer|
|tmp_full_n               |   in|    1|     ap_fifo|                                  tmp|       pointer|
|tmp_write                |  out|    1|     ap_fifo|                                  tmp|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

