read -sv run_verilog_mid/adder_32b_8_77_c40cfea98b7468d8adf910ac9b846d87.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_77_c40cfea98b7468d8adf910ac9b846d87_yosys.v
