<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='223' type='bool llvm::HexagonInstrInfo::isPredicated(const llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='222'>/// Returns true if the instruction is already predicated.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='1058' u='c' c='_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1696' u='c' c='_ZN12_GLOBAL__N_121HexagonConstExtenders17replaceInstrExactERKNS0_7ExtDescENS0_8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1823' u='c' c='_ZN12_GLOBAL__N_121HexagonConstExtenders16replaceInstrExprERKNS0_7ExtDescERKSt4pairINS0_8ExtValueENS0_7ExtExprEENS0_8RegisterERi'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='344' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='422' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='492' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='724' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets12isPredicableEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='759' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets21getReachingDefForPredENS0_11RegisterRefEN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEEjb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='917' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets13renameInRangeENS0_11RegisterRefES1_jbN4llvm26MachineInstrBundleIteratorINS2_12MachineInstrELb0EEES5_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='990' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets9predicateERN4llvm12MachineInstrEbRSt3setINS1_8RegisterESt4lessIS5_ESaIS5_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2269' u='c' c='_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2270' u='c' c='_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='611' u='c' c='_ZNK4llvm16HexagonInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1391' c='_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1580' ll='1583' type='bool llvm::HexagonInstrInfo::isPredicated(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2163' u='c' c='_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='3242' u='c' c='_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1572'>// Returns true if an instruction is predicated irrespective of the predicate
// sense. For example, all of the following will return true.
// if (p0) R1 = add(R2, R3)
// if (!p0) R1 = add(R2, R3)
// if (p0.new) R1 = add(R2, R3)
// if (!p0.new) R1 = add(R2, R3)
// Note: New-value stores are not included here as in the current
// implementation, we don&apos;t need to check their predicate sense.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='124' u='c' c='_ZL25canBeFeederToNewValueJumpPKN4llvm16HexagonInstrInfoEPKNS_18TargetRegisterInfoENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES8_S8_RNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='129' u='c' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonPeephole.cpp' l='235' u='c' c='_ZN12_GLOBAL__N_115HexagonPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='368' u='c' c='_ZN4llvm21HexagonPacketizerList12isNewifiableERKNS_12MachineInstrEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='570' u='c' c='_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='701' u='c' c='_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='702' u='c' c='_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='926' u='c' c='_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1207' u='c' c='_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1207' u='c' c='_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1247' u='c' c='_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1468' u='c' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1468' u='c' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
