ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_rcc_ex.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_RCCEx_PeriphCLKConfig
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_RCCEx_PeriphCLKConfig:
  26              	.LFB144:
  27              		.file 1 "Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c"
   1:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @file    stm32h7xx_hal_rcc_ex.c
   4:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  10:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  11:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @attention
  12:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  13:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  14:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * All rights reserved.
  15:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  16:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  17:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * the root directory of this software component.
  18:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  19:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  20:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  21:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  22:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  23:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #include "stm32h7xx_hal.h"
  24:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  25:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @addtogroup STM32H7xx_HAL_Driver
  26:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  27:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  28:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  29:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx  RCCEx
  30:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief RCC HAL module driver
  31:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 2


  32:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  33:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  34:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  35:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  36:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  37:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  38:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_defines RCCEx Private Defines
  39:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  40:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  41:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL2_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  42:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL3_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  43:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  44:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  45:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  46:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  47:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  48:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  49:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  50:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  51:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  53:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  54:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  55:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  56:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  57:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  58:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  59:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider);
  62:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider);
  63:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  64:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  65:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  66:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  67:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  68:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  69:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  70:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  71:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
  72:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
  73:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  74:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  75:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  76:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  77:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  78:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     frequencies.
  79:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  80:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  81:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  82:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  83:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  84:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  85:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
  86:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  87:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  88:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 3


  89:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  90:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  91:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
  92:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals
  93:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clocks (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWP
  94:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16 (USART16910*), RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, 
  95:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC).
  96:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  97:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in
  98:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
  99:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the backup registers) are set to their reset values.
 100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * (*) : Available on some STM32H7 lines only.
 102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
 104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
 105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
  28              		.loc 1 106 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
 107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tmpreg;
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
 109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  44              		.loc 1 109 21
  45 0008 0023     		movs	r3, #0
  46 000a FB75     		strb	r3, [r7, #23]
 110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  47              		.loc 1 110 21
  48 000c 0023     		movs	r3, #0
  49 000e BB75     		strb	r3, [r7, #22]
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPDIFRX configuration -------------------------------*/
 113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  50              		.loc 1 114 21
  51 0010 7B68     		ldr	r3, [r7, #4]
  52 0012 1B68     		ldr	r3, [r3]
  53              		.loc 1 114 45
  54 0014 03F00063 		and	r3, r3, #134217728
  55              		.loc 1 114 5
  56 0018 002B     		cmp	r3, #0
  57 001a 3FD0     		beq	.L2
 115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 4


 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SpdifrxClockSelection)
  58              		.loc 1 117 25
  59 001c 7B68     		ldr	r3, [r7, #4]
  60 001e 1B6E     		ldr	r3, [r3, #96]
  61              		.loc 1 117 5
  62 0020 B3F5401F 		cmp	r3, #3145728
  63 0024 2AD0     		beq	.L206
  64 0026 B3F5401F 		cmp	r3, #3145728
  65 002a 24D8     		bhi	.L4
  66 002c B3F5001F 		cmp	r3, #2097152
  67 0030 18D0     		beq	.L5
  68 0032 B3F5001F 		cmp	r3, #2097152
  69 0036 1ED8     		bhi	.L4
  70 0038 002B     		cmp	r3, #0
  71 003a 03D0     		beq	.L6
  72 003c B3F5801F 		cmp	r3, #1048576
  73 0040 07D0     		beq	.L7
  74 0042 18E0     		b	.L4
  75              	.L6:
 118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
 120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable PLL1Q Clock output generated form System PLL . */
 121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
  76              		.loc 1 121 7
  77 0044 A44B     		ldr	r3, .L248
  78 0046 DB6A     		ldr	r3, [r3, #44]
  79 0048 A34A     		ldr	r2, .L248
  80 004a 43F40033 		orr	r3, r3, #131072
  81 004e D362     		str	r3, [r2, #44]
 122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
  82              		.loc 1 124 7
  83 0050 15E0     		b	.L8
  84              	.L7:
 125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/
 127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
  85              		.loc 1 128 13
  86 0052 7B68     		ldr	r3, [r7, #4]
  87 0054 0433     		adds	r3, r3, #4
  88 0056 0221     		movs	r1, #2
  89 0058 1846     		mov	r0, r3
  90 005a FFF7FEFF 		bl	RCCEx_PLL2_Config
  91 005e 0346     		mov	r3, r0
  92 0060 FB75     		strb	r3, [r7, #23]
 129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
  93              		.loc 1 131 7
  94 0062 0CE0     		b	.L8
  95              	.L5:
 132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
 134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 5


  96              		.loc 1 134 13
  97 0064 7B68     		ldr	r3, [r7, #4]
  98 0066 2433     		adds	r3, r3, #36
  99 0068 0221     		movs	r1, #2
 100 006a 1846     		mov	r0, r3
 101 006c FFF7FEFF 		bl	RCCEx_PLL3_Config
 102 0070 0346     		mov	r3, r0
 103 0072 FB75     		strb	r3, [r7, #23]
 135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 104              		.loc 1 137 7
 105 0074 03E0     		b	.L8
 106              	.L4:
 138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_HSI:
 140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal OSC clock is used as source of SPDIFRX clock*/
 141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 107              		.loc 1 145 11
 108 0076 0123     		movs	r3, #1
 109 0078 FB75     		strb	r3, [r7, #23]
 146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 110              		.loc 1 146 7
 111 007a 00E0     		b	.L8
 112              	.L206:
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 113              		.loc 1 142 7
 114 007c 00BF     		nop
 115              	.L8:
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 116              		.loc 1 149 7
 117 007e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 118 0080 002B     		cmp	r3, #0
 119 0082 09D1     		bne	.L9
 150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPDIFRX clock*/
 152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 120              		.loc 1 152 7
 121 0084 944B     		ldr	r3, .L248
 122 0086 1B6D     		ldr	r3, [r3, #80]
 123 0088 23F44012 		bic	r2, r3, #3145728
 124 008c 7B68     		ldr	r3, [r7, #4]
 125 008e 1B6E     		ldr	r3, [r3, #96]
 126 0090 9149     		ldr	r1, .L248
 127 0092 1343     		orrs	r3, r3, r2
 128 0094 0B65     		str	r3, [r1, #80]
 129 0096 01E0     		b	.L2
 130              	.L9:
 153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 6


 156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 131              		.loc 1 157 14
 132 0098 FB7D     		ldrb	r3, [r7, #23]
 133 009a BB75     		strb	r3, [r7, #22]
 134              	.L2:
 158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI1 configuration -------------------------------*/
 162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 135              		.loc 1 162 21
 136 009c 7B68     		ldr	r3, [r7, #4]
 137 009e 1B68     		ldr	r3, [r3]
 138              		.loc 1 162 45
 139 00a0 03F48073 		and	r3, r3, #256
 140              		.loc 1 162 5
 141 00a4 002B     		cmp	r3, #0
 142 00a6 3DD0     		beq	.L10
 163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
 143              		.loc 1 164 25
 144 00a8 7B68     		ldr	r3, [r7, #4]
 145 00aa 5B6D     		ldr	r3, [r3, #84]
 146              		.loc 1 164 5
 147 00ac 042B     		cmp	r3, #4
 148 00ae 26D8     		bhi	.L11
 149 00b0 01A2     		adr	r2, .L13
 150 00b2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 151 00b6 00BF     		.p2align 2
 152              	.L13:
 153 00b8 CD000000 		.word	.L17+1
 154 00bc DB000000 		.word	.L16+1
 155 00c0 ED000000 		.word	.L15+1
 156 00c4 05010000 		.word	.L207+1
 157 00c8 05010000 		.word	.L207+1
 158              		.p2align 1
 159              	.L17:
 165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 160              		.loc 1 168 7
 161 00cc 824B     		ldr	r3, .L248
 162 00ce DB6A     		ldr	r3, [r3, #44]
 163 00d0 814A     		ldr	r2, .L248
 164 00d2 43F40033 		orr	r3, r3, #131072
 165 00d6 D362     		str	r3, [r2, #44]
 169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 166              		.loc 1 171 7
 167 00d8 15E0     		b	.L18
 168              	.L16:
 172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/
 174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 7


 175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 169              		.loc 1 175 13
 170 00da 7B68     		ldr	r3, [r7, #4]
 171 00dc 0433     		adds	r3, r3, #4
 172 00de 0021     		movs	r1, #0
 173 00e0 1846     		mov	r0, r3
 174 00e2 FFF7FEFF 		bl	RCCEx_PLL2_Config
 175 00e6 0346     		mov	r3, r0
 176 00e8 FB75     		strb	r3, [r7, #23]
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 177              		.loc 1 178 7
 178 00ea 0CE0     		b	.L18
 179              	.L15:
 179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
 181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 180              		.loc 1 181 13
 181 00ec 7B68     		ldr	r3, [r7, #4]
 182 00ee 2433     		adds	r3, r3, #36
 183 00f0 0021     		movs	r1, #0
 184 00f2 1846     		mov	r0, r3
 185 00f4 FFF7FEFF 		bl	RCCEx_PLL3_Config
 186 00f8 0346     		mov	r3, r0
 187 00fa FB75     		strb	r3, [r7, #23]
 182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 188              		.loc 1 184 7
 189 00fc 03E0     		b	.L18
 190              	.L11:
 185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:
 187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI1 clock*/
 188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_CLKP:
 192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
 193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 191              		.loc 1 197 11
 192 00fe 0123     		movs	r3, #1
 193 0100 FB75     		strb	r3, [r7, #23]
 198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 194              		.loc 1 198 7
 195 0102 00E0     		b	.L18
 196              	.L207:
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 197              		.loc 1 189 7
 198 0104 00BF     		nop
 199              	.L18:
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 8


 200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 200              		.loc 1 201 7
 201 0106 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 202 0108 002B     		cmp	r3, #0
 203 010a 09D1     		bne	.L19
 202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 204              		.loc 1 204 7
 205 010c 724B     		ldr	r3, .L248
 206 010e 1B6D     		ldr	r3, [r3, #80]
 207 0110 23F00702 		bic	r2, r3, #7
 208 0114 7B68     		ldr	r3, [r7, #4]
 209 0116 5B6D     		ldr	r3, [r3, #84]
 210 0118 6F49     		ldr	r1, .L248
 211 011a 1343     		orrs	r3, r3, r2
 212 011c 0B65     		str	r3, [r1, #80]
 213 011e 01E0     		b	.L10
 214              	.L19:
 205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 215              		.loc 1 209 14
 216 0120 FB7D     		ldrb	r3, [r7, #23]
 217 0122 BB75     		strb	r3, [r7, #22]
 218              	.L10:
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
 214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2/3 configuration -------------------------------*/
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai23ClockSelection)
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 9


 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PIN:
 240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2/3 clock*/
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_CLKP:
 245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
 246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2/3 clock*/
 257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
 269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2A configuration -------------------------------*/
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2AClockSelection)
 273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
 275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI2A Clock output generated form System PLL . */
 276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */
 282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PIN:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 10


 295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2A clock*/
 296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_CLKP:
 300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2A clock */
 301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_SPDIF:
 305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI2A clock */
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2A clock*/
 317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
 326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)
 328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2B configuration -------------------------------*/
 330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2BClockSelection)
 333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */
 342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
 349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 11


 352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PIN:
 355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2B clock*/
 356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_CLKP:
 360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2B clock */
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_SPDIF:
 365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI2B clock */
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2B clock*/
 377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4A configuration -------------------------------*/
 389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 219              		.loc 1 389 21
 220 0124 7B68     		ldr	r3, [r7, #4]
 221 0126 1B68     		ldr	r3, [r3]
 222              		.loc 1 389 45
 223 0128 03F48063 		and	r3, r3, #1024
 224              		.loc 1 389 5
 225 012c 002B     		cmp	r3, #0
 226 012e 51D0     		beq	.L20
 390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4AClockSelection)
 227              		.loc 1 391 25
 228 0130 7B68     		ldr	r3, [r7, #4]
 229 0132 D3F8A030 		ldr	r3, [r3, #160]
 230              		.loc 1 391 5
 231 0136 B3F5200F 		cmp	r3, #10485760
 232 013a 36D0     		beq	.L208
 233 013c B3F5200F 		cmp	r3, #10485760
 234 0140 30D8     		bhi	.L22
 235 0142 B3F5000F 		cmp	r3, #8388608
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 12


 236 0146 32D0     		beq	.L209
 237 0148 B3F5000F 		cmp	r3, #8388608
 238 014c 2AD8     		bhi	.L22
 239 014e B3F5C00F 		cmp	r3, #6291456
 240 0152 2ED0     		beq	.L210
 241 0154 B3F5C00F 		cmp	r3, #6291456
 242 0158 24D8     		bhi	.L22
 243 015a B3F5800F 		cmp	r3, #4194304
 244 015e 18D0     		beq	.L25
 245 0160 B3F5800F 		cmp	r3, #4194304
 246 0164 1ED8     		bhi	.L22
 247 0166 002B     		cmp	r3, #0
 248 0168 03D0     		beq	.L26
 249 016a B3F5001F 		cmp	r3, #2097152
 250 016e 07D0     		beq	.L27
 251 0170 18E0     		b	.L22
 252              	.L26:
 392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 253              		.loc 1 395 7
 254 0172 594B     		ldr	r3, .L248
 255 0174 DB6A     		ldr	r3, [r3, #44]
 256 0176 584A     		ldr	r2, .L248
 257 0178 43F40033 		orr	r3, r3, #131072
 258 017c D362     		str	r3, [r2, #44]
 396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 259              		.loc 1 398 7
 260 017e 19E0     		b	.L28
 261              	.L27:
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 262              		.loc 1 402 13
 263 0180 7B68     		ldr	r3, [r7, #4]
 264 0182 0433     		adds	r3, r3, #4
 265 0184 0021     		movs	r1, #0
 266 0186 1846     		mov	r0, r3
 267 0188 FFF7FEFF 		bl	RCCEx_PLL2_Config
 268 018c 0346     		mov	r3, r0
 269 018e FB75     		strb	r3, [r7, #23]
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 270              		.loc 1 405 7
 271 0190 10E0     		b	.L28
 272              	.L25:
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 273              		.loc 1 408 13
 274 0192 7B68     		ldr	r3, [r7, #4]
 275 0194 2433     		adds	r3, r3, #36
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 13


 276 0196 0021     		movs	r1, #0
 277 0198 1846     		mov	r0, r3
 278 019a FFF7FEFF 		bl	RCCEx_PLL3_Config
 279 019e 0346     		mov	r3, r0
 280 01a0 FB75     		strb	r3, [r7, #23]
 409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 281              		.loc 1 411 7
 282 01a2 07E0     		b	.L28
 283              	.L22:
 412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PIN:
 414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_CLKP:
 419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  
 423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
 424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_SPDIF:
 425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI4A clock */
 426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI4A clock source configuration done later after clock selection check */
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 284              		.loc 1 431 11
 285 01a4 0123     		movs	r3, #1
 286 01a6 FB75     		strb	r3, [r7, #23]
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 287              		.loc 1 432 7
 288 01a8 04E0     		b	.L28
 289              	.L208:
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 290              		.loc 1 427 7
 291 01aa 00BF     		nop
 292 01ac 02E0     		b	.L28
 293              	.L209:
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  
 294              		.loc 1 421 7
 295 01ae 00BF     		nop
 296 01b0 00E0     		b	.L28
 297              	.L210:
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 298              		.loc 1 416 7
 299 01b2 00BF     		nop
 300              	.L28:
 433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 301              		.loc 1 435 7
 302 01b4 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 14


 303 01b6 002B     		cmp	r3, #0
 304 01b8 0AD1     		bne	.L29
 436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4A clock*/
 438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 305              		.loc 1 438 7
 306 01ba 474B     		ldr	r3, .L248
 307 01bc 9B6D     		ldr	r3, [r3, #88]
 308 01be 23F46002 		bic	r2, r3, #14680064
 309 01c2 7B68     		ldr	r3, [r7, #4]
 310 01c4 D3F8A030 		ldr	r3, [r3, #160]
 311 01c8 4349     		ldr	r1, .L248
 312 01ca 1343     		orrs	r3, r3, r2
 313 01cc 8B65     		str	r3, [r1, #88]
 314 01ce 01E0     		b	.L20
 315              	.L29:
 439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 316              		.loc 1 443 14
 317 01d0 FB7D     		ldrb	r3, [r7, #23]
 318 01d2 BB75     		strb	r3, [r7, #22]
 319              	.L20:
 444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4B configuration -------------------------------*/
 447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 320              		.loc 1 447 21
 321 01d4 7B68     		ldr	r3, [r7, #4]
 322 01d6 1B68     		ldr	r3, [r3]
 323              		.loc 1 447 45
 324 01d8 03F40063 		and	r3, r3, #2048
 325              		.loc 1 447 5
 326 01dc 002B     		cmp	r3, #0
 327 01de 51D0     		beq	.L30
 448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4BClockSelection)
 328              		.loc 1 449 25
 329 01e0 7B68     		ldr	r3, [r7, #4]
 330 01e2 D3F8A430 		ldr	r3, [r3, #164]
 331              		.loc 1 449 5
 332 01e6 B3F1A06F 		cmp	r3, #83886080
 333 01ea 36D0     		beq	.L211
 334 01ec B3F1A06F 		cmp	r3, #83886080
 335 01f0 30D8     		bhi	.L32
 336 01f2 B3F1806F 		cmp	r3, #67108864
 337 01f6 32D0     		beq	.L212
 338 01f8 B3F1806F 		cmp	r3, #67108864
 339 01fc 2AD8     		bhi	.L32
 340 01fe B3F1407F 		cmp	r3, #50331648
 341 0202 2ED0     		beq	.L213
 342 0204 B3F1407F 		cmp	r3, #50331648
 343 0208 24D8     		bhi	.L32
 344 020a B3F1007F 		cmp	r3, #33554432
 345 020e 18D0     		beq	.L35
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 15


 346 0210 B3F1007F 		cmp	r3, #33554432
 347 0214 1ED8     		bhi	.L32
 348 0216 002B     		cmp	r3, #0
 349 0218 03D0     		beq	.L36
 350 021a B3F1807F 		cmp	r3, #16777216
 351 021e 07D0     		beq	.L37
 352 0220 18E0     		b	.L32
 353              	.L36:
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 354              		.loc 1 453 7
 355 0222 2D4B     		ldr	r3, .L248
 356 0224 DB6A     		ldr	r3, [r3, #44]
 357 0226 2C4A     		ldr	r2, .L248
 358 0228 43F40033 		orr	r3, r3, #131072
 359 022c D362     		str	r3, [r2, #44]
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 360              		.loc 1 456 7
 361 022e 19E0     		b	.L38
 362              	.L37:
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 363              		.loc 1 460 13
 364 0230 7B68     		ldr	r3, [r7, #4]
 365 0232 0433     		adds	r3, r3, #4
 366 0234 0021     		movs	r1, #0
 367 0236 1846     		mov	r0, r3
 368 0238 FFF7FEFF 		bl	RCCEx_PLL2_Config
 369 023c 0346     		mov	r3, r0
 370 023e FB75     		strb	r3, [r7, #23]
 461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 371              		.loc 1 463 7
 372 0240 10E0     		b	.L38
 373              	.L35:
 464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 374              		.loc 1 466 13
 375 0242 7B68     		ldr	r3, [r7, #4]
 376 0244 2433     		adds	r3, r3, #36
 377 0246 0021     		movs	r1, #0
 378 0248 1846     		mov	r0, r3
 379 024a FFF7FEFF 		bl	RCCEx_PLL3_Config
 380 024e 0346     		mov	r3, r0
 381 0250 FB75     		strb	r3, [r7, #23]
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 382              		.loc 1 469 7
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 16


 383 0252 07E0     		b	.L38
 384              	.L32:
 470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PIN:
 472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_CLKP:
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_SPDIF:
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI4B clock */
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI4B clock source configuration done later after clock selection check */
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 385              		.loc 1 489 11
 386 0254 0123     		movs	r3, #1
 387 0256 FB75     		strb	r3, [r7, #23]
 490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 388              		.loc 1 490 7
 389 0258 04E0     		b	.L38
 390              	.L211:
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 391              		.loc 1 485 7
 392 025a 00BF     		nop
 393 025c 02E0     		b	.L38
 394              	.L212:
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 395              		.loc 1 479 7
 396 025e 00BF     		nop
 397 0260 00E0     		b	.L38
 398              	.L213:
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 399              		.loc 1 474 7
 400 0262 00BF     		nop
 401              	.L38:
 491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 402              		.loc 1 493 7
 403 0264 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 404 0266 002B     		cmp	r3, #0
 405 0268 0AD1     		bne	.L39
 494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4B clock*/
 496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 406              		.loc 1 496 7
 407 026a 1B4B     		ldr	r3, .L248
 408 026c 9B6D     		ldr	r3, [r3, #88]
 409 026e 23F0E062 		bic	r2, r3, #117440512
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 17


 410 0272 7B68     		ldr	r3, [r7, #4]
 411 0274 D3F8A430 		ldr	r3, [r3, #164]
 412 0278 1749     		ldr	r1, .L248
 413 027a 1343     		orrs	r3, r3, r2
 414 027c 8B65     		str	r3, [r1, #88]
 415 027e 01E0     		b	.L30
 416              	.L39:
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 417              		.loc 1 501 14
 418 0280 FB7D     		ldrb	r3, [r7, #23]
 419 0282 BB75     		strb	r3, [r7, #22]
 420              	.L30:
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
 505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
 507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- QSPI configuration -------------------------------*/
 508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->QspiClockSelection)
 511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
 513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable QSPI Clock output generated form System PLL . */
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/
 520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_CLKP:
 528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of QSPI clock */
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_D1HCLK:
 533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 18


 543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of QSPI clock*/
 544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*QUADSPI*/
 553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
 555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- OCTOSPI configuration -------------------------------*/
 556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 421              		.loc 1 556 21
 422 0284 7B68     		ldr	r3, [r7, #4]
 423 0286 1B68     		ldr	r3, [r3]
 424              		.loc 1 556 45
 425 0288 03F00073 		and	r3, r3, #33554432
 426              		.loc 1 556 5
 427 028c 002B     		cmp	r3, #0
 428 028e 35D0     		beq	.L40
 557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->OspiClockSelection)
 429              		.loc 1 558 25
 430 0290 7B68     		ldr	r3, [r7, #4]
 431 0292 9B6C     		ldr	r3, [r3, #72]
 432              		.loc 1 558 5
 433 0294 302B     		cmp	r3, #48
 434 0296 1CD0     		beq	.L214
 435 0298 302B     		cmp	r3, #48
 436 029a 17D8     		bhi	.L42
 437 029c 202B     		cmp	r3, #32
 438 029e 0CD0     		beq	.L43
 439 02a0 202B     		cmp	r3, #32
 440 02a2 13D8     		bhi	.L42
 441 02a4 002B     		cmp	r3, #0
 442 02a6 19D0     		beq	.L215
 443 02a8 102B     		cmp	r3, #16
 444 02aa 0FD1     		bne	.L42
 559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
 561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable OSPI Clock output generated form System PLL . */
 562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 445              		.loc 1 562 7
 446 02ac 0A4B     		ldr	r3, .L248
 447 02ae DB6A     		ldr	r3, [r3, #44]
 448 02b0 094A     		ldr	r2, .L248
 449 02b2 43F40033 		orr	r3, r3, #131072
 450 02b6 D362     		str	r3, [r2, #44]
 563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* OSPI clock source configuration done later after clock selection check */
 565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 451              		.loc 1 565 7
 452 02b8 11E0     		b	.L45
 453              	.L43:
 566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 19


 567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/
 568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 454              		.loc 1 569 13
 455 02ba 7B68     		ldr	r3, [r7, #4]
 456 02bc 0433     		adds	r3, r3, #4
 457 02be 0221     		movs	r1, #2
 458 02c0 1846     		mov	r0, r3
 459 02c2 FFF7FEFF 		bl	RCCEx_PLL2_Config
 460 02c6 0346     		mov	r3, r0
 461 02c8 FB75     		strb	r3, [r7, #23]
 570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* OSPI clock source configuration done later after clock selection check */
 572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 462              		.loc 1 572 7
 463 02ca 08E0     		b	.L45
 464              	.L42:
 573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_CLKP:
 576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of OSPI clock */
 577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* OSPI clock source configuration done later after clock selection check */
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_HCLK:
 581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HCLK clock selected as OSPI kernel peripheral clock */
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 465              		.loc 1 585 11
 466 02cc 0123     		movs	r3, #1
 467 02ce FB75     		strb	r3, [r7, #23]
 586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 468              		.loc 1 586 7
 469 02d0 05E0     		b	.L45
 470              	.L214:
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 471              		.loc 1 578 7
 472 02d2 00BF     		nop
 473 02d4 03E0     		b	.L45
 474              	.L249:
 475 02d6 00BF     		.align	2
 476              	.L248:
 477 02d8 00440258 		.word	1476543488
 478              	.L215:
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 479              		.loc 1 582 7
 480 02dc 00BF     		nop
 481              	.L45:
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 482              		.loc 1 589 7
 483 02de FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 484 02e0 002B     		cmp	r3, #0
 485 02e2 09D1     		bne	.L46
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 20


 590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of OSPI clock*/
 592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 486              		.loc 1 592 7
 487 02e4 A34B     		ldr	r3, .L250
 488 02e6 DB6C     		ldr	r3, [r3, #76]
 489 02e8 23F03002 		bic	r2, r3, #48
 490 02ec 7B68     		ldr	r3, [r7, #4]
 491 02ee 9B6C     		ldr	r3, [r3, #72]
 492 02f0 A049     		ldr	r1, .L250
 493 02f2 1343     		orrs	r3, r3, r2
 494 02f4 CB64     		str	r3, [r1, #76]
 495 02f6 01E0     		b	.L40
 496              	.L46:
 593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 497              		.loc 1 597 14
 498 02f8 FB7D     		ldrb	r3, [r7, #23]
 499 02fa BB75     		strb	r3, [r7, #22]
 500              	.L40:
 598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*OCTOSPI*/
 601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI1/2/3 configuration -------------------------------*/
 603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 501              		.loc 1 603 21
 502 02fc 7B68     		ldr	r3, [r7, #4]
 503 02fe 1B68     		ldr	r3, [r3]
 504              		.loc 1 603 45
 505 0300 03F48053 		and	r3, r3, #4096
 506              		.loc 1 603 5
 507 0304 002B     		cmp	r3, #0
 508 0306 47D0     		beq	.L47
 604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi123ClockSelection)
 509              		.loc 1 605 25
 510 0308 7B68     		ldr	r3, [r7, #4]
 511 030a 9B6D     		ldr	r3, [r3, #88]
 512              		.loc 1 605 5
 513 030c B3F5804F 		cmp	r3, #16384
 514 0310 30D0     		beq	.L216
 515 0312 B3F5804F 		cmp	r3, #16384
 516 0316 2AD8     		bhi	.L49
 517 0318 B3F5405F 		cmp	r3, #12288
 518 031c 2CD0     		beq	.L217
 519 031e B3F5405F 		cmp	r3, #12288
 520 0322 24D8     		bhi	.L49
 521 0324 B3F5005F 		cmp	r3, #8192
 522 0328 18D0     		beq	.L51
 523 032a B3F5005F 		cmp	r3, #8192
 524 032e 1ED8     		bhi	.L49
 525 0330 002B     		cmp	r3, #0
 526 0332 03D0     		beq	.L52
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 21


 527 0334 B3F5805F 		cmp	r3, #4096
 528 0338 07D0     		beq	.L53
 529 033a 18E0     		b	.L49
 530              	.L52:
 606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
 608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SPI Clock output generated form System PLL . */
 609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 531              		.loc 1 609 7
 532 033c 8D4B     		ldr	r3, .L250
 533 033e DB6A     		ldr	r3, [r3, #44]
 534 0340 8C4A     		ldr	r2, .L250
 535 0342 43F40033 		orr	r3, r3, #131072
 536 0346 D362     		str	r3, [r2, #44]
 610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 537              		.loc 1 612 7
 538 0348 17E0     		b	.L54
 539              	.L53:
 613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
 615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 540              		.loc 1 615 13
 541 034a 7B68     		ldr	r3, [r7, #4]
 542 034c 0433     		adds	r3, r3, #4
 543 034e 0021     		movs	r1, #0
 544 0350 1846     		mov	r0, r3
 545 0352 FFF7FEFF 		bl	RCCEx_PLL2_Config
 546 0356 0346     		mov	r3, r0
 547 0358 FB75     		strb	r3, [r7, #23]
 616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 548              		.loc 1 618 7
 549 035a 0EE0     		b	.L54
 550              	.L51:
 619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
 621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 551              		.loc 1 621 13
 552 035c 7B68     		ldr	r3, [r7, #4]
 553 035e 2433     		adds	r3, r3, #36
 554 0360 0021     		movs	r1, #0
 555 0362 1846     		mov	r0, r3
 556 0364 FFF7FEFF 		bl	RCCEx_PLL3_Config
 557 0368 0346     		mov	r3, r0
 558 036a FB75     		strb	r3, [r7, #23]
 622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 559              		.loc 1 624 7
 560 036c 05E0     		b	.L54
 561              	.L49:
 625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PIN:
 627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SPI1/2/3 clock*/
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 22


 628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_CLKP:
 632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 562              		.loc 1 637 11
 563 036e 0123     		movs	r3, #1
 564 0370 FB75     		strb	r3, [r7, #23]
 638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 565              		.loc 1 638 7
 566 0372 02E0     		b	.L54
 567              	.L216:
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 568              		.loc 1 634 7
 569 0374 00BF     		nop
 570 0376 00E0     		b	.L54
 571              	.L217:
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 572              		.loc 1 629 7
 573 0378 00BF     		nop
 574              	.L54:
 639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 575              		.loc 1 641 7
 576 037a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 577 037c 002B     		cmp	r3, #0
 578 037e 09D1     		bne	.L55
 642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI1/2/3 clock*/
 644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 579              		.loc 1 644 7
 580 0380 7C4B     		ldr	r3, .L250
 581 0382 1B6D     		ldr	r3, [r3, #80]
 582 0384 23F4E042 		bic	r2, r3, #28672
 583 0388 7B68     		ldr	r3, [r7, #4]
 584 038a 9B6D     		ldr	r3, [r3, #88]
 585 038c 7949     		ldr	r1, .L250
 586 038e 1343     		orrs	r3, r3, r2
 587 0390 0B65     		str	r3, [r1, #80]
 588 0392 01E0     		b	.L47
 589              	.L55:
 645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 590              		.loc 1 649 14
 591 0394 FB7D     		ldrb	r3, [r7, #23]
 592 0396 BB75     		strb	r3, [r7, #22]
 593              	.L47:
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 23


 651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI4/5 configuration -------------------------------*/
 654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 594              		.loc 1 654 21
 595 0398 7B68     		ldr	r3, [r7, #4]
 596 039a 1B68     		ldr	r3, [r3]
 597              		.loc 1 654 45
 598 039c 03F40053 		and	r3, r3, #8192
 599              		.loc 1 654 5
 600 03a0 002B     		cmp	r3, #0
 601 03a2 49D0     		beq	.L56
 655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi45ClockSelection)
 602              		.loc 1 656 25
 603 03a4 7B68     		ldr	r3, [r7, #4]
 604 03a6 DB6D     		ldr	r3, [r3, #92]
 605              		.loc 1 656 5
 606 03a8 B3F5A02F 		cmp	r3, #327680
 607 03ac 2ED0     		beq	.L218
 608 03ae B3F5A02F 		cmp	r3, #327680
 609 03b2 28D8     		bhi	.L58
 610 03b4 B3F5802F 		cmp	r3, #262144
 611 03b8 2AD0     		beq	.L219
 612 03ba B3F5802F 		cmp	r3, #262144
 613 03be 22D8     		bhi	.L58
 614 03c0 B3F5403F 		cmp	r3, #196608
 615 03c4 26D0     		beq	.L220
 616 03c6 B3F5403F 		cmp	r3, #196608
 617 03ca 1CD8     		bhi	.L58
 618 03cc B3F5003F 		cmp	r3, #131072
 619 03d0 10D0     		beq	.L61
 620 03d2 B3F5003F 		cmp	r3, #131072
 621 03d6 16D8     		bhi	.L58
 622 03d8 002B     		cmp	r3, #0
 623 03da 1DD0     		beq	.L221
 624 03dc B3F5803F 		cmp	r3, #65536
 625 03e0 11D1     		bne	.L58
 657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PCLK1:      /* CD/D2 PCLK1 as clock source for SPI4/5 */
 659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */
 663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 626              		.loc 1 664 13
 627 03e2 7B68     		ldr	r3, [r7, #4]
 628 03e4 0433     		adds	r3, r3, #4
 629 03e6 0121     		movs	r1, #1
 630 03e8 1846     		mov	r0, r3
 631 03ea FFF7FEFF 		bl	RCCEx_PLL2_Config
 632 03ee 0346     		mov	r3, r0
 633 03f0 FB75     		strb	r3, [r7, #23]
 665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 24


 634              		.loc 1 667 7
 635 03f2 12E0     		b	.L64
 636              	.L61:
 668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
 669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 637              		.loc 1 669 13
 638 03f4 7B68     		ldr	r3, [r7, #4]
 639 03f6 2433     		adds	r3, r3, #36
 640 03f8 0121     		movs	r1, #1
 641 03fa 1846     		mov	r0, r3
 642 03fc FFF7FEFF 		bl	RCCEx_PLL3_Config
 643 0400 0346     		mov	r3, r0
 644 0402 FB75     		strb	r3, [r7, #23]
 670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 645              		.loc 1 671 7
 646 0404 09E0     		b	.L64
 647              	.L58:
 672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSI:
 674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI4/5 clock*/
 675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_CSI:
 679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI4/5 clock */
 680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSE:
 684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI4/5 clock */
 685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 648              		.loc 1 689 11
 649 0406 0123     		movs	r3, #1
 650 0408 FB75     		strb	r3, [r7, #23]
 690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 651              		.loc 1 690 7
 652 040a 06E0     		b	.L64
 653              	.L218:
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 654              		.loc 1 686 7
 655 040c 00BF     		nop
 656 040e 04E0     		b	.L64
 657              	.L219:
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 658              		.loc 1 681 7
 659 0410 00BF     		nop
 660 0412 02E0     		b	.L64
 661              	.L220:
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 662              		.loc 1 676 7
 663 0414 00BF     		nop
 664 0416 00E0     		b	.L64
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 25


 665              	.L221:
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 666              		.loc 1 660 7
 667 0418 00BF     		nop
 668              	.L64:
 691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 669              		.loc 1 693 7
 670 041a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 671 041c 002B     		cmp	r3, #0
 672 041e 09D1     		bne	.L65
 694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI4/5 clock*/
 696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 673              		.loc 1 696 7
 674 0420 544B     		ldr	r3, .L250
 675 0422 1B6D     		ldr	r3, [r3, #80]
 676 0424 23F4E022 		bic	r2, r3, #458752
 677 0428 7B68     		ldr	r3, [r7, #4]
 678 042a DB6D     		ldr	r3, [r3, #92]
 679 042c 5149     		ldr	r1, .L250
 680 042e 1343     		orrs	r3, r3, r2
 681 0430 0B65     		str	r3, [r1, #80]
 682 0432 01E0     		b	.L56
 683              	.L65:
 697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 684              		.loc 1 701 14
 685 0434 FB7D     		ldrb	r3, [r7, #23]
 686 0436 BB75     		strb	r3, [r7, #22]
 687              	.L56:
 702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI6 configuration -------------------------------*/
 706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 688              		.loc 1 706 21
 689 0438 7B68     		ldr	r3, [r7, #4]
 690 043a 1B68     		ldr	r3, [r3]
 691              		.loc 1 706 45
 692 043c 03F48043 		and	r3, r3, #16384
 693              		.loc 1 706 5
 694 0440 002B     		cmp	r3, #0
 695 0442 4BD0     		beq	.L66
 707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi6ClockSelection)
 696              		.loc 1 708 25
 697 0444 7B68     		ldr	r3, [r7, #4]
 698 0446 D3F8A830 		ldr	r3, [r3, #168]
 699              		.loc 1 708 5
 700 044a B3F1A04F 		cmp	r3, #1342177280
 701 044e 2ED0     		beq	.L222
 702 0450 B3F1A04F 		cmp	r3, #1342177280
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 26


 703 0454 28D8     		bhi	.L68
 704 0456 B3F1804F 		cmp	r3, #1073741824
 705 045a 2AD0     		beq	.L223
 706 045c B3F1804F 		cmp	r3, #1073741824
 707 0460 22D8     		bhi	.L68
 708 0462 B3F1405F 		cmp	r3, #805306368
 709 0466 26D0     		beq	.L224
 710 0468 B3F1405F 		cmp	r3, #805306368
 711 046c 1CD8     		bhi	.L68
 712 046e B3F1005F 		cmp	r3, #536870912
 713 0472 10D0     		beq	.L71
 714 0474 B3F1005F 		cmp	r3, #536870912
 715 0478 16D8     		bhi	.L68
 716 047a 002B     		cmp	r3, #0
 717 047c 1DD0     		beq	.L225
 718 047e B3F1805F 		cmp	r3, #268435456
 719 0482 11D1     		bne	.L68
 709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for SPI6*/
 711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/
 715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 720              		.loc 1 716 13
 721 0484 7B68     		ldr	r3, [r7, #4]
 722 0486 0433     		adds	r3, r3, #4
 723 0488 0121     		movs	r1, #1
 724 048a 1846     		mov	r0, r3
 725 048c FFF7FEFF 		bl	RCCEx_PLL2_Config
 726 0490 0346     		mov	r3, r0
 727 0492 FB75     		strb	r3, [r7, #23]
 717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 728              		.loc 1 719 7
 729 0494 12E0     		b	.L74
 730              	.L71:
 720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
 721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 731              		.loc 1 721 13
 732 0496 7B68     		ldr	r3, [r7, #4]
 733 0498 2433     		adds	r3, r3, #36
 734 049a 0121     		movs	r1, #1
 735 049c 1846     		mov	r0, r3
 736 049e FFF7FEFF 		bl	RCCEx_PLL3_Config
 737 04a2 0346     		mov	r3, r0
 738 04a4 FB75     		strb	r3, [r7, #23]
 722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 739              		.loc 1 723 7
 740 04a6 09E0     		b	.L74
 741              	.L68:
 724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSI:
 726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI6 clock*/
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 27


 727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_CSI:
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI6 clock */
 732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSE:
 736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI6 clock */
 737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PIN:
 741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* 2S_CKIN is used as source of SPI6 clock */
 742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 742              		.loc 1 747 11
 743 04a8 0123     		movs	r3, #1
 744 04aa FB75     		strb	r3, [r7, #23]
 748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 745              		.loc 1 748 7
 746 04ac 06E0     		b	.L74
 747              	.L222:
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 748              		.loc 1 738 7
 749 04ae 00BF     		nop
 750 04b0 04E0     		b	.L74
 751              	.L223:
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 752              		.loc 1 733 7
 753 04b2 00BF     		nop
 754 04b4 02E0     		b	.L74
 755              	.L224:
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 756              		.loc 1 728 7
 757 04b6 00BF     		nop
 758 04b8 00E0     		b	.L74
 759              	.L225:
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 760              		.loc 1 712 7
 761 04ba 00BF     		nop
 762              	.L74:
 749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 763              		.loc 1 751 7
 764 04bc FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 765 04be 002B     		cmp	r3, #0
 766 04c0 0AD1     		bne	.L75
 752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI6 clock*/
 754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 28


 767              		.loc 1 754 7
 768 04c2 2C4B     		ldr	r3, .L250
 769 04c4 9B6D     		ldr	r3, [r3, #88]
 770 04c6 23F0E042 		bic	r2, r3, #1879048192
 771 04ca 7B68     		ldr	r3, [r7, #4]
 772 04cc D3F8A830 		ldr	r3, [r3, #168]
 773 04d0 2849     		ldr	r1, .L250
 774 04d2 1343     		orrs	r3, r3, r2
 775 04d4 8B65     		str	r3, [r1, #88]
 776 04d6 01E0     		b	.L66
 777              	.L75:
 755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 778              		.loc 1 759 14
 779 04d8 FB7D     		ldrb	r3, [r7, #23]
 780 04da BB75     		strb	r3, [r7, #22]
 781              	.L66:
 760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
 764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- DSI configuration -------------------------------*/
 765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->DsiClockSelection)
 768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/
 771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PHY:
 778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* PHY is used as clock source for DSI*/
 779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of DSI clock*/
 790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 29


 797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
 799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(FDCAN1) || defined(FDCAN2)
 801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FDCAN configuration -------------------------------*/
 802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 782              		.loc 1 802 21
 783 04dc 7B68     		ldr	r3, [r7, #4]
 784 04de 1B68     		ldr	r3, [r3]
 785              		.loc 1 802 45
 786 04e0 03F40043 		and	r3, r3, #32768
 787              		.loc 1 802 5
 788 04e4 002B     		cmp	r3, #0
 789 04e6 2FD0     		beq	.L76
 803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FdcanClockSelection)
 790              		.loc 1 804 25
 791 04e8 7B68     		ldr	r3, [r7, #4]
 792 04ea 9B6E     		ldr	r3, [r3, #104]
 793              		.loc 1 804 5
 794 04ec B3F1005F 		cmp	r3, #536870912
 795 04f0 0ED0     		beq	.L77
 796 04f2 B3F1005F 		cmp	r3, #536870912
 797 04f6 14D8     		bhi	.L78
 798 04f8 002B     		cmp	r3, #0
 799 04fa 15D0     		beq	.L226
 800 04fc B3F1805F 		cmp	r3, #268435456
 801 0500 0FD1     		bne	.L78
 805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
 807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FDCAN Clock output generated form System PLL . */
 808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 802              		.loc 1 808 7
 803 0502 1C4B     		ldr	r3, .L250
 804 0504 DB6A     		ldr	r3, [r3, #44]
 805 0506 1B4A     		ldr	r2, .L250
 806 0508 43F40033 		orr	r3, r3, #131072
 807 050c D362     		str	r3, [r2, #44]
 809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 808              		.loc 1 811 7
 809 050e 0CE0     		b	.L80
 810              	.L77:
 812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/
 814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 811              		.loc 1 815 13
 812 0510 7B68     		ldr	r3, [r7, #4]
 813 0512 0433     		adds	r3, r3, #4
 814 0514 0121     		movs	r1, #1
 815 0516 1846     		mov	r0, r3
 816 0518 FFF7FEFF 		bl	RCCEx_PLL2_Config
 817 051c 0346     		mov	r3, r0
 818 051e FB75     		strb	r3, [r7, #23]
 816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 30


 817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 819              		.loc 1 818 7
 820 0520 03E0     		b	.L80
 821              	.L78:
 819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_HSE:
 821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE is used as clock source for FDCAN*/
 822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 822              		.loc 1 826 11
 823 0522 0123     		movs	r3, #1
 824 0524 FB75     		strb	r3, [r7, #23]
 827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 825              		.loc 1 827 7
 826 0526 00E0     		b	.L80
 827              	.L226:
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 828              		.loc 1 823 7
 829 0528 00BF     		nop
 830              	.L80:
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 831              		.loc 1 830 7
 832 052a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 833 052c 002B     		cmp	r3, #0
 834 052e 09D1     		bne	.L81
 831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FDCAN clock*/
 833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 835              		.loc 1 833 7
 836 0530 104B     		ldr	r3, .L250
 837 0532 1B6D     		ldr	r3, [r3, #80]
 838 0534 23F04052 		bic	r2, r3, #805306368
 839 0538 7B68     		ldr	r3, [r7, #4]
 840 053a 9B6E     		ldr	r3, [r3, #104]
 841 053c 0D49     		ldr	r1, .L250
 842 053e 1343     		orrs	r3, r3, r2
 843 0540 0B65     		str	r3, [r1, #80]
 844 0542 01E0     		b	.L76
 845              	.L81:
 834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 846              		.loc 1 838 14
 847 0544 FB7D     		ldrb	r3, [r7, #23]
 848 0546 BB75     		strb	r3, [r7, #22]
 849              	.L76:
 839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*FDCAN1 || FDCAN2*/
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 31


 842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FMC configuration -------------------------------*/
 844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 850              		.loc 1 844 21
 851 0548 7B68     		ldr	r3, [r7, #4]
 852 054a 1B68     		ldr	r3, [r3]
 853              		.loc 1 844 45
 854 054c 03F08073 		and	r3, r3, #16777216
 855              		.loc 1 844 5
 856 0550 002B     		cmp	r3, #0
 857 0552 34D0     		beq	.L82
 845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FmcClockSelection)
 858              		.loc 1 846 25
 859 0554 7B68     		ldr	r3, [r7, #4]
 860 0556 5B6C     		ldr	r3, [r3, #68]
 861              		.loc 1 846 5
 862 0558 032B     		cmp	r3, #3
 863 055a 1DD8     		bhi	.L83
 864 055c 01A2     		adr	r2, .L85
 865 055e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 866 0562 00BF     		.p2align 2
 867              	.L85:
 868 0564 9F050000 		.word	.L227+1
 869 0568 79050000 		.word	.L87+1
 870 056c 87050000 		.word	.L86+1
 871 0570 9F050000 		.word	.L227+1
 872              		.p2align 1
 873              	.L251:
 874              		.align	2
 875              	.L250:
 876 0574 00440258 		.word	1476543488
 877              	.L87:
 847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
 849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FMC Clock output generated form System PLL . */
 850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 878              		.loc 1 850 7
 879 0578 B14B     		ldr	r3, .L252
 880 057a DB6A     		ldr	r3, [r3, #44]
 881 057c B04A     		ldr	r2, .L252
 882 057e 43F40033 		orr	r3, r3, #131072
 883 0582 D362     		str	r3, [r2, #44]
 851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 884              		.loc 1 853 7
 885 0584 0CE0     		b	.L89
 886              	.L86:
 854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/
 856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 887              		.loc 1 857 13
 888 0586 7B68     		ldr	r3, [r7, #4]
 889 0588 0433     		adds	r3, r3, #4
 890 058a 0221     		movs	r1, #2
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 32


 891 058c 1846     		mov	r0, r3
 892 058e FFF7FEFF 		bl	RCCEx_PLL2_Config
 893 0592 0346     		mov	r3, r0
 894 0594 FB75     		strb	r3, [r7, #23]
 858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 895              		.loc 1 860 7
 896 0596 03E0     		b	.L89
 897              	.L83:
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_CLKP:
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of FMC clock */
 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_HCLK:
 869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 898              		.loc 1 873 11
 899 0598 0123     		movs	r3, #1
 900 059a FB75     		strb	r3, [r7, #23]
 874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 901              		.loc 1 874 7
 902 059c 00E0     		b	.L89
 903              	.L227:
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 904              		.loc 1 870 7
 905 059e 00BF     		nop
 906              	.L89:
 875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 907              		.loc 1 877 7
 908 05a0 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 909 05a2 002B     		cmp	r3, #0
 910 05a4 09D1     		bne	.L90
 878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FMC clock*/
 880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 911              		.loc 1 880 7
 912 05a6 A64B     		ldr	r3, .L252
 913 05a8 DB6C     		ldr	r3, [r3, #76]
 914 05aa 23F00302 		bic	r2, r3, #3
 915 05ae 7B68     		ldr	r3, [r7, #4]
 916 05b0 5B6C     		ldr	r3, [r3, #68]
 917 05b2 A349     		ldr	r1, .L252
 918 05b4 1343     		orrs	r3, r3, r2
 919 05b6 CB64     		str	r3, [r1, #76]
 920 05b8 01E0     		b	.L82
 921              	.L90:
 881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 33


 883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 922              		.loc 1 885 14
 923 05ba FB7D     		ldrb	r3, [r7, #23]
 924 05bc BB75     		strb	r3, [r7, #22]
 925              	.L82:
 886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- RTC configuration -------------------------------*/
 890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 926              		.loc 1 890 21
 927 05be 7B68     		ldr	r3, [r7, #4]
 928 05c0 1B68     		ldr	r3, [r3]
 929              		.loc 1 890 45
 930 05c2 03F48003 		and	r3, r3, #4194304
 931              		.loc 1 890 5
 932 05c6 002B     		cmp	r3, #0
 933 05c8 00F08680 		beq	.L91
 891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 934              		.loc 1 896 5
 935 05cc 9D4B     		ldr	r3, .L252+4
 936 05ce 1B68     		ldr	r3, [r3]
 937 05d0 9C4A     		ldr	r2, .L252+4
 938 05d2 43F48073 		orr	r3, r3, #256
 939 05d6 1360     		str	r3, [r2]
 897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 940              		.loc 1 899 17
 941 05d8 FFF7FEFF 		bl	HAL_GetTick
 942 05dc 3861     		str	r0, [r7, #16]
 900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 943              		.loc 1 901 10
 944 05de 09E0     		b	.L92
 945              	.L94:
 902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 946              		.loc 1 903 11
 947 05e0 FFF7FEFF 		bl	HAL_GetTick
 948 05e4 0246     		mov	r2, r0
 949              		.loc 1 903 25
 950 05e6 3B69     		ldr	r3, [r7, #16]
 951 05e8 D31A     		subs	r3, r2, r3
 952              		.loc 1 903 9
 953 05ea 642B     		cmp	r3, #100
 954 05ec 02D9     		bls	.L92
 904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 955              		.loc 1 905 13
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 34


 956 05ee 0323     		movs	r3, #3
 957 05f0 FB75     		strb	r3, [r7, #23]
 906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 958              		.loc 1 906 9
 959 05f2 05E0     		b	.L93
 960              	.L92:
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 961              		.loc 1 901 15
 962 05f4 934B     		ldr	r3, .L252+4
 963 05f6 1B68     		ldr	r3, [r3]
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 964              		.loc 1 901 21
 965 05f8 03F48073 		and	r3, r3, #256
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 966              		.loc 1 901 10
 967 05fc 002B     		cmp	r3, #0
 968 05fe EFD0     		beq	.L94
 969              	.L93:
 907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 970              		.loc 1 910 7
 971 0600 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 972 0602 002B     		cmp	r3, #0
 973 0604 66D1     		bne	.L95
 911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 974              		.loc 1 913 14
 975 0606 8E4B     		ldr	r3, .L252
 976 0608 1A6F     		ldr	r2, [r3, #112]
 977              		.loc 1 913 57
 978 060a 7B68     		ldr	r3, [r7, #4]
 979 060c D3F8AC30 		ldr	r3, [r3, #172]
 980              		.loc 1 913 40
 981 0610 5340     		eors	r3, r3, r2
 982 0612 03F44073 		and	r3, r3, #768
 983              		.loc 1 913 9
 984 0616 002B     		cmp	r3, #0
 985 0618 13D0     		beq	.L96
 914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 986              		.loc 1 916 22
 987 061a 894B     		ldr	r3, .L252
 988 061c 1B6F     		ldr	r3, [r3, #112]
 989              		.loc 1 916 16
 990 061e 23F44073 		bic	r3, r3, #768
 991 0622 FB60     		str	r3, [r7, #12]
 917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 992              		.loc 1 918 9
 993 0624 864B     		ldr	r3, .L252
 994 0626 1B6F     		ldr	r3, [r3, #112]
 995 0628 854A     		ldr	r2, .L252
 996 062a 43F48033 		orr	r3, r3, #65536
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 35


 997 062e 1367     		str	r3, [r2, #112]
 919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 998              		.loc 1 919 9
 999 0630 834B     		ldr	r3, .L252
 1000 0632 1B6F     		ldr	r3, [r3, #112]
 1001 0634 824A     		ldr	r2, .L252
 1002 0636 23F48033 		bic	r3, r3, #65536
 1003 063a 1367     		str	r3, [r2, #112]
 920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         RCC->BDCR = tmpreg;
 1004              		.loc 1 921 12
 1005 063c 804A     		ldr	r2, .L252
 1006              		.loc 1 921 19
 1007 063e FB68     		ldr	r3, [r7, #12]
 1008 0640 1367     		str	r3, [r2, #112]
 1009              	.L96:
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait fo
 925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 1010              		.loc 1 925 23
 1011 0642 7B68     		ldr	r3, [r7, #4]
 1012 0644 D3F8AC30 		ldr	r3, [r3, #172]
 1013              		.loc 1 925 9
 1014 0648 B3F5807F 		cmp	r3, #256
 1015 064c 15D1     		bne	.L97
 926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 1016              		.loc 1 928 21
 1017 064e FFF7FEFF 		bl	HAL_GetTick
 1018 0652 3861     		str	r0, [r7, #16]
 929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 1019              		.loc 1 931 14
 1020 0654 0BE0     		b	.L98
 1021              	.L99:
 932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1022              		.loc 1 933 15
 1023 0656 FFF7FEFF 		bl	HAL_GetTick
 1024 065a 0246     		mov	r2, r0
 1025              		.loc 1 933 29
 1026 065c 3B69     		ldr	r3, [r7, #16]
 1027 065e D31A     		subs	r3, r2, r3
 1028              		.loc 1 933 13
 1029 0660 41F28832 		movw	r2, #5000
 1030 0664 9342     		cmp	r3, r2
 1031 0666 02D9     		bls	.L98
 934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 1032              		.loc 1 935 17
 1033 0668 0323     		movs	r3, #3
 1034 066a FB75     		strb	r3, [r7, #23]
 936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             break;
 1035              		.loc 1 936 13
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 36


 1036 066c 05E0     		b	.L97
 1037              	.L98:
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1038              		.loc 1 931 15
 1039 066e 744B     		ldr	r3, .L252
 1040 0670 1B6F     		ldr	r3, [r3, #112]
 1041 0672 03F00203 		and	r3, r3, #2
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1042              		.loc 1 931 14
 1043 0676 002B     		cmp	r3, #0
 1044 0678 EDD0     		beq	.L99
 1045              	.L97:
 937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 1046              		.loc 1 941 9
 1047 067a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1048 067c 002B     		cmp	r3, #0
 1049 067e 26D1     		bne	.L100
 942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 1050              		.loc 1 943 9
 1051 0680 7B68     		ldr	r3, [r7, #4]
 1052 0682 D3F8AC30 		ldr	r3, [r3, #172]
 1053 0686 03F44073 		and	r3, r3, #768
 1054 068a B3F5407F 		cmp	r3, #768
 1055 068e 0DD1     		bne	.L101
 1056              		.loc 1 943 9 is_stmt 0 discriminator 1
 1057 0690 6B4B     		ldr	r3, .L252
 1058 0692 1B69     		ldr	r3, [r3, #16]
 1059 0694 23F47C52 		bic	r2, r3, #16128
 1060 0698 7B68     		ldr	r3, [r7, #4]
 1061 069a D3F8AC30 		ldr	r3, [r3, #172]
 1062 069e 1909     		lsrs	r1, r3, #4
 1063 06a0 694B     		ldr	r3, .L252+8
 1064 06a2 0B40     		ands	r3, r3, r1
 1065 06a4 6649     		ldr	r1, .L252
 1066 06a6 1343     		orrs	r3, r3, r2
 1067 06a8 0B61     		str	r3, [r1, #16]
 1068 06aa 05E0     		b	.L102
 1069              	.L101:
 1070              		.loc 1 943 9 discriminator 2
 1071 06ac 644B     		ldr	r3, .L252
 1072 06ae 1B69     		ldr	r3, [r3, #16]
 1073 06b0 634A     		ldr	r2, .L252
 1074 06b2 23F47C53 		bic	r3, r3, #16128
 1075 06b6 1361     		str	r3, [r2, #16]
 1076              	.L102:
 1077              		.loc 1 943 9 discriminator 4
 1078 06b8 614B     		ldr	r3, .L252
 1079 06ba 1A6F     		ldr	r2, [r3, #112]
 1080 06bc 7B68     		ldr	r3, [r7, #4]
 1081 06be D3F8AC30 		ldr	r3, [r3, #172]
 1082 06c2 C3F30B03 		ubfx	r3, r3, #0, #12
 1083 06c6 5E49     		ldr	r1, .L252
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 37


 1084 06c8 1343     		orrs	r3, r3, r2
 1085 06ca 0B67     		str	r3, [r1, #112]
 1086 06cc 04E0     		b	.L91
 1087              	.L100:
 944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
 946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* set overall return value */
 948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = ret;
 1088              		.loc 1 948 16 is_stmt 1
 1089 06ce FB7D     		ldrb	r3, [r7, #23]
 1090 06d0 BB75     		strb	r3, [r7, #22]
 1091 06d2 01E0     		b	.L91
 1092              	.L95:
 949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1093              		.loc 1 954 14
 1094 06d4 FB7D     		ldrb	r3, [r7, #23]
 1095 06d6 BB75     		strb	r3, [r7, #22]
 1096              	.L91:
 955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART1/6 configuration --------------------------*/
 960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 1097              		.loc 1 960 21
 1098 06d8 7B68     		ldr	r3, [r7, #4]
 1099 06da 1B68     		ldr	r3, [r3]
 1100              		.loc 1 960 45
 1101 06dc 03F00103 		and	r3, r3, #1
 1102              		.loc 1 960 5
 1103 06e0 002B     		cmp	r3, #0
 1104 06e2 7ED0     		beq	.L103
 961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart16ClockSelection)
 1105              		.loc 1 962 25
 1106 06e4 7B68     		ldr	r3, [r7, #4]
 1107 06e6 5B6F     		ldr	r3, [r3, #116]
 1108              		.loc 1 962 5
 1109 06e8 282B     		cmp	r3, #40
 1110 06ea 67D8     		bhi	.L104
 1111 06ec 01A2     		adr	r2, .L106
 1112 06ee 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1113 06f2 00BF     		.p2align 2
 1114              	.L106:
 1115 06f4 C3070000 		.word	.L228+1
 1116 06f8 BD070000 		.word	.L104+1
 1117 06fc BD070000 		.word	.L104+1
 1118 0700 BD070000 		.word	.L104+1
 1119 0704 BD070000 		.word	.L104+1
 1120 0708 BD070000 		.word	.L104+1
 1121 070c BD070000 		.word	.L104+1
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 38


 1122 0710 BD070000 		.word	.L104+1
 1123 0714 99070000 		.word	.L110+1
 1124 0718 BD070000 		.word	.L104+1
 1125 071c BD070000 		.word	.L104+1
 1126 0720 BD070000 		.word	.L104+1
 1127 0724 BD070000 		.word	.L104+1
 1128 0728 BD070000 		.word	.L104+1
 1129 072c BD070000 		.word	.L104+1
 1130 0730 BD070000 		.word	.L104+1
 1131 0734 AB070000 		.word	.L109+1
 1132 0738 BD070000 		.word	.L104+1
 1133 073c BD070000 		.word	.L104+1
 1134 0740 BD070000 		.word	.L104+1
 1135 0744 BD070000 		.word	.L104+1
 1136 0748 BD070000 		.word	.L104+1
 1137 074c BD070000 		.word	.L104+1
 1138 0750 BD070000 		.word	.L104+1
 1139 0754 C3070000 		.word	.L228+1
 1140 0758 BD070000 		.word	.L104+1
 1141 075c BD070000 		.word	.L104+1
 1142 0760 BD070000 		.word	.L104+1
 1143 0764 BD070000 		.word	.L104+1
 1144 0768 BD070000 		.word	.L104+1
 1145 076c BD070000 		.word	.L104+1
 1146 0770 BD070000 		.word	.L104+1
 1147 0774 C3070000 		.word	.L228+1
 1148 0778 BD070000 		.word	.L104+1
 1149 077c BD070000 		.word	.L104+1
 1150 0780 BD070000 		.word	.L104+1
 1151 0784 BD070000 		.word	.L104+1
 1152 0788 BD070000 		.word	.L104+1
 1153 078c BD070000 		.word	.L104+1
 1154 0790 BD070000 		.word	.L104+1
 1155 0794 C3070000 		.word	.L228+1
 1156              		.p2align 1
 1157              	.L110:
 963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
 965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
 969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1158              		.loc 1 969 13
 1159 0798 7B68     		ldr	r3, [r7, #4]
 1160 079a 0433     		adds	r3, r3, #4
 1161 079c 0121     		movs	r1, #1
 1162 079e 1846     		mov	r0, r3
 1163 07a0 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1164 07a4 0346     		mov	r3, r0
 1165 07a6 FB75     		strb	r3, [r7, #23]
 970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1166              		.loc 1 971 7
 1167 07a8 0CE0     		b	.L112
 1168              	.L109:
 972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 39


 973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
 974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1169              		.loc 1 974 13
 1170 07aa 7B68     		ldr	r3, [r7, #4]
 1171 07ac 2433     		adds	r3, r3, #36
 1172 07ae 0121     		movs	r1, #1
 1173 07b0 1846     		mov	r0, r3
 1174 07b2 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1175 07b6 0346     		mov	r3, r0
 1176 07b8 FB75     		strb	r3, [r7, #23]
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1177              		.loc 1 976 7
 1178 07ba 03E0     		b	.L112
 1179              	.L104:
 977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_HSI:
 979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART1/6 clock */
 980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_CSI:
 984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART1/6 clock */
 985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_LSE:
 989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART1/6 clock */
 990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1180              		.loc 1 994 11
 1181 07bc 0123     		movs	r3, #1
 1182 07be FB75     		strb	r3, [r7, #23]
 995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1183              		.loc 1 995 7
 1184 07c0 00E0     		b	.L112
 1185              	.L228:
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1186              		.loc 1 966 7
 1187 07c2 00BF     		nop
 1188              	.L112:
 996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1189              		.loc 1 998 7
 1190 07c4 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1191 07c6 002B     		cmp	r3, #0
 1192 07c8 09D1     		bne	.L113
 999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART1/6 clock */
1001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 1193              		.loc 1 1001 7
 1194 07ca 1D4B     		ldr	r3, .L252
 1195 07cc 5B6D     		ldr	r3, [r3, #84]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 40


 1196 07ce 23F03802 		bic	r2, r3, #56
 1197 07d2 7B68     		ldr	r3, [r7, #4]
 1198 07d4 5B6F     		ldr	r3, [r3, #116]
 1199 07d6 1A49     		ldr	r1, .L252
 1200 07d8 1343     		orrs	r3, r3, r2
 1201 07da 4B65     		str	r3, [r1, #84]
 1202 07dc 01E0     		b	.L103
 1203              	.L113:
1002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1204              		.loc 1 1006 14
 1205 07de FB7D     		ldrb	r3, [r7, #23]
 1206 07e0 BB75     		strb	r3, [r7, #22]
 1207              	.L103:
1007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
1011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART2345
 1208              		.loc 1 1011 21
 1209 07e2 7B68     		ldr	r3, [r7, #4]
 1210 07e4 1B68     		ldr	r3, [r3]
 1211              		.loc 1 1011 45
 1212 07e6 03F00203 		and	r3, r3, #2
 1213              		.loc 1 1011 5
 1214 07ea 002B     		cmp	r3, #0
 1215 07ec 3ED0     		beq	.L114
1012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart234578ClockSelection)
 1216              		.loc 1 1013 25
 1217 07ee 7B68     		ldr	r3, [r7, #4]
 1218 07f0 1B6F     		ldr	r3, [r3, #112]
 1219              		.loc 1 1013 5
 1220 07f2 052B     		cmp	r3, #5
 1221 07f4 20D8     		bhi	.L115
 1222 07f6 01A2     		adr	r2, .L117
 1223 07f8 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1224              		.p2align 2
 1225              	.L117:
 1226 07fc 4D080000 		.word	.L229+1
 1227 0800 15080000 		.word	.L121+1
 1228 0804 27080000 		.word	.L120+1
 1229 0808 4D080000 		.word	.L229+1
 1230 080c 4D080000 		.word	.L229+1
 1231 0810 4D080000 		.word	.L229+1
 1232              		.p2align 1
 1233              	.L121:
1014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
1016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
1020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 41


 1234              		.loc 1 1020 13
 1235 0814 7B68     		ldr	r3, [r7, #4]
 1236 0816 0433     		adds	r3, r3, #4
 1237 0818 0121     		movs	r1, #1
 1238 081a 1846     		mov	r0, r3
 1239 081c FFF7FEFF 		bl	RCCEx_PLL2_Config
 1240 0820 0346     		mov	r3, r0
 1241 0822 FB75     		strb	r3, [r7, #23]
1021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1242              		.loc 1 1022 7
 1243 0824 13E0     		b	.L123
 1244              	.L120:
1023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
1025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1245              		.loc 1 1025 13
 1246 0826 7B68     		ldr	r3, [r7, #4]
 1247 0828 2433     		adds	r3, r3, #36
 1248 082a 0121     		movs	r1, #1
 1249 082c 1846     		mov	r0, r3
 1250 082e FFF7FEFF 		bl	RCCEx_PLL3_Config
 1251 0832 0346     		mov	r3, r0
 1252 0834 FB75     		strb	r3, [r7, #23]
1026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1253              		.loc 1 1027 7
 1254 0836 0AE0     		b	.L123
 1255              	.L115:
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_HSI:
1030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_CSI:
1035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_LSE:
1040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
1041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1256              		.loc 1 1045 11
 1257 0838 0123     		movs	r3, #1
 1258 083a FB75     		strb	r3, [r7, #23]
1046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1259              		.loc 1 1046 7
 1260 083c 07E0     		b	.L123
 1261              	.L253:
 1262 083e 00BF     		.align	2
 1263              	.L252:
 1264 0840 00440258 		.word	1476543488
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 42


 1265 0844 00480258 		.word	1476544512
 1266 0848 CFFFFF00 		.word	16777167
 1267              	.L229:
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1268              		.loc 1 1017 7
 1269 084c 00BF     		nop
 1270              	.L123:
1047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1271              		.loc 1 1049 7
 1272 084e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1273 0850 002B     		cmp	r3, #0
 1274 0852 09D1     		bne	.L124
1050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART2/3/4/5/7/8 clock */
1052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 1275              		.loc 1 1052 7
 1276 0854 9F4B     		ldr	r3, .L254
 1277 0856 5B6D     		ldr	r3, [r3, #84]
 1278 0858 23F00702 		bic	r2, r3, #7
 1279 085c 7B68     		ldr	r3, [r7, #4]
 1280 085e 1B6F     		ldr	r3, [r3, #112]
 1281 0860 9C49     		ldr	r1, .L254
 1282 0862 1343     		orrs	r3, r3, r2
 1283 0864 4B65     		str	r3, [r1, #84]
 1284 0866 01E0     		b	.L114
 1285              	.L124:
1053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1286              		.loc 1 1057 14
 1287 0868 FB7D     		ldrb	r3, [r7, #23]
 1288 086a BB75     		strb	r3, [r7, #22]
 1289              	.L114:
1058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 Configuration -------------------------*/
1062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 1290              		.loc 1 1062 21
 1291 086c 7B68     		ldr	r3, [r7, #4]
 1292 086e 1B68     		ldr	r3, [r3]
 1293              		.loc 1 1062 45
 1294 0870 03F00403 		and	r3, r3, #4
 1295              		.loc 1 1062 5
 1296 0874 002B     		cmp	r3, #0
 1297 0876 39D0     		beq	.L125
1063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lpuart1ClockSelection)
 1298              		.loc 1 1064 25
 1299 0878 7B68     		ldr	r3, [r7, #4]
 1300 087a D3F88C30 		ldr	r3, [r3, #140]
 1301              		.loc 1 1064 5
 1302 087e 052B     		cmp	r3, #5
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 43


 1303 0880 20D8     		bhi	.L126
 1304 0882 01A2     		adr	r2, .L128
 1305 0884 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1306              		.p2align 2
 1307              	.L128:
 1308 0888 CB080000 		.word	.L230+1
 1309 088c A1080000 		.word	.L132+1
 1310 0890 B3080000 		.word	.L131+1
 1311 0894 CB080000 		.word	.L230+1
 1312 0898 CB080000 		.word	.L230+1
 1313 089c CB080000 		.word	.L230+1
 1314              		.p2align 1
 1315              	.L132:
1065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
1067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
1071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1316              		.loc 1 1071 13
 1317 08a0 7B68     		ldr	r3, [r7, #4]
 1318 08a2 0433     		adds	r3, r3, #4
 1319 08a4 0121     		movs	r1, #1
 1320 08a6 1846     		mov	r0, r3
 1321 08a8 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1322 08ac 0346     		mov	r3, r0
 1323 08ae FB75     		strb	r3, [r7, #23]
1072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1324              		.loc 1 1073 7
 1325 08b0 0CE0     		b	.L134
 1326              	.L131:
1074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
1076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1327              		.loc 1 1076 13
 1328 08b2 7B68     		ldr	r3, [r7, #4]
 1329 08b4 2433     		adds	r3, r3, #36
 1330 08b6 0121     		movs	r1, #1
 1331 08b8 1846     		mov	r0, r3
 1332 08ba FFF7FEFF 		bl	RCCEx_PLL3_Config
 1333 08be 0346     		mov	r3, r0
 1334 08c0 FB75     		strb	r3, [r7, #23]
1077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1335              		.loc 1 1078 7
 1336 08c2 03E0     		b	.L134
 1337              	.L126:
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_HSI:
1081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of LPUART1 clock */
1082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_CSI:
1086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of LPUART1 clock */
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 44


1087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_LSE:
1091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of LPUART1 clock */
1092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1338              		.loc 1 1096 11
 1339 08c4 0123     		movs	r3, #1
 1340 08c6 FB75     		strb	r3, [r7, #23]
1097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1341              		.loc 1 1097 7
 1342 08c8 00E0     		b	.L134
 1343              	.L230:
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1344              		.loc 1 1068 7
 1345 08ca 00BF     		nop
 1346              	.L134:
1098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1347              		.loc 1 1100 7
 1348 08cc FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1349 08ce 002B     		cmp	r3, #0
 1350 08d0 0AD1     		bne	.L135
1101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPUART1 clock */
1103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 1351              		.loc 1 1103 7
 1352 08d2 804B     		ldr	r3, .L254
 1353 08d4 9B6D     		ldr	r3, [r3, #88]
 1354 08d6 23F00702 		bic	r2, r3, #7
 1355 08da 7B68     		ldr	r3, [r7, #4]
 1356 08dc D3F88C30 		ldr	r3, [r3, #140]
 1357 08e0 7C49     		ldr	r1, .L254
 1358 08e2 1343     		orrs	r3, r3, r2
 1359 08e4 8B65     		str	r3, [r1, #88]
 1360 08e6 01E0     		b	.L125
 1361              	.L135:
1104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1362              		.loc 1 1108 14
 1363 08e8 FB7D     		ldrb	r3, [r7, #23]
 1364 08ea BB75     		strb	r3, [r7, #22]
 1365              	.L125:
1109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration -------------------------------*/
1113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 1366              		.loc 1 1113 21
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 45


 1367 08ec 7B68     		ldr	r3, [r7, #4]
 1368 08ee 1B68     		ldr	r3, [r3]
 1369              		.loc 1 1113 45
 1370 08f0 03F02003 		and	r3, r3, #32
 1371              		.loc 1 1113 5
 1372 08f4 002B     		cmp	r3, #0
 1373 08f6 4BD0     		beq	.L136
1114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim1ClockSelection)
 1374              		.loc 1 1115 25
 1375 08f8 7B68     		ldr	r3, [r7, #4]
 1376 08fa D3F88830 		ldr	r3, [r3, #136]
 1377              		.loc 1 1115 5
 1378 08fe B3F1A04F 		cmp	r3, #1342177280
 1379 0902 2ED0     		beq	.L231
 1380 0904 B3F1A04F 		cmp	r3, #1342177280
 1381 0908 28D8     		bhi	.L138
 1382 090a B3F1804F 		cmp	r3, #1073741824
 1383 090e 2AD0     		beq	.L232
 1384 0910 B3F1804F 		cmp	r3, #1073741824
 1385 0914 22D8     		bhi	.L138
 1386 0916 B3F1405F 		cmp	r3, #805306368
 1387 091a 26D0     		beq	.L233
 1388 091c B3F1405F 		cmp	r3, #805306368
 1389 0920 1CD8     		bhi	.L138
 1390 0922 B3F1005F 		cmp	r3, #536870912
 1391 0926 10D0     		beq	.L141
 1392 0928 B3F1005F 		cmp	r3, #536870912
 1393 092c 16D8     		bhi	.L138
 1394 092e 002B     		cmp	r3, #0
 1395 0930 1DD0     		beq	.L234
 1396 0932 B3F1805F 		cmp	r3, #268435456
 1397 0936 11D1     		bne	.L138
1116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PCLK1:      /* CD/D2 PCLK1 as clock source for LPTIM1*/
1118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/
1122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1398              		.loc 1 1123 13
 1399 0938 7B68     		ldr	r3, [r7, #4]
 1400 093a 0433     		adds	r3, r3, #4
 1401 093c 0021     		movs	r1, #0
 1402 093e 1846     		mov	r0, r3
 1403 0940 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1404 0944 0346     		mov	r3, r0
 1405 0946 FB75     		strb	r3, [r7, #23]
1124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1406              		.loc 1 1126 7
 1407 0948 12E0     		b	.L144
 1408              	.L141:
1127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 46


1129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1409              		.loc 1 1129 13
 1410 094a 7B68     		ldr	r3, [r7, #4]
 1411 094c 2433     		adds	r3, r3, #36
 1412 094e 0221     		movs	r1, #2
 1413 0950 1846     		mov	r0, r3
 1414 0952 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1415 0956 0346     		mov	r3, r0
 1416 0958 FB75     		strb	r3, [r7, #23]
1130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1417              		.loc 1 1132 7
 1418 095a 09E0     		b	.L144
 1419              	.L138:
1133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSE:
1135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM1 clock*/
1136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSI:
1140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM1 clock*/
1141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_CLKP:
1144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
1145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1420              		.loc 1 1149 11
 1421 095c 0123     		movs	r3, #1
 1422 095e FB75     		strb	r3, [r7, #23]
1150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1423              		.loc 1 1150 7
 1424 0960 06E0     		b	.L144
 1425              	.L231:
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1426              		.loc 1 1146 7
 1427 0962 00BF     		nop
 1428 0964 04E0     		b	.L144
 1429              	.L232:
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_CLKP:
 1430              		.loc 1 1142 7
 1431 0966 00BF     		nop
 1432 0968 02E0     		b	.L144
 1433              	.L233:
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1434              		.loc 1 1137 7
 1435 096a 00BF     		nop
 1436 096c 00E0     		b	.L144
 1437              	.L234:
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1438              		.loc 1 1119 7
 1439 096e 00BF     		nop
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 47


 1440              	.L144:
1151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1441              		.loc 1 1153 7
 1442 0970 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1443 0972 002B     		cmp	r3, #0
 1444 0974 0AD1     		bne	.L145
1154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM1 clock*/
1156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 1445              		.loc 1 1156 7
 1446 0976 574B     		ldr	r3, .L254
 1447 0978 5B6D     		ldr	r3, [r3, #84]
 1448 097a 23F0E042 		bic	r2, r3, #1879048192
 1449 097e 7B68     		ldr	r3, [r7, #4]
 1450 0980 D3F88830 		ldr	r3, [r3, #136]
 1451 0984 5349     		ldr	r1, .L254
 1452 0986 1343     		orrs	r3, r3, r2
 1453 0988 4B65     		str	r3, [r1, #84]
 1454 098a 01E0     		b	.L136
 1455              	.L145:
1157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1456              		.loc 1 1161 14
 1457 098c FB7D     		ldrb	r3, [r7, #23]
 1458 098e BB75     		strb	r3, [r7, #22]
 1459              	.L136:
1162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM2 configuration -------------------------------*/
1166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 1460              		.loc 1 1166 21
 1461 0990 7B68     		ldr	r3, [r7, #4]
 1462 0992 1B68     		ldr	r3, [r3]
 1463              		.loc 1 1166 45
 1464 0994 03F04003 		and	r3, r3, #64
 1465              		.loc 1 1166 5
 1466 0998 002B     		cmp	r3, #0
 1467 099a 4BD0     		beq	.L146
1167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim2ClockSelection)
 1468              		.loc 1 1168 25
 1469 099c 7B68     		ldr	r3, [r7, #4]
 1470 099e D3F89430 		ldr	r3, [r3, #148]
 1471              		.loc 1 1168 5
 1472 09a2 B3F5A05F 		cmp	r3, #5120
 1473 09a6 2ED0     		beq	.L235
 1474 09a8 B3F5A05F 		cmp	r3, #5120
 1475 09ac 28D8     		bhi	.L148
 1476 09ae B3F5805F 		cmp	r3, #4096
 1477 09b2 2AD0     		beq	.L236
 1478 09b4 B3F5805F 		cmp	r3, #4096
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 48


 1479 09b8 22D8     		bhi	.L148
 1480 09ba B3F5406F 		cmp	r3, #3072
 1481 09be 26D0     		beq	.L237
 1482 09c0 B3F5406F 		cmp	r3, #3072
 1483 09c4 1CD8     		bhi	.L148
 1484 09c6 B3F5006F 		cmp	r3, #2048
 1485 09ca 10D0     		beq	.L151
 1486 09cc B3F5006F 		cmp	r3, #2048
 1487 09d0 16D8     		bhi	.L148
 1488 09d2 002B     		cmp	r3, #0
 1489 09d4 1DD0     		beq	.L238
 1490 09d6 B3F5806F 		cmp	r3, #1024
 1491 09da 11D1     		bne	.L148
1169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM2*/
1171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/
1175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1492              		.loc 1 1176 13
 1493 09dc 7B68     		ldr	r3, [r7, #4]
 1494 09de 0433     		adds	r3, r3, #4
 1495 09e0 0021     		movs	r1, #0
 1496 09e2 1846     		mov	r0, r3
 1497 09e4 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1498 09e8 0346     		mov	r3, r0
 1499 09ea FB75     		strb	r3, [r7, #23]
1177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1500              		.loc 1 1179 7
 1501 09ec 12E0     		b	.L154
 1502              	.L151:
1180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
1182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1503              		.loc 1 1182 13
 1504 09ee 7B68     		ldr	r3, [r7, #4]
 1505 09f0 2433     		adds	r3, r3, #36
 1506 09f2 0221     		movs	r1, #2
 1507 09f4 1846     		mov	r0, r3
 1508 09f6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1509 09fa 0346     		mov	r3, r0
 1510 09fc FB75     		strb	r3, [r7, #23]
1183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1511              		.loc 1 1185 7
 1512 09fe 09E0     		b	.L154
 1513              	.L148:
1186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSE:
1188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM2 clock*/
1189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 49


1191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSI:
1193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM2 clock*/
1194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_CLKP:
1197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
1198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1514              		.loc 1 1202 11
 1515 0a00 0123     		movs	r3, #1
 1516 0a02 FB75     		strb	r3, [r7, #23]
1203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1517              		.loc 1 1203 7
 1518 0a04 06E0     		b	.L154
 1519              	.L235:
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1520              		.loc 1 1199 7
 1521 0a06 00BF     		nop
 1522 0a08 04E0     		b	.L154
 1523              	.L236:
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_CLKP:
 1524              		.loc 1 1195 7
 1525 0a0a 00BF     		nop
 1526 0a0c 02E0     		b	.L154
 1527              	.L237:
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1528              		.loc 1 1190 7
 1529 0a0e 00BF     		nop
 1530 0a10 00E0     		b	.L154
 1531              	.L238:
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1532              		.loc 1 1172 7
 1533 0a12 00BF     		nop
 1534              	.L154:
1204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1535              		.loc 1 1206 7
 1536 0a14 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1537 0a16 002B     		cmp	r3, #0
 1538 0a18 0AD1     		bne	.L155
1207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM2 clock*/
1209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 1539              		.loc 1 1209 7
 1540 0a1a 2E4B     		ldr	r3, .L254
 1541 0a1c 9B6D     		ldr	r3, [r3, #88]
 1542 0a1e 23F4E052 		bic	r2, r3, #7168
 1543 0a22 7B68     		ldr	r3, [r7, #4]
 1544 0a24 D3F89430 		ldr	r3, [r3, #148]
 1545 0a28 2A49     		ldr	r1, .L254
 1546 0a2a 1343     		orrs	r3, r3, r2
 1547 0a2c 8B65     		str	r3, [r1, #88]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 50


 1548 0a2e 01E0     		b	.L146
 1549              	.L155:
1210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1550              		.loc 1 1214 14
 1551 0a30 FB7D     		ldrb	r3, [r7, #23]
 1552 0a32 BB75     		strb	r3, [r7, #22]
 1553              	.L146:
1215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM345 configuration -------------------------------*/
1219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 1554              		.loc 1 1219 21
 1555 0a34 7B68     		ldr	r3, [r7, #4]
 1556 0a36 1B68     		ldr	r3, [r3]
 1557              		.loc 1 1219 45
 1558 0a38 03F08003 		and	r3, r3, #128
 1559              		.loc 1 1219 5
 1560 0a3c 002B     		cmp	r3, #0
 1561 0a3e 4DD0     		beq	.L156
1220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim345ClockSelection)
 1562              		.loc 1 1221 25
 1563 0a40 7B68     		ldr	r3, [r7, #4]
 1564 0a42 D3F89830 		ldr	r3, [r3, #152]
 1565              		.loc 1 1221 5
 1566 0a46 B3F5204F 		cmp	r3, #40960
 1567 0a4a 2ED0     		beq	.L239
 1568 0a4c B3F5204F 		cmp	r3, #40960
 1569 0a50 28D8     		bhi	.L158
 1570 0a52 B3F5004F 		cmp	r3, #32768
 1571 0a56 2AD0     		beq	.L240
 1572 0a58 B3F5004F 		cmp	r3, #32768
 1573 0a5c 22D8     		bhi	.L158
 1574 0a5e B3F5C04F 		cmp	r3, #24576
 1575 0a62 26D0     		beq	.L241
 1576 0a64 B3F5C04F 		cmp	r3, #24576
 1577 0a68 1CD8     		bhi	.L158
 1578 0a6a B3F5804F 		cmp	r3, #16384
 1579 0a6e 10D0     		beq	.L161
 1580 0a70 B3F5804F 		cmp	r3, #16384
 1581 0a74 16D8     		bhi	.L158
 1582 0a76 002B     		cmp	r3, #0
 1583 0a78 1DD0     		beq	.L242
 1584 0a7a B3F5005F 		cmp	r3, #8192
 1585 0a7e 11D1     		bne	.L158
1222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 *
1225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 51


1229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1586              		.loc 1 1229 13
 1587 0a80 7B68     		ldr	r3, [r7, #4]
 1588 0a82 0433     		adds	r3, r3, #4
 1589 0a84 0021     		movs	r1, #0
 1590 0a86 1846     		mov	r0, r3
 1591 0a88 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1592 0a8c 0346     		mov	r3, r0
 1593 0a8e FB75     		strb	r3, [r7, #23]
1230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1594              		.loc 1 1232 7
 1595 0a90 12E0     		b	.L164
 1596              	.L161:
1233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
1235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1597              		.loc 1 1235 13
 1598 0a92 7B68     		ldr	r3, [r7, #4]
 1599 0a94 2433     		adds	r3, r3, #36
 1600 0a96 0221     		movs	r1, #2
 1601 0a98 1846     		mov	r0, r3
 1602 0a9a FFF7FEFF 		bl	RCCEx_PLL3_Config
 1603 0a9e 0346     		mov	r3, r0
 1604 0aa0 FB75     		strb	r3, [r7, #23]
1236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1605              		.loc 1 1238 7
 1606 0aa2 09E0     		b	.L164
 1607              	.L158:
1239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSE:
1241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM3/4/5 clock */
1242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSI:
1246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM3/4/5 clock */
1247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_CLKP:
1250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
1251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1608              		.loc 1 1255 11
 1609 0aa4 0123     		movs	r3, #1
 1610 0aa6 FB75     		strb	r3, [r7, #23]
1256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1611              		.loc 1 1256 7
 1612 0aa8 06E0     		b	.L164
 1613              	.L239:
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 52


 1614              		.loc 1 1252 7
 1615 0aaa 00BF     		nop
 1616 0aac 04E0     		b	.L164
 1617              	.L240:
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_CLKP:
 1618              		.loc 1 1248 7
 1619 0aae 00BF     		nop
 1620 0ab0 02E0     		b	.L164
 1621              	.L241:
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1622              		.loc 1 1243 7
 1623 0ab2 00BF     		nop
 1624 0ab4 00E0     		b	.L164
 1625              	.L242:
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1626              		.loc 1 1226 7
 1627 0ab6 00BF     		nop
 1628              	.L164:
1257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1629              		.loc 1 1259 7
 1630 0ab8 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1631 0aba 002B     		cmp	r3, #0
 1632 0abc 0CD1     		bne	.L165
1260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM3/4/5 clock */
1262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 1633              		.loc 1 1262 7
 1634 0abe 054B     		ldr	r3, .L254
 1635 0ac0 9B6D     		ldr	r3, [r3, #88]
 1636 0ac2 23F46042 		bic	r2, r3, #57344
 1637 0ac6 7B68     		ldr	r3, [r7, #4]
 1638 0ac8 D3F89830 		ldr	r3, [r3, #152]
 1639 0acc 0149     		ldr	r1, .L254
 1640 0ace 1343     		orrs	r3, r3, r2
 1641 0ad0 8B65     		str	r3, [r1, #88]
 1642 0ad2 03E0     		b	.L156
 1643              	.L255:
 1644              		.align	2
 1645              	.L254:
 1646 0ad4 00440258 		.word	1476543488
 1647              	.L165:
1263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1648              		.loc 1 1267 14
 1649 0ad8 FB7D     		ldrb	r3, [r7, #23]
 1650 0ada BB75     		strb	r3, [r7, #22]
 1651              	.L156:
1268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
1272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 53


1273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 1652              		.loc 1 1273 21
 1653 0adc 7B68     		ldr	r3, [r7, #4]
 1654 0ade 1B68     		ldr	r3, [r3]
 1655              		.loc 1 1273 45
 1656 0ae0 03F00803 		and	r3, r3, #8
 1657              		.loc 1 1273 5
 1658 0ae4 002B     		cmp	r3, #0
 1659 0ae6 18D0     		beq	.L166
1274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));
1277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 1660              		.loc 1 1278 23
 1661 0ae8 7B68     		ldr	r3, [r7, #4]
 1662 0aea DB6F     		ldr	r3, [r3, #124]
 1663              		.loc 1 1278 8
 1664 0aec B3F5805F 		cmp	r3, #4096
 1665 0af0 0AD1     		bne	.L167
1279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 1666              		.loc 1 1280 12
 1667 0af2 7B68     		ldr	r3, [r7, #4]
 1668 0af4 2433     		adds	r3, r3, #36
 1669 0af6 0221     		movs	r1, #2
 1670 0af8 1846     		mov	r0, r3
 1671 0afa FFF7FEFF 		bl	RCCEx_PLL3_Config
 1672 0afe 0346     		mov	r3, r0
 1673              		.loc 1 1280 11
 1674 0b00 002B     		cmp	r3, #0
 1675 0b02 01D0     		beq	.L167
1281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 1676              		.loc 1 1282 18
 1677 0b04 0123     		movs	r3, #1
 1678 0b06 BB75     		strb	r3, [r7, #22]
 1679              	.L167:
1283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 1680              		.loc 1 1286 7
 1681 0b08 8A4B     		ldr	r3, .L256
 1682 0b0a 5B6D     		ldr	r3, [r3, #84]
 1683 0b0c 23F44052 		bic	r2, r3, #12288
 1684 0b10 7B68     		ldr	r3, [r7, #4]
 1685 0b12 DB6F     		ldr	r3, [r3, #124]
 1686 0b14 8749     		ldr	r1, .L256
 1687 0b16 1343     		orrs	r3, r3, r2
 1688 0b18 4B65     		str	r3, [r1, #84]
 1689              	.L166:
1287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
1291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 54


1292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
1294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
1296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
1298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           status = HAL_ERROR;
1300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
1304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* I2C5 */
1307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C4 Configuration ------------------------*/
1309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 1690              		.loc 1 1309 21
 1691 0b1a 7B68     		ldr	r3, [r7, #4]
 1692 0b1c 1B68     		ldr	r3, [r3]
 1693              		.loc 1 1309 45
 1694 0b1e 03F01003 		and	r3, r3, #16
 1695              		.loc 1 1309 5
 1696 0b22 002B     		cmp	r3, #0
 1697 0b24 1AD0     		beq	.L168
1310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
1313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 1698              		.loc 1 1314 23
 1699 0b26 7B68     		ldr	r3, [r7, #4]
 1700 0b28 D3F89030 		ldr	r3, [r3, #144]
 1701              		.loc 1 1314 8
 1702 0b2c B3F5807F 		cmp	r3, #256
 1703 0b30 0AD1     		bne	.L169
1315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 1704              		.loc 1 1316 10
 1705 0b32 7B68     		ldr	r3, [r7, #4]
 1706 0b34 2433     		adds	r3, r3, #36
 1707 0b36 0221     		movs	r1, #2
 1708 0b38 1846     		mov	r0, r3
 1709 0b3a FFF7FEFF 		bl	RCCEx_PLL3_Config
 1710 0b3e 0346     		mov	r3, r0
 1711              		.loc 1 1316 9
 1712 0b40 002B     		cmp	r3, #0
 1713 0b42 01D0     		beq	.L169
1317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 1714              		.loc 1 1318 16
 1715 0b44 0123     		movs	r3, #1
 1716 0b46 BB75     		strb	r3, [r7, #22]
 1717              	.L169:
1319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 55


1321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 1718              		.loc 1 1322 7
 1719 0b48 7A4B     		ldr	r3, .L256
 1720 0b4a 9B6D     		ldr	r3, [r3, #88]
 1721 0b4c 23F44072 		bic	r2, r3, #768
 1722 0b50 7B68     		ldr	r3, [r7, #4]
 1723 0b52 D3F89030 		ldr	r3, [r3, #144]
 1724 0b56 7749     		ldr	r1, .L256
 1725 0b58 1343     		orrs	r3, r3, r2
 1726 0b5a 8B65     		str	r3, [r1, #88]
 1727              	.L168:
1323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- ADC configuration -------------------------------*/
1327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 1728              		.loc 1 1327 21
 1729 0b5c 7B68     		ldr	r3, [r7, #4]
 1730 0b5e 1B68     		ldr	r3, [r3]
 1731              		.loc 1 1327 45
 1732 0b60 03F40023 		and	r3, r3, #524288
 1733              		.loc 1 1327 5
 1734 0b64 002B     		cmp	r3, #0
 1735 0b66 34D0     		beq	.L170
1328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->AdcClockSelection)
 1736              		.loc 1 1329 25
 1737 0b68 7B68     		ldr	r3, [r7, #4]
 1738 0b6a D3F89C30 		ldr	r3, [r3, #156]
 1739              		.loc 1 1329 5
 1740 0b6e B3F5003F 		cmp	r3, #131072
 1741 0b72 1DD0     		beq	.L243
 1742 0b74 B3F5003F 		cmp	r3, #131072
 1743 0b78 17D8     		bhi	.L172
 1744 0b7a 002B     		cmp	r3, #0
 1745 0b7c 03D0     		beq	.L173
 1746 0b7e B3F5803F 		cmp	r3, #65536
 1747 0b82 09D0     		beq	.L174
 1748 0b84 11E0     		b	.L172
 1749              	.L173:
1330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/
1333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1750              		.loc 1 1334 13
 1751 0b86 7B68     		ldr	r3, [r7, #4]
 1752 0b88 0433     		adds	r3, r3, #4
 1753 0b8a 0021     		movs	r1, #0
 1754 0b8c 1846     		mov	r0, r3
 1755 0b8e FFF7FEFF 		bl	RCCEx_PLL2_Config
 1756 0b92 0346     		mov	r3, r0
 1757 0b94 FB75     		strb	r3, [r7, #23]
1335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 56


 1758              		.loc 1 1337 7
 1759 0b96 0CE0     		b	.L175
 1760              	.L174:
1338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
1340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1761              		.loc 1 1340 13
 1762 0b98 7B68     		ldr	r3, [r7, #4]
 1763 0b9a 2433     		adds	r3, r3, #36
 1764 0b9c 0221     		movs	r1, #2
 1765 0b9e 1846     		mov	r0, r3
 1766 0ba0 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1767 0ba4 0346     		mov	r3, r0
 1768 0ba6 FB75     		strb	r3, [r7, #23]
1341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1769              		.loc 1 1343 7
 1770 0ba8 03E0     		b	.L175
 1771              	.L172:
1344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_CLKP:
1346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
1347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1772              		.loc 1 1351 11
 1773 0baa 0123     		movs	r3, #1
 1774 0bac FB75     		strb	r3, [r7, #23]
1352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1775              		.loc 1 1352 7
 1776 0bae 00E0     		b	.L175
 1777              	.L243:
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1778              		.loc 1 1348 7
 1779 0bb0 00BF     		nop
 1780              	.L175:
1353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1781              		.loc 1 1355 7
 1782 0bb2 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1783 0bb4 002B     		cmp	r3, #0
 1784 0bb6 0AD1     		bne	.L176
1356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of ADC clock*/
1358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 1785              		.loc 1 1358 7
 1786 0bb8 5E4B     		ldr	r3, .L256
 1787 0bba 9B6D     		ldr	r3, [r3, #88]
 1788 0bbc 23F44032 		bic	r2, r3, #196608
 1789 0bc0 7B68     		ldr	r3, [r7, #4]
 1790 0bc2 D3F89C30 		ldr	r3, [r3, #156]
 1791 0bc6 5B49     		ldr	r1, .L256
 1792 0bc8 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 57


 1793 0bca 8B65     		str	r3, [r1, #88]
 1794 0bcc 01E0     		b	.L170
 1795              	.L176:
1359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1796              		.loc 1 1363 14
 1797 0bce FB7D     		ldrb	r3, [r7, #23]
 1798 0bd0 BB75     		strb	r3, [r7, #22]
 1799              	.L170:
1364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ USB Configuration -------------------------*/
1368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 1800              		.loc 1 1368 21
 1801 0bd2 7B68     		ldr	r3, [r7, #4]
 1802 0bd4 1B68     		ldr	r3, [r3]
 1803              		.loc 1 1368 45
 1804 0bd6 03F48023 		and	r3, r3, #262144
 1805              		.loc 1 1368 5
 1806 0bda 002B     		cmp	r3, #0
 1807 0bdc 33D0     		beq	.L177
1369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->UsbClockSelection)
 1808              		.loc 1 1371 25
 1809 0bde 7B68     		ldr	r3, [r7, #4]
 1810 0be0 D3F88030 		ldr	r3, [r3, #128]
 1811              		.loc 1 1371 5
 1812 0be4 B3F5401F 		cmp	r3, #3145728
 1813 0be8 1CD0     		beq	.L244
 1814 0bea B3F5401F 		cmp	r3, #3145728
 1815 0bee 16D8     		bhi	.L179
 1816 0bf0 B3F5801F 		cmp	r3, #1048576
 1817 0bf4 03D0     		beq	.L180
 1818 0bf6 B3F5001F 		cmp	r3, #2097152
 1819 0bfa 07D0     		beq	.L181
 1820 0bfc 0FE0     		b	.L179
 1821              	.L180:
1372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
1374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable USB Clock output generated form System USB . */
1375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1822              		.loc 1 1375 7
 1823 0bfe 4D4B     		ldr	r3, .L256
 1824 0c00 DB6A     		ldr	r3, [r3, #44]
 1825 0c02 4C4A     		ldr	r2, .L256
 1826 0c04 43F40033 		orr	r3, r3, #131072
 1827 0c08 D362     		str	r3, [r2, #44]
1376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1828              		.loc 1 1378 7
 1829 0c0a 0CE0     		b	.L182
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 58


 1830              	.L181:
1379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/
1381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1831              		.loc 1 1382 13
 1832 0c0c 7B68     		ldr	r3, [r7, #4]
 1833 0c0e 2433     		adds	r3, r3, #36
 1834 0c10 0121     		movs	r1, #1
 1835 0c12 1846     		mov	r0, r3
 1836 0c14 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1837 0c18 0346     		mov	r3, r0
 1838 0c1a FB75     		strb	r3, [r7, #23]
1383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1839              		.loc 1 1385 7
 1840 0c1c 03E0     		b	.L182
 1841              	.L179:
1386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_HSI48:
1388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of USB clock */
1389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1842              		.loc 1 1393 11
 1843 0c1e 0123     		movs	r3, #1
 1844 0c20 FB75     		strb	r3, [r7, #23]
1394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1845              		.loc 1 1394 7
 1846 0c22 00E0     		b	.L182
 1847              	.L244:
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1848              		.loc 1 1390 7
 1849 0c24 00BF     		nop
 1850              	.L182:
1395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1851              		.loc 1 1397 7
 1852 0c26 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1853 0c28 002B     		cmp	r3, #0
 1854 0c2a 0AD1     		bne	.L183
1398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USB clock*/
1400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 1855              		.loc 1 1400 7
 1856 0c2c 414B     		ldr	r3, .L256
 1857 0c2e 5B6D     		ldr	r3, [r3, #84]
 1858 0c30 23F44012 		bic	r2, r3, #3145728
 1859 0c34 7B68     		ldr	r3, [r7, #4]
 1860 0c36 D3F88030 		ldr	r3, [r3, #128]
 1861 0c3a 3E49     		ldr	r1, .L256
 1862 0c3c 1343     		orrs	r3, r3, r2
 1863 0c3e 4B65     		str	r3, [r1, #84]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 59


 1864 0c40 01E0     		b	.L177
 1865              	.L183:
1401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1866              		.loc 1 1405 14
 1867 0c42 FB7D     		ldrb	r3, [r7, #23]
 1868 0c44 BB75     		strb	r3, [r7, #22]
 1869              	.L177:
1406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------- SDMMC Configuration ------------------------------------*
1411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 1870              		.loc 1 1411 21
 1871 0c46 7B68     		ldr	r3, [r7, #4]
 1872 0c48 1B68     		ldr	r3, [r3]
 1873              		.loc 1 1411 45
 1874 0c4a 03F48033 		and	r3, r3, #65536
 1875              		.loc 1 1411 5
 1876 0c4e 002B     		cmp	r3, #0
 1877 0c50 29D0     		beq	.L184
1412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
1415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SdmmcClockSelection)
 1878              		.loc 1 1416 25
 1879 0c52 7B68     		ldr	r3, [r7, #4]
 1880 0c54 DB6C     		ldr	r3, [r3, #76]
 1881              		.loc 1 1416 5
 1882 0c56 002B     		cmp	r3, #0
 1883 0c58 03D0     		beq	.L185
 1884 0c5a B3F5803F 		cmp	r3, #65536
 1885 0c5e 07D0     		beq	.L186
 1886 0c60 0FE0     		b	.L205
 1887              	.L185:
1417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
1419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SDMMC Clock output generated form System PLL . */
1420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1888              		.loc 1 1420 7
 1889 0c62 344B     		ldr	r3, .L256
 1890 0c64 DB6A     		ldr	r3, [r3, #44]
 1891 0c66 334A     		ldr	r2, .L256
 1892 0c68 43F40033 		orr	r3, r3, #131072
 1893 0c6c D362     		str	r3, [r2, #44]
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1894              		.loc 1 1423 7
 1895 0c6e 0BE0     		b	.L188
 1896              	.L186:
1424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 60


1425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/
1426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 1897              		.loc 1 1427 13
 1898 0c70 7B68     		ldr	r3, [r7, #4]
 1899 0c72 0433     		adds	r3, r3, #4
 1900 0c74 0221     		movs	r1, #2
 1901 0c76 1846     		mov	r0, r3
 1902 0c78 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1903 0c7c 0346     		mov	r3, r0
 1904 0c7e FB75     		strb	r3, [r7, #23]
1428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1905              		.loc 1 1430 7
 1906 0c80 02E0     		b	.L188
 1907              	.L205:
1431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1908              		.loc 1 1433 11
 1909 0c82 0123     		movs	r3, #1
 1910 0c84 FB75     		strb	r3, [r7, #23]
1434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1911              		.loc 1 1434 7
 1912 0c86 00BF     		nop
 1913              	.L188:
1435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1914              		.loc 1 1437 7
 1915 0c88 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1916 0c8a 002B     		cmp	r3, #0
 1917 0c8c 09D1     		bne	.L189
1438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SDMMC clock*/
1440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 1918              		.loc 1 1440 7
 1919 0c8e 294B     		ldr	r3, .L256
 1920 0c90 DB6C     		ldr	r3, [r3, #76]
 1921 0c92 23F48032 		bic	r2, r3, #65536
 1922 0c96 7B68     		ldr	r3, [r7, #4]
 1923 0c98 DB6C     		ldr	r3, [r3, #76]
 1924 0c9a 2649     		ldr	r1, .L256
 1925 0c9c 1343     		orrs	r3, r3, r2
 1926 0c9e CB64     		str	r3, [r1, #76]
 1927 0ca0 01E0     		b	.L184
 1928              	.L189:
1441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1929              		.loc 1 1445 14
 1930 0ca2 FB7D     		ldrb	r3, [r7, #23]
 1931 0ca4 BB75     		strb	r3, [r7, #22]
 1932              	.L184:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 61


1446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------------------- LTDC Configuration -----------------------------------*/
1451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 1933              		.loc 1 1451 21
 1934 0ca6 7B68     		ldr	r3, [r7, #4]
 1935 0ca8 1B68     		ldr	r3, [r3]
 1936              		.loc 1 1451 45
 1937 0caa 03F00053 		and	r3, r3, #536870912
 1938              		.loc 1 1451 5
 1939 0cae 002B     		cmp	r3, #0
 1940 0cb0 0AD0     		beq	.L190
1452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 1941              		.loc 1 1453 8
 1942 0cb2 7B68     		ldr	r3, [r7, #4]
 1943 0cb4 2433     		adds	r3, r3, #36
 1944 0cb6 0221     		movs	r1, #2
 1945 0cb8 1846     		mov	r0, r3
 1946 0cba FFF7FEFF 		bl	RCCEx_PLL3_Config
 1947 0cbe 0346     		mov	r3, r0
 1948              		.loc 1 1453 7
 1949 0cc0 002B     		cmp	r3, #0
 1950 0cc2 01D0     		beq	.L190
1454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status=HAL_ERROR;
 1951              		.loc 1 1455 13
 1952 0cc4 0123     		movs	r3, #1
 1953 0cc6 BB75     		strb	r3, [r7, #22]
 1954              	.L190:
1456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ RNG Configuration -------------------------*/
1461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 1955              		.loc 1 1461 21
 1956 0cc8 7B68     		ldr	r3, [r7, #4]
 1957 0cca 1B68     		ldr	r3, [r3]
 1958              		.loc 1 1461 45
 1959 0ccc 03F40033 		and	r3, r3, #131072
 1960              		.loc 1 1461 5
 1961 0cd0 002B     		cmp	r3, #0
 1962 0cd2 33D0     		beq	.L191
1462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->RngClockSelection)
 1963              		.loc 1 1464 25
 1964 0cd4 7B68     		ldr	r3, [r7, #4]
 1965 0cd6 9B6F     		ldr	r3, [r3, #120]
 1966              		.loc 1 1464 5
 1967 0cd8 B3F5407F 		cmp	r3, #768
 1968 0cdc 17D0     		beq	.L245
 1969 0cde B3F5407F 		cmp	r3, #768
 1970 0ce2 11D8     		bhi	.L193
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 62


 1971 0ce4 B3F5007F 		cmp	r3, #512
 1972 0ce8 13D0     		beq	.L246
 1973 0cea B3F5007F 		cmp	r3, #512
 1974 0cee 0BD8     		bhi	.L193
 1975 0cf0 002B     		cmp	r3, #0
 1976 0cf2 10D0     		beq	.L247
 1977 0cf4 B3F5807F 		cmp	r3, #256
 1978 0cf8 06D1     		bne	.L193
1465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
1467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable RNG Clock output generated form System RNG . */
1468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1979              		.loc 1 1468 7
 1980 0cfa 0E4B     		ldr	r3, .L256
 1981 0cfc DB6A     		ldr	r3, [r3, #44]
 1982 0cfe 0D4A     		ldr	r2, .L256
 1983 0d00 43F40033 		orr	r3, r3, #131072
 1984 0d04 D362     		str	r3, [r2, #44]
1469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1985              		.loc 1 1471 7
 1986 0d06 07E0     		b	.L196
 1987              	.L193:
1472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSE: /* LSE is used as clock source for RNG*/
1474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSI: /* LSI is used as clock source for RNG*/
1479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_HSI48:
1483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of RNG clock */
1484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1988              		.loc 1 1488 11
 1989 0d08 0123     		movs	r3, #1
 1990 0d0a FB75     		strb	r3, [r7, #23]
1489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1991              		.loc 1 1489 7
 1992 0d0c 04E0     		b	.L196
 1993              	.L245:
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_HSI48:
 1994              		.loc 1 1481 7
 1995 0d0e 00BF     		nop
 1996 0d10 02E0     		b	.L196
 1997              	.L246:
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1998              		.loc 1 1476 7
 1999 0d12 00BF     		nop
 2000 0d14 00E0     		b	.L196
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 63


 2001              	.L247:
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2002              		.loc 1 1485 7
 2003 0d16 00BF     		nop
 2004              	.L196:
1490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 2005              		.loc 1 1492 7
 2006 0d18 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2007 0d1a 002B     		cmp	r3, #0
 2008 0d1c 0CD1     		bne	.L197
1493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of RNG clock*/
1495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 2009              		.loc 1 1495 7
 2010 0d1e 054B     		ldr	r3, .L256
 2011 0d20 5B6D     		ldr	r3, [r3, #84]
 2012 0d22 23F44072 		bic	r2, r3, #768
 2013 0d26 7B68     		ldr	r3, [r7, #4]
 2014 0d28 9B6F     		ldr	r3, [r3, #120]
 2015 0d2a 0249     		ldr	r1, .L256
 2016 0d2c 1343     		orrs	r3, r3, r2
 2017 0d2e 4B65     		str	r3, [r1, #84]
 2018 0d30 04E0     		b	.L191
 2019              	.L257:
 2020 0d32 00BF     		.align	2
 2021              	.L256:
 2022 0d34 00440258 		.word	1476543488
 2023              	.L197:
1496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2024              		.loc 1 1500 14
 2025 0d38 FB7D     		ldrb	r3, [r7, #23]
 2026 0d3a BB75     		strb	r3, [r7, #22]
 2027              	.L191:
1501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ SWPMI1 Configuration ------------------------*/
1506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 2028              		.loc 1 1506 21
 2029 0d3c 7B68     		ldr	r3, [r7, #4]
 2030 0d3e 1B68     		ldr	r3, [r3]
 2031              		.loc 1 1506 45
 2032 0d40 03F48013 		and	r3, r3, #1048576
 2033              		.loc 1 1506 5
 2034 0d44 002B     		cmp	r3, #0
 2035 0d46 08D0     		beq	.L198
1507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
1510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 64


1511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 interface clock source */
1512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 2036              		.loc 1 1512 5
 2037 0d48 294B     		ldr	r3, .L258
 2038 0d4a 1B6D     		ldr	r3, [r3, #80]
 2039 0d4c 23F00042 		bic	r2, r3, #-2147483648
 2040 0d50 7B68     		ldr	r3, [r7, #4]
 2041 0d52 DB6E     		ldr	r3, [r3, #108]
 2042 0d54 2649     		ldr	r1, .L258
 2043 0d56 1343     		orrs	r3, r3, r2
 2044 0d58 0B65     		str	r3, [r1, #80]
 2045              	.L198:
1513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ HRTIM1 clock Configuration ----------------*/
1516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
1517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
1520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the HRTIM1 clock source */
1522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
1523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*HRTIM1*/
1525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM1 Configuration ------------------------*/
1526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 2046              		.loc 1 1526 21
 2047 0d5a 7B68     		ldr	r3, [r7, #4]
 2048 0d5c 1B68     		ldr	r3, [r3]
 2049              		.loc 1 1526 45
 2050 0d5e 03F40013 		and	r3, r3, #2097152
 2051              		.loc 1 1526 5
 2052 0d62 002B     		cmp	r3, #0
 2053 0d64 08D0     		beq	.L199
1527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
1530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
1532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 2054              		.loc 1 1532 5
 2055 0d66 224B     		ldr	r3, .L258
 2056 0d68 1B6D     		ldr	r3, [r3, #80]
 2057 0d6a 23F08072 		bic	r2, r3, #16777216
 2058 0d6e 7B68     		ldr	r3, [r7, #4]
 2059 0d70 5B6E     		ldr	r3, [r3, #100]
 2060 0d72 1F49     		ldr	r1, .L258
 2061 0d74 1343     		orrs	r3, r3, r2
 2062 0d76 0B65     		str	r3, [r1, #80]
 2063              	.L199:
1533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM2 Configuration ------------------------*/
1537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
1538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 65


1540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));
1541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM2 interface clock source */
1543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
1544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /* DFSDM2 */
1546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ TIM configuration --------------------------------------*/
1548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 2064              		.loc 1 1548 21
 2065 0d78 7B68     		ldr	r3, [r7, #4]
 2066 0d7a 1B68     		ldr	r3, [r3]
 2067              		.loc 1 1548 45
 2068 0d7c 03F08043 		and	r3, r3, #1073741824
 2069              		.loc 1 1548 5
 2070 0d80 002B     		cmp	r3, #0
 2071 0d82 0DD0     		beq	.L200
1549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
1552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure Timer Prescaler */
1554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 2072              		.loc 1 1554 5
 2073 0d84 1A4B     		ldr	r3, .L258
 2074 0d86 1B69     		ldr	r3, [r3, #16]
 2075 0d88 194A     		ldr	r2, .L258
 2076 0d8a 23F40043 		bic	r3, r3, #32768
 2077 0d8e 1361     		str	r3, [r2, #16]
 2078 0d90 174B     		ldr	r3, .L258
 2079 0d92 1A69     		ldr	r2, [r3, #16]
 2080 0d94 7B68     		ldr	r3, [r7, #4]
 2081 0d96 D3F8B030 		ldr	r3, [r3, #176]
 2082 0d9a 1549     		ldr	r1, .L258
 2083 0d9c 1343     		orrs	r3, r3, r2
 2084 0d9e 0B61     		str	r3, [r1, #16]
 2085              	.L200:
1555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ CKPER configuration --------------------------------------
1558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 2086              		.loc 1 1558 21
 2087 0da0 7B68     		ldr	r3, [r7, #4]
 2088 0da2 1B68     		ldr	r3, [r3]
 2089              		.loc 1 1558 5
 2090 0da4 002B     		cmp	r3, #0
 2091 0da6 08DA     		bge	.L201
1559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
1562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CKPER clock source */
1564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 2092              		.loc 1 1564 5
 2093 0da8 114B     		ldr	r3, .L258
 2094 0daa DB6C     		ldr	r3, [r3, #76]
 2095 0dac 23F04052 		bic	r2, r3, #805306368
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 66


 2096 0db0 7B68     		ldr	r3, [r7, #4]
 2097 0db2 1B6D     		ldr	r3, [r3, #80]
 2098 0db4 0E49     		ldr	r1, .L258
 2099 0db6 1343     		orrs	r3, r3, r2
 2100 0db8 CB64     		str	r3, [r1, #76]
 2101              	.L201:
1565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ CEC Configuration ------------------------*/
1568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 2102              		.loc 1 1568 21
 2103 0dba 7B68     		ldr	r3, [r7, #4]
 2104 0dbc 1B68     		ldr	r3, [r3]
 2105              		.loc 1 1568 45
 2106 0dbe 03F40003 		and	r3, r3, #8388608
 2107              		.loc 1 1568 5
 2108 0dc2 002B     		cmp	r3, #0
 2109 0dc4 09D0     		beq	.L202
1569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
1572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CEC interface clock source */
1574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 2110              		.loc 1 1574 5
 2111 0dc6 0A4B     		ldr	r3, .L258
 2112 0dc8 5B6D     		ldr	r3, [r3, #84]
 2113 0dca 23F44002 		bic	r2, r3, #12582912
 2114 0dce 7B68     		ldr	r3, [r7, #4]
 2115 0dd0 D3F88430 		ldr	r3, [r3, #132]
 2116 0dd4 0649     		ldr	r1, .L258
 2117 0dd6 1343     		orrs	r3, r3, r2
 2118 0dd8 4B65     		str	r3, [r1, #84]
 2119              	.L202:
1575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (status == HAL_OK)
 2120              		.loc 1 1577 6
 2121 0dda BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 2122 0ddc 002B     		cmp	r3, #0
 2123 0dde 01D1     		bne	.L203
1578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_OK;
 2124              		.loc 1 1579 12
 2125 0de0 0023     		movs	r3, #0
 2126 0de2 00E0     		b	.L204
 2127              	.L203:
1580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return HAL_ERROR;
 2128              		.loc 1 1581 10
 2129 0de4 0123     		movs	r3, #1
 2130              	.L204:
1582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2131              		.loc 1 1582 1
 2132 0de6 1846     		mov	r0, r3
 2133 0de8 1837     		adds	r7, r7, #24
 2134              	.LCFI3:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 67


 2135              		.cfi_def_cfa_offset 8
 2136 0dea BD46     		mov	sp, r7
 2137              	.LCFI4:
 2138              		.cfi_def_cfa_register 13
 2139              		@ sp needed
 2140 0dec 80BD     		pop	{r7, pc}
 2141              	.L259:
 2142 0dee 00BF     		.align	2
 2143              	.L258:
 2144 0df0 00440258 		.word	1476543488
 2145              		.cfi_endproc
 2146              	.LFE144:
 2148              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 2149              		.align	1
 2150              		.global	HAL_RCCEx_GetPeriphCLKConfig
 2151              		.syntax unified
 2152              		.thumb
 2153              		.thumb_func
 2155              	HAL_RCCEx_GetPeriphCLKConfig:
 2156              	.LFB145:
1583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
1586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
1587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks :
1588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI*, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWPMI, SA
1589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16, RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, LPUART1, I2C4,
1590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC, TIM).
1591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
1592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *   (*) : Available on some STM32H7 lines only.
1594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2157              		.loc 1 1596 1
 2158              		.cfi_startproc
 2159              		@ args = 0, pretend = 0, frame = 8
 2160              		@ frame_needed = 1, uses_anonymous_args = 0
 2161              		@ link register save eliminated.
 2162 0000 80B4     		push	{r7}
 2163              	.LCFI5:
 2164              		.cfi_def_cfa_offset 4
 2165              		.cfi_offset 7, -4
 2166 0002 83B0     		sub	sp, sp, #12
 2167              	.LCFI6:
 2168              		.cfi_def_cfa_offset 16
 2169 0004 00AF     		add	r7, sp, #0
 2170              	.LCFI7:
 2171              		.cfi_def_cfa_register 7
 2172 0006 7860     		str	r0, [r7, #4]
1597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
1598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection =
 2173              		.loc 1 1598 39
 2174 0008 7B68     		ldr	r3, [r7, #4]
 2175 000a A24A     		ldr	r2, .L264
 2176 000c 1A60     		str	r2, [r3]
1599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_USART16 | RCC_PERIPHCLK_USART234578 | RCC_PERIPHCLK_LPUART1 |
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 68


1600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_I2C4    | RCC_PERIPHCLK_LPTIM1      | RCC_PERIPHCLK_LPTIM2  | RCC_PE
1601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SAI1    | RCC_PERIPHCLK_SPI123      | RCC_PERIPHCLK_SPI45   | RCC_PE
1602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_FDCAN   | RCC_PERIPHCLK_SDMMC       | RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK
1603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_SWPMI1      | RCC_PERIPHCLK_DFSDM1  | RCC_PERIPHCLK
1604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_CEC     | RCC_PERIPHCLK_FMC         | RCC_PERIPHCLK_SPDIFRX | RCC_PERIPHCLK
1605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_CKPER;
1606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C1235;
 2177              		.loc 1 1608 37
 2178 000e 7B68     		ldr	r3, [r7, #4]
 2179 0010 1B68     		ldr	r3, [r3]
 2180 0012 43F00802 		orr	r2, r3, #8
 2181 0016 7B68     		ldr	r3, [r7, #4]
 2182 0018 1A60     		str	r2, [r3]
1609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C123;
1611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
1613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2A;
1614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2ASEL */
1615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)		 
1616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2B;
1617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2BSEL */
1618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)	 
1619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI23;
1620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
1621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4A;
 2183              		.loc 1 1622 39
 2184 001a 7B68     		ldr	r3, [r7, #4]
 2185 001c 1B68     		ldr	r3, [r3]
 2186 001e 43F48062 		orr	r2, r3, #1024
 2187 0022 7B68     		ldr	r3, [r7, #4]
 2188 0024 1A60     		str	r2, [r3]
1623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4B;
 2189              		.loc 1 1623 39
 2190 0026 7B68     		ldr	r3, [r7, #4]
 2191 0028 1B68     		ldr	r3, [r3]
 2192 002a 43F40062 		orr	r2, r3, #2048
 2193 002e 7B68     		ldr	r3, [r7, #4]
 2194 0030 1A60     		str	r2, [r3]
1624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI4 */
1625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DFSDM2;
1627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_QSPI;
1630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_OSPI;
 2195              		.loc 1 1632 39
 2196 0032 7B68     		ldr	r3, [r7, #4]
 2197 0034 1B68     		ldr	r3, [r3]
 2198 0036 43F00072 		orr	r2, r3, #33554432
 2199 003a 7B68     		ldr	r3, [r7, #4]
 2200 003c 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 69


1633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1;
1636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
 2201              		.loc 1 1638 39
 2202 003e 7B68     		ldr	r3, [r7, #4]
 2203 0040 1B68     		ldr	r3, [r3]
 2204 0042 43F00052 		orr	r2, r3, #536870912
 2205 0046 7B68     		ldr	r3, [r7, #4]
 2206 0048 1A60     		str	r2, [r3]
1639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DSI;
1642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DSI */
1643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL3 Clock configuration -----------------------------------------------*/
1645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> RCC_PLLCKSELR_DIV
 2207              		.loc 1 1645 46
 2208 004a 934B     		ldr	r3, .L264+4
 2209 004c 9B6A     		ldr	r3, [r3, #40]
 2210              		.loc 1 1645 31
 2211 004e 1B0D     		lsrs	r3, r3, #20
 2212 0050 03F03F02 		and	r2, r3, #63
 2213              		.loc 1 1645 29
 2214 0054 7B68     		ldr	r3, [r7, #4]
 2215 0056 5A62     		str	r2, [r3, #36]
1646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos)+
 2216              		.loc 1 1646 46
 2217 0058 8F4B     		ldr	r3, .L264+4
 2218 005a 1B6C     		ldr	r3, [r3, #64]
 2219              		.loc 1 1646 31
 2220 005c C3F30803 		ubfx	r3, r3, #0, #9
 2221              		.loc 1 1646 99
 2222 0060 5A1C     		adds	r2, r3, #1
 2223              		.loc 1 1646 29
 2224 0062 7B68     		ldr	r3, [r7, #4]
 2225 0064 9A62     		str	r2, [r3, #40]
1647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos)+
 2226              		.loc 1 1647 46
 2227 0066 8C4B     		ldr	r3, .L264+4
 2228 0068 1B6C     		ldr	r3, [r3, #64]
 2229              		.loc 1 1647 31
 2230 006a 1B0E     		lsrs	r3, r3, #24
 2231 006c 03F07F03 		and	r3, r3, #127
 2232              		.loc 1 1647 99
 2233 0070 5A1C     		adds	r2, r3, #1
 2234              		.loc 1 1647 29
 2235 0072 7B68     		ldr	r3, [r7, #4]
 2236 0074 5A63     		str	r2, [r3, #52]
1648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos)+
 2237              		.loc 1 1648 46
 2238 0076 884B     		ldr	r3, .L264+4
 2239 0078 1B6C     		ldr	r3, [r3, #64]
 2240              		.loc 1 1648 31
 2241 007a 5B0A     		lsrs	r3, r3, #9
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 70


 2242 007c 03F07F03 		and	r3, r3, #127
 2243              		.loc 1 1648 99
 2244 0080 5A1C     		adds	r2, r3, #1
 2245              		.loc 1 1648 29
 2246 0082 7B68     		ldr	r3, [r7, #4]
 2247 0084 DA62     		str	r2, [r3, #44]
1649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos)+
 2248              		.loc 1 1649 46
 2249 0086 844B     		ldr	r3, .L264+4
 2250 0088 1B6C     		ldr	r3, [r3, #64]
 2251              		.loc 1 1649 31
 2252 008a 1B0C     		lsrs	r3, r3, #16
 2253 008c 03F07F03 		and	r3, r3, #127
 2254              		.loc 1 1649 99
 2255 0090 5A1C     		adds	r2, r3, #1
 2256              		.loc 1 1649 29
 2257 0092 7B68     		ldr	r3, [r7, #4]
 2258 0094 1A63     		str	r2, [r3, #48]
1650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3
 2259              		.loc 1 1650 48
 2260 0096 804B     		ldr	r3, .L264+4
 2261 0098 DB6A     		ldr	r3, [r3, #44]
 2262              		.loc 1 1650 33
 2263 009a 9B0A     		lsrs	r3, r3, #10
 2264 009c 03F00302 		and	r2, r3, #3
 2265              		.loc 1 1650 31
 2266 00a0 7B68     		ldr	r3, [r7, #4]
 2267 00a2 9A63     		str	r2, [r3, #56]
1651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFG
 2268              		.loc 1 1651 51
 2269 00a4 7C4B     		ldr	r3, .L264+4
 2270 00a6 DB6A     		ldr	r3, [r3, #44]
 2271              		.loc 1 1651 36
 2272 00a8 5B0A     		lsrs	r3, r3, #9
 2273 00aa 03F00102 		and	r2, r3, #1
 2274              		.loc 1 1651 34
 2275 00ae 7B68     		ldr	r3, [r7, #4]
 2276 00b0 DA63     		str	r2, [r3, #60]
1652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL2 Clock configuration -----------------------------------------------*/
1654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> RCC_PLLCKSELR_DIV
 2277              		.loc 1 1654 46
 2278 00b2 794B     		ldr	r3, .L264+4
 2279 00b4 9B6A     		ldr	r3, [r3, #40]
 2280              		.loc 1 1654 31
 2281 00b6 1B0B     		lsrs	r3, r3, #12
 2282 00b8 03F03F02 		and	r2, r3, #63
 2283              		.loc 1 1654 29
 2284 00bc 7B68     		ldr	r3, [r7, #4]
 2285 00be 5A60     		str	r2, [r3, #4]
1655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos)+
 2286              		.loc 1 1655 46
 2287 00c0 754B     		ldr	r3, .L264+4
 2288 00c2 9B6B     		ldr	r3, [r3, #56]
 2289              		.loc 1 1655 31
 2290 00c4 C3F30803 		ubfx	r3, r3, #0, #9
 2291              		.loc 1 1655 99
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 71


 2292 00c8 5A1C     		adds	r2, r3, #1
 2293              		.loc 1 1655 29
 2294 00ca 7B68     		ldr	r3, [r7, #4]
 2295 00cc 9A60     		str	r2, [r3, #8]
1656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos)+
 2296              		.loc 1 1656 46
 2297 00ce 724B     		ldr	r3, .L264+4
 2298 00d0 9B6B     		ldr	r3, [r3, #56]
 2299              		.loc 1 1656 31
 2300 00d2 1B0E     		lsrs	r3, r3, #24
 2301 00d4 03F07F03 		and	r3, r3, #127
 2302              		.loc 1 1656 99
 2303 00d8 5A1C     		adds	r2, r3, #1
 2304              		.loc 1 1656 29
 2305 00da 7B68     		ldr	r3, [r7, #4]
 2306 00dc 5A61     		str	r2, [r3, #20]
1657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos)+
 2307              		.loc 1 1657 46
 2308 00de 6E4B     		ldr	r3, .L264+4
 2309 00e0 9B6B     		ldr	r3, [r3, #56]
 2310              		.loc 1 1657 31
 2311 00e2 5B0A     		lsrs	r3, r3, #9
 2312 00e4 03F07F03 		and	r3, r3, #127
 2313              		.loc 1 1657 99
 2314 00e8 5A1C     		adds	r2, r3, #1
 2315              		.loc 1 1657 29
 2316 00ea 7B68     		ldr	r3, [r7, #4]
 2317 00ec DA60     		str	r2, [r3, #12]
1658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos)+
 2318              		.loc 1 1658 46
 2319 00ee 6A4B     		ldr	r3, .L264+4
 2320 00f0 9B6B     		ldr	r3, [r3, #56]
 2321              		.loc 1 1658 31
 2322 00f2 1B0C     		lsrs	r3, r3, #16
 2323 00f4 03F07F03 		and	r3, r3, #127
 2324              		.loc 1 1658 99
 2325 00f8 5A1C     		adds	r2, r3, #1
 2326              		.loc 1 1658 29
 2327 00fa 7B68     		ldr	r3, [r7, #4]
 2328 00fc 1A61     		str	r2, [r3, #16]
1659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2
 2329              		.loc 1 1659 48
 2330 00fe 664B     		ldr	r3, .L264+4
 2331 0100 DB6A     		ldr	r3, [r3, #44]
 2332              		.loc 1 1659 33
 2333 0102 9B09     		lsrs	r3, r3, #6
 2334 0104 03F00302 		and	r2, r3, #3
 2335              		.loc 1 1659 31
 2336 0108 7B68     		ldr	r3, [r7, #4]
 2337 010a 9A61     		str	r2, [r3, #24]
1660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFG
 2338              		.loc 1 1660 51
 2339 010c 624B     		ldr	r3, .L264+4
 2340 010e DB6A     		ldr	r3, [r3, #44]
 2341              		.loc 1 1660 36
 2342 0110 5B09     		lsrs	r3, r3, #5
 2343 0112 03F00102 		and	r2, r3, #1
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 72


 2344              		.loc 1 1660 34
 2345 0116 7B68     		ldr	r3, [r7, #4]
 2346 0118 DA61     		str	r2, [r3, #28]
1661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
1663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
 2347              		.loc 1 1663 47
 2348 011a 5F4B     		ldr	r3, .L264+4
 2349 011c 5B6D     		ldr	r3, [r3, #84]
 2350 011e 03F03802 		and	r2, r3, #56
 2351              		.loc 1 1663 45
 2352 0122 7B68     		ldr	r3, [r7, #4]
 2353 0124 5A67     		str	r2, [r3, #116]
1664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
1665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
 2354              		.loc 1 1665 47
 2355 0126 5C4B     		ldr	r3, .L264+4
 2356 0128 5B6D     		ldr	r3, [r3, #84]
 2357 012a 03F00702 		and	r2, r3, #7
 2358              		.loc 1 1665 45
 2359 012e 7B68     		ldr	r3, [r7, #4]
 2360 0130 1A67     		str	r2, [r3, #112]
1666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
1667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
 2361              		.loc 1 1667 47
 2362 0132 594B     		ldr	r3, .L264+4
 2363 0134 9B6D     		ldr	r3, [r3, #88]
 2364 0136 03F00702 		and	r2, r3, #7
 2365              		.loc 1 1667 45
 2366 013a 7B68     		ldr	r3, [r7, #4]
 2367 013c C3F88C20 		str	r2, [r3, #140]
1668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3/5 clock source -----------------------------------------*/
1670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1235ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
 2368              		.loc 1 1670 48
 2369 0140 554B     		ldr	r3, .L264+4
 2370 0142 5B6D     		ldr	r3, [r3, #84]
 2371 0144 03F44052 		and	r2, r3, #12288
 2372              		.loc 1 1670 46
 2373 0148 7B68     		ldr	r3, [r7, #4]
 2374 014a DA67     		str	r2, [r3, #124]
1671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3 clock source -------------------------------------------*/
1673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
1674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
 2375              		.loc 1 1676 47
 2376 014c 524B     		ldr	r3, .L264+4
 2377 014e 5B6D     		ldr	r3, [r3, #84]
 2378 0150 03F0E042 		and	r2, r3, #1879048192
 2379              		.loc 1 1676 45
 2380 0154 7B68     		ldr	r3, [r7, #4]
 2381 0156 C3F88820 		str	r2, [r3, #136]
1677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
 2382              		.loc 1 1678 47
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 73


 2383 015a 4F4B     		ldr	r3, .L264+4
 2384 015c 9B6D     		ldr	r3, [r3, #88]
 2385 015e 03F4E052 		and	r2, r3, #7168
 2386              		.loc 1 1678 45
 2387 0162 7B68     		ldr	r3, [r7, #4]
 2388 0164 C3F89420 		str	r2, [r3, #148]
1679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
1680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
 2389              		.loc 1 1680 47
 2390 0168 4B4B     		ldr	r3, .L264+4
 2391 016a 9B6D     		ldr	r3, [r3, #88]
 2392 016c 03F46042 		and	r2, r3, #57344
 2393              		.loc 1 1680 45
 2394 0170 7B68     		ldr	r3, [r7, #4]
 2395 0172 C3F89820 		str	r2, [r3, #152]
1681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
 2396              		.loc 1 1682 47
 2397 0176 484B     		ldr	r3, .L264+4
 2398 0178 1B6D     		ldr	r3, [r3, #80]
 2399 017a 03F00702 		and	r2, r3, #7
 2400              		.loc 1 1682 45
 2401 017e 7B68     		ldr	r3, [r7, #4]
 2402 0180 5A65     		str	r2, [r3, #84]
1683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2/3 clock source ---------------------------------------------*/
1685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai23ClockSelection        = __HAL_RCC_GET_SAI23_SOURCE();
1686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI3*/
1687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL_0)
1688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2A clock source ---------------------------------------------*/
1689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2AClockSelection        = __HAL_RCC_GET_SAI2A_SOURCE();
1690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
1691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL_0)
1692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2B clock source ---------------------------------------------*/
1693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2BClockSelection        = __HAL_RCC_GET_SAI2B_SOURCE();
1694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
1695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4A clock source ----------------------------------------------*/
1697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
 2403              		.loc 1 1697 47
 2404 0182 454B     		ldr	r3, .L264+4
 2405 0184 9B6D     		ldr	r3, [r3, #88]
 2406 0186 03F46002 		and	r2, r3, #14680064
 2407              		.loc 1 1697 45
 2408 018a 7B68     		ldr	r3, [r7, #4]
 2409 018c C3F8A020 		str	r2, [r3, #160]
1698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4B clock source ----------------------------------------------*/
1699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
 2410              		.loc 1 1699 47
 2411 0190 414B     		ldr	r3, .L264+4
 2412 0192 9B6D     		ldr	r3, [r3, #88]
 2413 0194 03F0E062 		and	r2, r3, #117440512
 2414              		.loc 1 1699 45
 2415 0198 7B68     		ldr	r3, [r7, #4]
 2416 019a C3F8A420 		str	r2, [r3, #164]
1700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
1701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 74


1702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
 2417              		.loc 1 1702 47
 2418 019e 3E4B     		ldr	r3, .L264+4
 2419 01a0 1B6F     		ldr	r3, [r3, #112]
 2420 01a2 03F44072 		and	r2, r3, #768
 2421              		.loc 1 1702 45
 2422 01a6 7B68     		ldr	r3, [r7, #4]
 2423 01a8 C3F8AC20 		str	r2, [r3, #172]
1703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
 2424              		.loc 1 1704 47
 2425 01ac 3A4B     		ldr	r3, .L264+4
 2426 01ae 5B6D     		ldr	r3, [r3, #84]
 2427 01b0 03F44012 		and	r2, r3, #3145728
 2428              		.loc 1 1704 45
 2429 01b4 7B68     		ldr	r3, [r7, #4]
 2430 01b6 C3F88020 		str	r2, [r3, #128]
1705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SDMMC clock source ----------------------------------------------*/
1706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
 2431              		.loc 1 1706 47
 2432 01ba 374B     		ldr	r3, .L264+4
 2433 01bc DB6C     		ldr	r3, [r3, #76]
 2434 01be 03F48032 		and	r2, r3, #65536
 2435              		.loc 1 1706 45
 2436 01c2 7B68     		ldr	r3, [r7, #4]
 2437 01c4 DA64     		str	r2, [r3, #76]
1707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
 2438              		.loc 1 1708 47
 2439 01c6 344B     		ldr	r3, .L264+4
 2440 01c8 5B6D     		ldr	r3, [r3, #84]
 2441 01ca 03F44072 		and	r2, r3, #768
 2442              		.loc 1 1708 45
 2443 01ce 7B68     		ldr	r3, [r7, #4]
 2444 01d0 9A67     		str	r2, [r3, #120]
1709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the HRTIM1 clock source ---------------------------------------------*/
1711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
1712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
 2445              		.loc 1 1714 47
 2446 01d2 314B     		ldr	r3, .L264+4
 2447 01d4 9B6D     		ldr	r3, [r3, #88]
 2448 01d6 03F44032 		and	r2, r3, #196608
 2449              		.loc 1 1714 45
 2450 01da 7B68     		ldr	r3, [r7, #4]
 2451 01dc C3F89C20 		str	r2, [r3, #156]
1715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
 2452              		.loc 1 1716 47
 2453 01e0 2D4B     		ldr	r3, .L264+4
 2454 01e2 1B6D     		ldr	r3, [r3, #80]
 2455 01e4 03F00042 		and	r2, r3, #-2147483648
 2456              		.loc 1 1716 45
 2457 01e8 7B68     		ldr	r3, [r7, #4]
 2458 01ea DA66     		str	r2, [r3, #108]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 75


1717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
 2459              		.loc 1 1718 47
 2460 01ec 2A4B     		ldr	r3, .L264+4
 2461 01ee 1B6D     		ldr	r3, [r3, #80]
 2462 01f0 03F08072 		and	r2, r3, #16777216
 2463              		.loc 1 1718 45
 2464 01f4 7B68     		ldr	r3, [r7, #4]
 2465 01f6 5A66     		str	r2, [r3, #100]
1719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM2 clock source ---------------------------------------------*/
1721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm2ClockSelection       = __HAL_RCC_GET_DFSDM2_SOURCE();
1722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPDIFRX clock source --------------------------------------------*/
1724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
 2466              		.loc 1 1724 47
 2467 01f8 274B     		ldr	r3, .L264+4
 2468 01fa 1B6D     		ldr	r3, [r3, #80]
 2469 01fc 03F44012 		and	r2, r3, #3145728
 2470              		.loc 1 1724 45
 2471 0200 7B68     		ldr	r3, [r7, #4]
 2472 0202 1A66     		str	r2, [r3, #96]
1725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI1/2/3 clock source -------------------------------------------*/
1726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
 2473              		.loc 1 1726 47
 2474 0204 244B     		ldr	r3, .L264+4
 2475 0206 1B6D     		ldr	r3, [r3, #80]
 2476 0208 03F4E042 		and	r2, r3, #28672
 2477              		.loc 1 1726 45
 2478 020c 7B68     		ldr	r3, [r7, #4]
 2479 020e 9A65     		str	r2, [r3, #88]
1727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI4/5 clock source ---------------------------------------------*/
1728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
 2480              		.loc 1 1728 47
 2481 0210 214B     		ldr	r3, .L264+4
 2482 0212 1B6D     		ldr	r3, [r3, #80]
 2483 0214 03F4E022 		and	r2, r3, #458752
 2484              		.loc 1 1728 45
 2485 0218 7B68     		ldr	r3, [r7, #4]
 2486 021a DA65     		str	r2, [r3, #92]
1729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI6 clock source -----------------------------------------------*/
1730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
 2487              		.loc 1 1730 47
 2488 021c 1E4B     		ldr	r3, .L264+4
 2489 021e 9B6D     		ldr	r3, [r3, #88]
 2490 0220 03F0E042 		and	r2, r3, #1879048192
 2491              		.loc 1 1730 45
 2492 0224 7B68     		ldr	r3, [r7, #4]
 2493 0226 C3F8A820 		str	r2, [r3, #168]
1731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source ----------------------------------------------*/
1732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
 2494              		.loc 1 1732 47
 2495 022a 1B4B     		ldr	r3, .L264+4
 2496 022c 1B6D     		ldr	r3, [r3, #80]
 2497 022e 03F04052 		and	r2, r3, #805306368
 2498              		.loc 1 1732 45
 2499 0232 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 76


 2500 0234 9A66     		str	r2, [r3, #104]
1733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CEC clock source ------------------------------------------------*/
1734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
 2501              		.loc 1 1734 47
 2502 0236 184B     		ldr	r3, .L264+4
 2503 0238 5B6D     		ldr	r3, [r3, #84]
 2504 023a 03F44002 		and	r2, r3, #12582912
 2505              		.loc 1 1734 45
 2506 023e 7B68     		ldr	r3, [r7, #4]
 2507 0240 C3F88420 		str	r2, [r3, #132]
1735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FMC clock source ------------------------------------------------*/
1736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
 2508              		.loc 1 1736 47
 2509 0244 144B     		ldr	r3, .L264+4
 2510 0246 DB6C     		ldr	r3, [r3, #76]
 2511 0248 03F00302 		and	r2, r3, #3
 2512              		.loc 1 1736 45
 2513 024c 7B68     		ldr	r3, [r7, #4]
 2514 024e 5A64     		str	r2, [r3, #68]
1737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the QSPI clock source -----------------------------------------------*/
1739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
1740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the OSPI clock source -----------------------------------------------*/
1743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection         = __HAL_RCC_GET_OSPI_SOURCE();
 2515              		.loc 1 1743 47
 2516 0250 114B     		ldr	r3, .L264+4
 2517 0252 DB6C     		ldr	r3, [r3, #76]
 2518 0254 03F03002 		and	r2, r3, #48
 2519              		.loc 1 1743 45
 2520 0258 7B68     		ldr	r3, [r7, #4]
 2521 025a 9A64     		str	r2, [r3, #72]
1744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
1749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
1750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CKPER clock source ----------------------------------------------*/
1752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
 2522              		.loc 1 1752 47
 2523 025c 0E4B     		ldr	r3, .L264+4
 2524 025e DB6C     		ldr	r3, [r3, #76]
 2525 0260 03F04052 		and	r2, r3, #805306368
 2526              		.loc 1 1752 45
 2527 0264 7B68     		ldr	r3, [r7, #4]
 2528 0266 1A65     		str	r2, [r3, #80]
1753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the TIM Prescaler configuration -------------------------------------*/
1755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
 2529              		.loc 1 1755 11
 2530 0268 0B4B     		ldr	r3, .L264+4
 2531 026a 1B69     		ldr	r3, [r3, #16]
 2532              		.loc 1 1755 18
 2533 026c 03F40043 		and	r3, r3, #32768
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 77


 2534              		.loc 1 1755 6
 2535 0270 002B     		cmp	r3, #0
 2536 0272 04D1     		bne	.L261
1756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 2537              		.loc 1 1757 37
 2538 0274 7B68     		ldr	r3, [r7, #4]
 2539 0276 0022     		movs	r2, #0
 2540 0278 C3F8B020 		str	r2, [r3, #176]
1758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
1760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
1762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2541              		.loc 1 1763 1
 2542 027c 04E0     		b	.L263
 2543              	.L261:
1761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2544              		.loc 1 1761 37
 2545 027e 7B68     		ldr	r3, [r7, #4]
 2546 0280 4FF40042 		mov	r2, #32768
 2547 0284 C3F8B020 		str	r2, [r3, #176]
 2548              	.L263:
 2549              		.loc 1 1763 1
 2550 0288 00BF     		nop
 2551 028a 0C37     		adds	r7, r7, #12
 2552              	.LCFI8:
 2553              		.cfi_def_cfa_offset 4
 2554 028c BD46     		mov	sp, r7
 2555              	.LCFI9:
 2556              		.cfi_def_cfa_register 13
 2557              		@ sp needed
 2558 028e 5DF8047B 		ldr	r7, [sp], #4
 2559              	.LCFI10:
 2560              		.cfi_restore 7
 2561              		.cfi_def_cfa_offset 0
 2562 0292 7047     		bx	lr
 2563              	.L265:
 2564              		.align	2
 2565              	.L264:
 2566 0294 F7F1FFC9 		.word	-905973257
 2567 0298 00440258 		.word	1476543488
 2568              		.cfi_endproc
 2569              	.LFE145:
 2571              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 2572              		.align	1
 2573              		.global	HAL_RCCEx_GetPeriphCLKFreq
 2574              		.syntax unified
 2575              		.thumb
 2576              		.thumb_func
 2578              	HAL_RCCEx_GetPeriphCLKFreq:
 2579              	.LFB146:
1764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
1767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 78


1768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClk: Peripheral clock identifier
1769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI1  : SAI1 peripheral clock
1771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI23 : SAI2/3  peripheral clock (*)
1772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2A : SAI2A peripheral clock (*)
1773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2B : SAI2B peripheral clock (*)
1774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4A : SAI4A peripheral clock (*)
1775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4B : SAI4B peripheral clock (*)
1776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI123: SPI1/2/3 peripheral clock
1777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_ADC   : ADC peripheral clock
1778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SDMMC : SDMMC peripheral clock
1779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI6  : SPI6 peripheral clock
1780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval Frequency in KHz
1781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *  (*) : Available on some STM32H7 lines only.
1783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2580              		.loc 1 1785 1
 2581              		.cfi_startproc
 2582              		@ args = 0, pretend = 0, frame = 64
 2583              		@ frame_needed = 1, uses_anonymous_args = 0
 2584 0000 80B5     		push	{r7, lr}
 2585              	.LCFI11:
 2586              		.cfi_def_cfa_offset 8
 2587              		.cfi_offset 7, -8
 2588              		.cfi_offset 14, -4
 2589 0002 90B0     		sub	sp, sp, #64
 2590              	.LCFI12:
 2591              		.cfi_def_cfa_offset 72
 2592 0004 00AF     		add	r7, sp, #0
 2593              	.LCFI13:
 2594              		.cfi_def_cfa_register 7
 2595 0006 7860     		str	r0, [r7, #4]
1786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL1_ClocksTypeDef pll1_clocks;
1787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL2_ClocksTypeDef pll2_clocks;
1788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL3_ClocksTypeDef pll3_clocks;
1789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the clock frequency (value in Hz) */
1791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t frequency;
1792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI and CKP clock source */
1793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t saiclocksource;
1794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t ckpclocksource;
1795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t srcclk;
1796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_SAI1)
 2596              		.loc 1 1797 6
 2597 0008 7B68     		ldr	r3, [r7, #4]
 2598 000a B3F5807F 		cmp	r3, #256
 2599 000e 40F08980 		bne	.L267
1798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 2600              		.loc 1 1800 23
 2601 0012 954B     		ldr	r3, .L397
 2602 0014 1B6D     		ldr	r3, [r3, #80]
 2603              		.loc 1 1800 21
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 79


 2604 0016 03F00703 		and	r3, r3, #7
 2605 001a 3B63     		str	r3, [r7, #48]
1801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 2606              		.loc 1 1802 7
 2607 001c 3B6B     		ldr	r3, [r7, #48]
 2608 001e 042B     		cmp	r3, #4
 2609 0020 7DD8     		bhi	.L268
 2610 0022 01A2     		adr	r2, .L270
 2611 0024 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2612              		.p2align 2
 2613              	.L270:
 2614 0028 3D000000 		.word	.L274+1
 2615 002c 61000000 		.word	.L273+1
 2616 0030 85000000 		.word	.L272+1
 2617 0034 19010000 		.word	.L271+1
 2618 0038 A9000000 		.word	.L269+1
 2619              		.p2align 1
 2620              	.L274:
1803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
1805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 2621              		.loc 1 1806 14
 2622 003c 8A4B     		ldr	r3, .L397
 2623 003e 1B68     		ldr	r3, [r3]
 2624 0040 03F00073 		and	r3, r3, #33554432
 2625              		.loc 1 1806 13
 2626 0044 B3F1007F 		cmp	r3, #33554432
 2627 0048 07D1     		bne	.L275
1807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 2628              		.loc 1 1808 12
 2629 004a 07F12403 		add	r3, r7, #36
 2630 004e 1846     		mov	r0, r3
 2631 0050 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = pll1_clocks.PLL1_Q_Frequency;
 2632              		.loc 1 1809 22
 2633 0054 BB6A     		ldr	r3, [r7, #40]
 2634 0056 FB63     		str	r3, [r7, #60]
1810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2635              		.loc 1 1815 11
 2636 0058 EFE3     		b	.L286
 2637              	.L275:
1813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2638              		.loc 1 1813 22
 2639 005a 0023     		movs	r3, #0
 2640 005c FB63     		str	r3, [r7, #60]
 2641              		.loc 1 1815 11
 2642 005e ECE3     		b	.L286
 2643              	.L273:
1816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 80


1817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
1818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 2644              		.loc 1 1819 14
 2645 0060 814B     		ldr	r3, .L397
 2646 0062 1B68     		ldr	r3, [r3]
 2647 0064 03F00063 		and	r3, r3, #134217728
 2648              		.loc 1 1819 13
 2649 0068 B3F1006F 		cmp	r3, #134217728
 2650 006c 07D1     		bne	.L278
1820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 2651              		.loc 1 1821 11
 2652 006e 07F11803 		add	r3, r7, #24
 2653 0072 1846     		mov	r0, r3
 2654 0074 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 2655              		.loc 1 1822 21
 2656 0078 BB69     		ldr	r3, [r7, #24]
 2657 007a FB63     		str	r3, [r7, #60]
1823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2658              		.loc 1 1828 11
 2659 007c DDE3     		b	.L286
 2660              	.L278:
1826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2661              		.loc 1 1826 22
 2662 007e 0023     		movs	r3, #0
 2663 0080 FB63     		str	r3, [r7, #60]
 2664              		.loc 1 1828 11
 2665 0082 DAE3     		b	.L286
 2666              	.L272:
1829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
1832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 2667              		.loc 1 1833 14
 2668 0084 784B     		ldr	r3, .L397
 2669 0086 1B68     		ldr	r3, [r3]
 2670 0088 03F00053 		and	r3, r3, #536870912
 2671              		.loc 1 1833 13
 2672 008c B3F1005F 		cmp	r3, #536870912
 2673 0090 07D1     		bne	.L280
1834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 2674              		.loc 1 1835 11
 2675 0092 07F10C03 		add	r3, r7, #12
 2676 0096 1846     		mov	r0, r3
 2677 0098 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 2678              		.loc 1 1836 21
 2679 009c FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 81


 2680 009e FB63     		str	r3, [r7, #60]
1837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2681              		.loc 1 1842 11
 2682 00a0 CBE3     		b	.L286
 2683              	.L280:
1840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2684              		.loc 1 1840 22
 2685 00a2 0023     		movs	r3, #0
 2686 00a4 FB63     		str	r3, [r7, #60]
 2687              		.loc 1 1842 11
 2688 00a6 C8E3     		b	.L286
 2689              	.L269:
1843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
1846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 2690              		.loc 1 1848 27
 2691 00a8 6F4B     		ldr	r3, .L397
 2692 00aa DB6C     		ldr	r3, [r3, #76]
 2693              		.loc 1 1848 25
 2694 00ac 03F04053 		and	r3, r3, #805306368
 2695 00b0 7B63     		str	r3, [r7, #52]
1849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 2696              		.loc 1 1850 16
 2697 00b2 6D4B     		ldr	r3, .L397
 2698 00b4 1B68     		ldr	r3, [r3]
 2699 00b6 03F00403 		and	r3, r3, #4
 2700              		.loc 1 1850 14
 2701 00ba 042B     		cmp	r3, #4
 2702 00bc 0CD1     		bne	.L282
 2703              		.loc 1 1850 56 discriminator 1
 2704 00be 7B6B     		ldr	r3, [r7, #52]
 2705 00c0 002B     		cmp	r3, #0
 2706 00c2 09D1     		bne	.L282
1851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 2707              		.loc 1 1853 40
 2708 00c4 684B     		ldr	r3, .L397
 2709 00c6 1B68     		ldr	r3, [r3]
 2710              		.loc 1 1853 67
 2711 00c8 DB08     		lsrs	r3, r3, #3
 2712 00ca 03F00303 		and	r3, r3, #3
 2713              		.loc 1 1853 23
 2714 00ce 674A     		ldr	r2, .L397+4
 2715 00d0 22FA03F3 		lsr	r3, r2, r3
 2716 00d4 FB63     		str	r3, [r7, #60]
 2717 00d6 1EE0     		b	.L283
 2718              	.L282:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 82


1854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 2719              		.loc 1 1856 21
 2720 00d8 634B     		ldr	r3, .L397
 2721 00da 1B68     		ldr	r3, [r3]
 2722 00dc 03F48073 		and	r3, r3, #256
 2723              		.loc 1 1856 19
 2724 00e0 B3F5807F 		cmp	r3, #256
 2725 00e4 06D1     		bne	.L284
 2726              		.loc 1 1856 61 discriminator 1
 2727 00e6 7B6B     		ldr	r3, [r7, #52]
 2728 00e8 B3F1805F 		cmp	r3, #268435456
 2729 00ec 02D1     		bne	.L284
1857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 2730              		.loc 1 1859 23
 2731 00ee 604B     		ldr	r3, .L397+8
 2732 00f0 FB63     		str	r3, [r7, #60]
 2733 00f2 10E0     		b	.L283
 2734              	.L284:
1860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 2735              		.loc 1 1862 21
 2736 00f4 5C4B     		ldr	r3, .L397
 2737 00f6 1B68     		ldr	r3, [r3]
 2738 00f8 03F40033 		and	r3, r3, #131072
 2739              		.loc 1 1862 19
 2740 00fc B3F5003F 		cmp	r3, #131072
 2741 0100 06D1     		bne	.L285
 2742              		.loc 1 1862 61 discriminator 1
 2743 0102 7B6B     		ldr	r3, [r7, #52]
 2744 0104 B3F1005F 		cmp	r3, #536870912
 2745 0108 02D1     		bne	.L285
1863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 2746              		.loc 1 1865 23
 2747 010a 5A4B     		ldr	r3, .L397+12
 2748 010c FB63     		str	r3, [r7, #60]
 2749 010e 02E0     		b	.L283
 2750              	.L285:
1866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 2751              		.loc 1 1871 23
 2752 0110 0023     		movs	r3, #0
 2753 0112 FB63     		str	r3, [r7, #60]
1872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2754              		.loc 1 1874 11
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 83


 2755 0114 91E3     		b	.L286
 2756              	.L283:
 2757 0116 90E3     		b	.L286
 2758              	.L271:
1875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
1878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 2759              		.loc 1 1879 21
 2760 0118 574B     		ldr	r3, .L397+16
 2761 011a FB63     		str	r3, [r7, #60]
1880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2762              		.loc 1 1880 11
 2763 011c 8DE3     		b	.L286
 2764              	.L268:
1881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 2765              		.loc 1 1884 21
 2766 011e 0023     		movs	r3, #0
 2767 0120 FB63     		str	r3, [r7, #60]
1885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2768              		.loc 1 1885 11
 2769 0122 8AE3     		b	.L286
 2770              	.L267:
1886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI23)
1892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
1895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
1897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
1899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
1901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
1903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
1904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
1912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
1914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 84


1916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
1917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
1926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
1928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
1930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
1931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
1940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
1943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
1945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
1948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
1951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
1957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
1972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 85


1973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
1974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
1984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2ASEL)
1986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
1988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
1990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
1992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
1994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
1996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
1998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
1999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
2007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
2021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 86


2030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
2035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
2038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
2043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
2046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
2049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
2052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
2055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
2061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
2067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
2069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
2083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
2084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 87


2087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
2089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
2091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
2093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
2096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
2104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
2118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
2132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
2135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
2140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
2143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 88


2144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
2146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
2149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
2152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
2158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
2163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
2165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
2178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 2771              		.loc 1 2178 11
 2772 0124 7B68     		ldr	r3, [r7, #4]
 2773 0126 B3F5806F 		cmp	r3, #1024
 2774 012a 40F0A780 		bne	.L287
2179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 2775              		.loc 1 2181 23
 2776 012e 4E4B     		ldr	r3, .L397
 2777 0130 9B6D     		ldr	r3, [r3, #88]
 2778              		.loc 1 2181 21
 2779 0132 03F46003 		and	r3, r3, #14680064
 2780 0136 3B63     		str	r3, [r7, #48]
2182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 2781              		.loc 1 2183 7
 2782 0138 3B6B     		ldr	r3, [r7, #48]
 2783 013a B3F5000F 		cmp	r3, #8388608
 2784 013e 54D0     		beq	.L288
 2785 0140 3B6B     		ldr	r3, [r7, #48]
 2786 0142 B3F5000F 		cmp	r3, #8388608
 2787 0146 00F28B80 		bhi	.L289
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 89


 2788 014a 3B6B     		ldr	r3, [r7, #48]
 2789 014c B3F5C00F 		cmp	r3, #6291456
 2790 0150 00F08380 		beq	.L290
 2791 0154 3B6B     		ldr	r3, [r7, #48]
 2792 0156 B3F5C00F 		cmp	r3, #6291456
 2793 015a 00F28180 		bhi	.L289
 2794 015e 3B6B     		ldr	r3, [r7, #48]
 2795 0160 B3F5800F 		cmp	r3, #4194304
 2796 0164 2FD0     		beq	.L291
 2797 0166 3B6B     		ldr	r3, [r7, #48]
 2798 0168 B3F5800F 		cmp	r3, #4194304
 2799 016c 78D8     		bhi	.L289
 2800 016e 3B6B     		ldr	r3, [r7, #48]
 2801 0170 002B     		cmp	r3, #0
 2802 0172 04D0     		beq	.L292
 2803 0174 3B6B     		ldr	r3, [r7, #48]
 2804 0176 B3F5001F 		cmp	r3, #2097152
 2805 017a 12D0     		beq	.L293
 2806 017c 70E0     		b	.L289
 2807              	.L292:
2184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
2186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 2808              		.loc 1 2187 14
 2809 017e 3A4B     		ldr	r3, .L397
 2810 0180 1B68     		ldr	r3, [r3]
 2811 0182 03F00073 		and	r3, r3, #33554432
 2812              		.loc 1 2187 13
 2813 0186 B3F1007F 		cmp	r3, #33554432
 2814 018a 07D1     		bne	.L294
2188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 2815              		.loc 1 2189 11
 2816 018c 07F12403 		add	r3, r7, #36
 2817 0190 1846     		mov	r0, r3
 2818 0192 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 2819              		.loc 1 2190 21
 2820 0196 BB6A     		ldr	r3, [r7, #40]
 2821 0198 FB63     		str	r3, [r7, #60]
2191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2822              		.loc 1 2196 11
 2823 019a 4EE3     		b	.L286
 2824              	.L294:
2194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2825              		.loc 1 2194 22
 2826 019c 0023     		movs	r3, #0
 2827 019e FB63     		str	r3, [r7, #60]
 2828              		.loc 1 2196 11
 2829 01a0 4BE3     		b	.L286
 2830              	.L293:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 90


2197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
2199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 2831              		.loc 1 2200 14
 2832 01a2 314B     		ldr	r3, .L397
 2833 01a4 1B68     		ldr	r3, [r3]
 2834 01a6 03F00063 		and	r3, r3, #134217728
 2835              		.loc 1 2200 13
 2836 01aa B3F1006F 		cmp	r3, #134217728
 2837 01ae 07D1     		bne	.L297
2201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 2838              		.loc 1 2202 11
 2839 01b0 07F11803 		add	r3, r7, #24
 2840 01b4 1846     		mov	r0, r3
 2841 01b6 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 2842              		.loc 1 2203 21
 2843 01ba BB69     		ldr	r3, [r7, #24]
 2844 01bc FB63     		str	r3, [r7, #60]
2204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2845              		.loc 1 2209 11
 2846 01be 3CE3     		b	.L286
 2847              	.L297:
2207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2848              		.loc 1 2207 22
 2849 01c0 0023     		movs	r3, #0
 2850 01c2 FB63     		str	r3, [r7, #60]
 2851              		.loc 1 2209 11
 2852 01c4 39E3     		b	.L286
 2853              	.L291:
2210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
2213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 2854              		.loc 1 2214 15
 2855 01c6 284B     		ldr	r3, .L397
 2856 01c8 1B68     		ldr	r3, [r3]
 2857 01ca 03F00053 		and	r3, r3, #536870912
 2858              		.loc 1 2214 14
 2859 01ce B3F1005F 		cmp	r3, #536870912
 2860 01d2 07D1     		bne	.L299
2215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 2861              		.loc 1 2216 11
 2862 01d4 07F10C03 		add	r3, r7, #12
 2863 01d8 1846     		mov	r0, r3
 2864 01da FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 2865              		.loc 1 2217 21
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 91


 2866 01de FB68     		ldr	r3, [r7, #12]
 2867 01e0 FB63     		str	r3, [r7, #60]
2218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2868              		.loc 1 2223 11
 2869 01e2 2AE3     		b	.L286
 2870              	.L299:
2221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2871              		.loc 1 2221 22
 2872 01e4 0023     		movs	r3, #0
 2873 01e6 FB63     		str	r3, [r7, #60]
 2874              		.loc 1 2223 11
 2875 01e8 27E3     		b	.L286
 2876              	.L288:
2224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
2227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 2877              		.loc 1 2229 27
 2878 01ea 1F4B     		ldr	r3, .L397
 2879 01ec DB6C     		ldr	r3, [r3, #76]
 2880              		.loc 1 2229 25
 2881 01ee 03F04053 		and	r3, r3, #805306368
 2882 01f2 7B63     		str	r3, [r7, #52]
2230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 2883              		.loc 1 2231 16
 2884 01f4 1C4B     		ldr	r3, .L397
 2885 01f6 1B68     		ldr	r3, [r3]
 2886 01f8 03F00403 		and	r3, r3, #4
 2887              		.loc 1 2231 14
 2888 01fc 042B     		cmp	r3, #4
 2889 01fe 0CD1     		bne	.L301
 2890              		.loc 1 2231 56 discriminator 1
 2891 0200 7B6B     		ldr	r3, [r7, #52]
 2892 0202 002B     		cmp	r3, #0
 2893 0204 09D1     		bne	.L301
2232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 2894              		.loc 1 2234 40
 2895 0206 184B     		ldr	r3, .L397
 2896 0208 1B68     		ldr	r3, [r3]
 2897              		.loc 1 2234 67
 2898 020a DB08     		lsrs	r3, r3, #3
 2899 020c 03F00303 		and	r3, r3, #3
 2900              		.loc 1 2234 23
 2901 0210 164A     		ldr	r2, .L397+4
 2902 0212 22FA03F3 		lsr	r3, r2, r3
 2903 0216 FB63     		str	r3, [r7, #60]
 2904 0218 1EE0     		b	.L302
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 92


 2905              	.L301:
2235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 2906              		.loc 1 2237 21
 2907 021a 134B     		ldr	r3, .L397
 2908 021c 1B68     		ldr	r3, [r3]
 2909 021e 03F48073 		and	r3, r3, #256
 2910              		.loc 1 2237 19
 2911 0222 B3F5807F 		cmp	r3, #256
 2912 0226 06D1     		bne	.L303
 2913              		.loc 1 2237 61 discriminator 1
 2914 0228 7B6B     		ldr	r3, [r7, #52]
 2915 022a B3F1805F 		cmp	r3, #268435456
 2916 022e 02D1     		bne	.L303
2238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 2917              		.loc 1 2240 23
 2918 0230 0F4B     		ldr	r3, .L397+8
 2919 0232 FB63     		str	r3, [r7, #60]
 2920 0234 10E0     		b	.L302
 2921              	.L303:
2241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 2922              		.loc 1 2243 21
 2923 0236 0C4B     		ldr	r3, .L397
 2924 0238 1B68     		ldr	r3, [r3]
 2925 023a 03F40033 		and	r3, r3, #131072
 2926              		.loc 1 2243 19
 2927 023e B3F5003F 		cmp	r3, #131072
 2928 0242 06D1     		bne	.L304
 2929              		.loc 1 2243 61 discriminator 1
 2930 0244 7B6B     		ldr	r3, [r7, #52]
 2931 0246 B3F1005F 		cmp	r3, #536870912
 2932 024a 02D1     		bne	.L304
2244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 2933              		.loc 1 2246 23
 2934 024c 094B     		ldr	r3, .L397+12
 2935 024e FB63     		str	r3, [r7, #60]
 2936 0250 02E0     		b	.L302
 2937              	.L304:
2247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 2938              		.loc 1 2252 23
 2939 0252 0023     		movs	r3, #0
 2940 0254 FB63     		str	r3, [r7, #60]
2253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 93


 2941              		.loc 1 2255 11
 2942 0256 F0E2     		b	.L286
 2943              	.L302:
 2944 0258 EFE2     		b	.L286
 2945              	.L290:
2256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
2259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 2946              		.loc 1 2260 21
 2947 025a 074B     		ldr	r3, .L397+16
 2948 025c FB63     		str	r3, [r7, #60]
2261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2949              		.loc 1 2261 11
 2950 025e ECE2     		b	.L286
 2951              	.L289:
2262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 2952              		.loc 1 2266 21
 2953 0260 0023     		movs	r3, #0
 2954 0262 FB63     		str	r3, [r7, #60]
2267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2955              		.loc 1 2267 11
 2956 0264 E9E2     		b	.L286
 2957              	.L398:
 2958 0266 00BF     		.align	2
 2959              	.L397:
 2960 0268 00440258 		.word	1476543488
 2961 026c 0090D003 		.word	64000000
 2962 0270 00093D00 		.word	4000000
 2963 0274 00127A00 		.word	8000000
 2964 0278 0080BB00 		.word	12288000
 2965              	.L287:
2268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 2966              		.loc 1 2272 11
 2967 027c 7B68     		ldr	r3, [r7, #4]
 2968 027e B3F5006F 		cmp	r3, #2048
 2969 0282 40F09C80 		bne	.L305
2273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 2970              		.loc 1 2275 23
 2971 0286 9D4B     		ldr	r3, .L399
 2972 0288 9B6D     		ldr	r3, [r3, #88]
 2973              		.loc 1 2275 21
 2974 028a 03F0E063 		and	r3, r3, #117440512
 2975 028e 3B63     		str	r3, [r7, #48]
2276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 94


 2976              		.loc 1 2277 7
 2977 0290 3B6B     		ldr	r3, [r7, #48]
 2978 0292 B3F1806F 		cmp	r3, #67108864
 2979 0296 54D0     		beq	.L306
 2980 0298 3B6B     		ldr	r3, [r7, #48]
 2981 029a B3F1806F 		cmp	r3, #67108864
 2982 029e 00F28B80 		bhi	.L307
 2983 02a2 3B6B     		ldr	r3, [r7, #48]
 2984 02a4 B3F1407F 		cmp	r3, #50331648
 2985 02a8 00F08380 		beq	.L308
 2986 02ac 3B6B     		ldr	r3, [r7, #48]
 2987 02ae B3F1407F 		cmp	r3, #50331648
 2988 02b2 00F28180 		bhi	.L307
 2989 02b6 3B6B     		ldr	r3, [r7, #48]
 2990 02b8 B3F1007F 		cmp	r3, #33554432
 2991 02bc 2FD0     		beq	.L309
 2992 02be 3B6B     		ldr	r3, [r7, #48]
 2993 02c0 B3F1007F 		cmp	r3, #33554432
 2994 02c4 78D8     		bhi	.L307
 2995 02c6 3B6B     		ldr	r3, [r7, #48]
 2996 02c8 002B     		cmp	r3, #0
 2997 02ca 04D0     		beq	.L310
 2998 02cc 3B6B     		ldr	r3, [r7, #48]
 2999 02ce B3F1807F 		cmp	r3, #16777216
 3000 02d2 12D0     		beq	.L311
 3001 02d4 70E0     		b	.L307
 3002              	.L310:
2278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
2280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3003              		.loc 1 2281 14
 3004 02d6 894B     		ldr	r3, .L399
 3005 02d8 1B68     		ldr	r3, [r3]
 3006 02da 03F00073 		and	r3, r3, #33554432
 3007              		.loc 1 2281 13
 3008 02de B3F1007F 		cmp	r3, #33554432
 3009 02e2 07D1     		bne	.L312
2282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3010              		.loc 1 2283 11
 3011 02e4 07F12403 		add	r3, r7, #36
 3012 02e8 1846     		mov	r0, r3
 3013 02ea FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3014              		.loc 1 2284 21
 3015 02ee BB6A     		ldr	r3, [r7, #40]
 3016 02f0 FB63     		str	r3, [r7, #60]
2285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3017              		.loc 1 2290 11
 3018 02f2 A2E2     		b	.L286
 3019              	.L312:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 95


2288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3020              		.loc 1 2288 22
 3021 02f4 0023     		movs	r3, #0
 3022 02f6 FB63     		str	r3, [r7, #60]
 3023              		.loc 1 2290 11
 3024 02f8 9FE2     		b	.L286
 3025              	.L311:
2291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
2293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3026              		.loc 1 2294 14
 3027 02fa 804B     		ldr	r3, .L399
 3028 02fc 1B68     		ldr	r3, [r3]
 3029 02fe 03F00063 		and	r3, r3, #134217728
 3030              		.loc 1 2294 13
 3031 0302 B3F1006F 		cmp	r3, #134217728
 3032 0306 07D1     		bne	.L315
2295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3033              		.loc 1 2296 11
 3034 0308 07F11803 		add	r3, r7, #24
 3035 030c 1846     		mov	r0, r3
 3036 030e FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3037              		.loc 1 2297 21
 3038 0312 BB69     		ldr	r3, [r7, #24]
 3039 0314 FB63     		str	r3, [r7, #60]
2298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3040              		.loc 1 2303 11
 3041 0316 90E2     		b	.L286
 3042              	.L315:
2301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3043              		.loc 1 2301 22
 3044 0318 0023     		movs	r3, #0
 3045 031a FB63     		str	r3, [r7, #60]
 3046              		.loc 1 2303 11
 3047 031c 8DE2     		b	.L286
 3048              	.L309:
2304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
2307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3049              		.loc 1 2308 14
 3050 031e 774B     		ldr	r3, .L399
 3051 0320 1B68     		ldr	r3, [r3]
 3052 0322 03F00053 		and	r3, r3, #536870912
 3053              		.loc 1 2308 13
 3054 0326 B3F1005F 		cmp	r3, #536870912
 3055 032a 07D1     		bne	.L317
2309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 96


2310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3056              		.loc 1 2310 11
 3057 032c 07F10C03 		add	r3, r7, #12
 3058 0330 1846     		mov	r0, r3
 3059 0332 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3060              		.loc 1 2311 21
 3061 0336 FB68     		ldr	r3, [r7, #12]
 3062 0338 FB63     		str	r3, [r7, #60]
2312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3063              		.loc 1 2317 11
 3064 033a 7EE2     		b	.L286
 3065              	.L317:
2315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3066              		.loc 1 2315 22
 3067 033c 0023     		movs	r3, #0
 3068 033e FB63     		str	r3, [r7, #60]
 3069              		.loc 1 2317 11
 3070 0340 7BE2     		b	.L286
 3071              	.L306:
2318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
2321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3072              		.loc 1 2323 27
 3073 0342 6E4B     		ldr	r3, .L399
 3074 0344 DB6C     		ldr	r3, [r3, #76]
 3075              		.loc 1 2323 25
 3076 0346 03F04053 		and	r3, r3, #805306368
 3077 034a 7B63     		str	r3, [r7, #52]
2324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3078              		.loc 1 2325 15
 3079 034c 6B4B     		ldr	r3, .L399
 3080 034e 1B68     		ldr	r3, [r3]
 3081 0350 03F00403 		and	r3, r3, #4
 3082              		.loc 1 2325 13
 3083 0354 042B     		cmp	r3, #4
 3084 0356 0CD1     		bne	.L319
 3085              		.loc 1 2325 55 discriminator 1
 3086 0358 7B6B     		ldr	r3, [r7, #52]
 3087 035a 002B     		cmp	r3, #0
 3088 035c 09D1     		bne	.L319
2326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3089              		.loc 1 2328 40
 3090 035e 674B     		ldr	r3, .L399
 3091 0360 1B68     		ldr	r3, [r3]
 3092              		.loc 1 2328 67
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 97


 3093 0362 DB08     		lsrs	r3, r3, #3
 3094 0364 03F00303 		and	r3, r3, #3
 3095              		.loc 1 2328 23
 3096 0368 654A     		ldr	r2, .L399+4
 3097 036a 22FA03F3 		lsr	r3, r2, r3
 3098 036e FB63     		str	r3, [r7, #60]
 3099 0370 1EE0     		b	.L320
 3100              	.L319:
2329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3101              		.loc 1 2331 21
 3102 0372 624B     		ldr	r3, .L399
 3103 0374 1B68     		ldr	r3, [r3]
 3104 0376 03F48073 		and	r3, r3, #256
 3105              		.loc 1 2331 19
 3106 037a B3F5807F 		cmp	r3, #256
 3107 037e 06D1     		bne	.L321
 3108              		.loc 1 2331 61 discriminator 1
 3109 0380 7B6B     		ldr	r3, [r7, #52]
 3110 0382 B3F1805F 		cmp	r3, #268435456
 3111 0386 02D1     		bne	.L321
2332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3112              		.loc 1 2334 23
 3113 0388 5E4B     		ldr	r3, .L399+8
 3114 038a FB63     		str	r3, [r7, #60]
 3115 038c 10E0     		b	.L320
 3116              	.L321:
2335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3117              		.loc 1 2337 21
 3118 038e 5B4B     		ldr	r3, .L399
 3119 0390 1B68     		ldr	r3, [r3]
 3120 0392 03F40033 		and	r3, r3, #131072
 3121              		.loc 1 2337 19
 3122 0396 B3F5003F 		cmp	r3, #131072
 3123 039a 06D1     		bne	.L322
 3124              		.loc 1 2337 61 discriminator 1
 3125 039c 7B6B     		ldr	r3, [r7, #52]
 3126 039e B3F1005F 		cmp	r3, #536870912
 3127 03a2 02D1     		bne	.L322
2338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3128              		.loc 1 2340 23
 3129 03a4 584B     		ldr	r3, .L399+12
 3130 03a6 FB63     		str	r3, [r7, #60]
 3131 03a8 02E0     		b	.L320
 3132              	.L322:
2341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 98


2346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3133              		.loc 1 2346 23
 3134 03aa 0023     		movs	r3, #0
 3135 03ac FB63     		str	r3, [r7, #60]
2347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3136              		.loc 1 2349 11
 3137 03ae 44E2     		b	.L286
 3138              	.L320:
 3139 03b0 43E2     		b	.L286
 3140              	.L308:
2350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
2353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3141              		.loc 1 2354 21
 3142 03b2 564B     		ldr	r3, .L399+16
 3143 03b4 FB63     		str	r3, [r7, #60]
2355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3144              		.loc 1 2355 11
 3145 03b6 40E2     		b	.L286
 3146              	.L307:
2356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3147              		.loc 1 2360 21
 3148 03b8 0023     		movs	r3, #0
 3149 03ba FB63     		str	r3, [r7, #60]
2361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3150              		.loc 1 2361 11
 3151 03bc 3DE2     		b	.L286
 3152              	.L305:
2362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*SAI4*/
2366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 3153              		.loc 1 2366 11
 3154 03be 7B68     		ldr	r3, [r7, #4]
 3155 03c0 B3F5805F 		cmp	r3, #4096
 3156 03c4 40F0A780 		bne	.L323
2367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SPI1/2/3 clock source */
2369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 3157              		.loc 1 2369 15
 3158 03c8 4C4B     		ldr	r3, .L399
 3159 03ca 1B6D     		ldr	r3, [r3, #80]
 3160              		.loc 1 2369 13
 3161 03cc 03F4E043 		and	r3, r3, #28672
 3162 03d0 BB63     		str	r3, [r7, #56]
2370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3163              		.loc 1 2371 7
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 99


 3164 03d2 BB6B     		ldr	r3, [r7, #56]
 3165 03d4 B3F5804F 		cmp	r3, #16384
 3166 03d8 55D0     		beq	.L324
 3167 03da BB6B     		ldr	r3, [r7, #56]
 3168 03dc B3F5804F 		cmp	r3, #16384
 3169 03e0 00F29680 		bhi	.L325
 3170 03e4 BB6B     		ldr	r3, [r7, #56]
 3171 03e6 B3F5405F 		cmp	r3, #12288
 3172 03ea 00F08480 		beq	.L326
 3173 03ee BB6B     		ldr	r3, [r7, #56]
 3174 03f0 B3F5405F 		cmp	r3, #12288
 3175 03f4 00F28C80 		bhi	.L325
 3176 03f8 BB6B     		ldr	r3, [r7, #56]
 3177 03fa B3F5005F 		cmp	r3, #8192
 3178 03fe 30D0     		beq	.L327
 3179 0400 BB6B     		ldr	r3, [r7, #56]
 3180 0402 B3F5005F 		cmp	r3, #8192
 3181 0406 00F28380 		bhi	.L325
 3182 040a BB6B     		ldr	r3, [r7, #56]
 3183 040c 002B     		cmp	r3, #0
 3184 040e 04D0     		beq	.L328
 3185 0410 BB6B     		ldr	r3, [r7, #56]
 3186 0412 B3F5805F 		cmp	r3, #4096
 3187 0416 12D0     		beq	.L329
 3188 0418 7AE0     		b	.L325
 3189              	.L328:
2372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
2374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3190              		.loc 1 2375 14
 3191 041a 384B     		ldr	r3, .L399
 3192 041c 1B68     		ldr	r3, [r3]
 3193 041e 03F00073 		and	r3, r3, #33554432
 3194              		.loc 1 2375 13
 3195 0422 B3F1007F 		cmp	r3, #33554432
 3196 0426 07D1     		bne	.L330
2376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3197              		.loc 1 2377 11
 3198 0428 07F12403 		add	r3, r7, #36
 3199 042c 1846     		mov	r0, r3
 3200 042e FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3201              		.loc 1 2378 21
 3202 0432 BB6A     		ldr	r3, [r7, #40]
 3203 0434 FB63     		str	r3, [r7, #60]
2379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3204              		.loc 1 2384 11
 3205 0436 00E2     		b	.L286
 3206              	.L330:
2382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 100


 3207              		.loc 1 2382 22
 3208 0438 0023     		movs	r3, #0
 3209 043a FB63     		str	r3, [r7, #60]
 3210              		.loc 1 2384 11
 3211 043c FDE1     		b	.L286
 3212              	.L329:
2385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
2387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3213              		.loc 1 2388 14
 3214 043e 2F4B     		ldr	r3, .L399
 3215 0440 1B68     		ldr	r3, [r3]
 3216 0442 03F00063 		and	r3, r3, #134217728
 3217              		.loc 1 2388 13
 3218 0446 B3F1006F 		cmp	r3, #134217728
 3219 044a 07D1     		bne	.L333
2389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3220              		.loc 1 2390 11
 3221 044c 07F11803 		add	r3, r7, #24
 3222 0450 1846     		mov	r0, r3
 3223 0452 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3224              		.loc 1 2391 21
 3225 0456 BB69     		ldr	r3, [r7, #24]
 3226 0458 FB63     		str	r3, [r7, #60]
2392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3227              		.loc 1 2397 11
 3228 045a EEE1     		b	.L286
 3229              	.L333:
2395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3230              		.loc 1 2395 22
 3231 045c 0023     		movs	r3, #0
 3232 045e FB63     		str	r3, [r7, #60]
 3233              		.loc 1 2397 11
 3234 0460 EBE1     		b	.L286
 3235              	.L327:
2398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
2401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3236              		.loc 1 2402 14
 3237 0462 264B     		ldr	r3, .L399
 3238 0464 1B68     		ldr	r3, [r3]
 3239 0466 03F00053 		and	r3, r3, #536870912
 3240              		.loc 1 2402 13
 3241 046a B3F1005F 		cmp	r3, #536870912
 3242 046e 07D1     		bne	.L335
2403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 101


 3243              		.loc 1 2404 11
 3244 0470 07F10C03 		add	r3, r7, #12
 3245 0474 1846     		mov	r0, r3
 3246 0476 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3247              		.loc 1 2405 21
 3248 047a FB68     		ldr	r3, [r7, #12]
 3249 047c FB63     		str	r3, [r7, #60]
2406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3250              		.loc 1 2411 11
 3251 047e DCE1     		b	.L286
 3252              	.L335:
2409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3253              		.loc 1 2409 22
 3254 0480 0023     		movs	r3, #0
 3255 0482 FB63     		str	r3, [r7, #60]
 3256              		.loc 1 2411 11
 3257 0484 D9E1     		b	.L286
 3258              	.L324:
2412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
2415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3259              		.loc 1 2417 27
 3260 0486 1D4B     		ldr	r3, .L399
 3261 0488 DB6C     		ldr	r3, [r3, #76]
 3262              		.loc 1 2417 25
 3263 048a 03F04053 		and	r3, r3, #805306368
 3264 048e 7B63     		str	r3, [r7, #52]
2418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3265              		.loc 1 2419 15
 3266 0490 1A4B     		ldr	r3, .L399
 3267 0492 1B68     		ldr	r3, [r3]
 3268 0494 03F00403 		and	r3, r3, #4
 3269              		.loc 1 2419 13
 3270 0498 042B     		cmp	r3, #4
 3271 049a 0CD1     		bne	.L337
 3272              		.loc 1 2419 55 discriminator 1
 3273 049c 7B6B     		ldr	r3, [r7, #52]
 3274 049e 002B     		cmp	r3, #0
 3275 04a0 09D1     		bne	.L337
2420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3276              		.loc 1 2422 40
 3277 04a2 164B     		ldr	r3, .L399
 3278 04a4 1B68     		ldr	r3, [r3]
 3279              		.loc 1 2422 67
 3280 04a6 DB08     		lsrs	r3, r3, #3
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 102


 3281 04a8 03F00303 		and	r3, r3, #3
 3282              		.loc 1 2422 23
 3283 04ac 144A     		ldr	r2, .L399+4
 3284 04ae 22FA03F3 		lsr	r3, r2, r3
 3285 04b2 FB63     		str	r3, [r7, #60]
 3286 04b4 1EE0     		b	.L338
 3287              	.L337:
2423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3288              		.loc 1 2425 21
 3289 04b6 114B     		ldr	r3, .L399
 3290 04b8 1B68     		ldr	r3, [r3]
 3291 04ba 03F48073 		and	r3, r3, #256
 3292              		.loc 1 2425 19
 3293 04be B3F5807F 		cmp	r3, #256
 3294 04c2 06D1     		bne	.L339
 3295              		.loc 1 2425 61 discriminator 1
 3296 04c4 7B6B     		ldr	r3, [r7, #52]
 3297 04c6 B3F1805F 		cmp	r3, #268435456
 3298 04ca 02D1     		bne	.L339
2426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3299              		.loc 1 2428 23
 3300 04cc 0D4B     		ldr	r3, .L399+8
 3301 04ce FB63     		str	r3, [r7, #60]
 3302 04d0 10E0     		b	.L338
 3303              	.L339:
2429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3304              		.loc 1 2431 21
 3305 04d2 0A4B     		ldr	r3, .L399
 3306 04d4 1B68     		ldr	r3, [r3]
 3307 04d6 03F40033 		and	r3, r3, #131072
 3308              		.loc 1 2431 19
 3309 04da B3F5003F 		cmp	r3, #131072
 3310 04de 06D1     		bne	.L340
 3311              		.loc 1 2431 61 discriminator 1
 3312 04e0 7B6B     		ldr	r3, [r7, #52]
 3313 04e2 B3F1005F 		cmp	r3, #536870912
 3314 04e6 02D1     		bne	.L340
2432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3315              		.loc 1 2434 23
 3316 04e8 074B     		ldr	r3, .L399+12
 3317 04ea FB63     		str	r3, [r7, #60]
 3318 04ec 02E0     		b	.L338
 3319              	.L340:
2435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 103


 3320              		.loc 1 2440 23
 3321 04ee 0023     		movs	r3, #0
 3322 04f0 FB63     		str	r3, [r7, #60]
2441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3323              		.loc 1 2443 11
 3324 04f2 A2E1     		b	.L286
 3325              	.L338:
 3326 04f4 A1E1     		b	.L286
 3327              	.L326:
2444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
2447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3328              		.loc 1 2448 21
 3329 04f6 054B     		ldr	r3, .L399+16
 3330 04f8 FB63     		str	r3, [r7, #60]
2449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3331              		.loc 1 2449 11
 3332 04fa 9EE1     		b	.L286
 3333              	.L400:
 3334              		.align	2
 3335              	.L399:
 3336 04fc 00440258 		.word	1476543488
 3337 0500 0090D003 		.word	64000000
 3338 0504 00093D00 		.word	4000000
 3339 0508 00127A00 		.word	8000000
 3340 050c 0080BB00 		.word	12288000
 3341              	.L325:
2450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3342              		.loc 1 2453 21
 3343 0510 0023     		movs	r3, #0
 3344 0512 FB63     		str	r3, [r7, #60]
2454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3345              		.loc 1 2454 11
 3346 0514 91E1     		b	.L286
 3347              	.L323:
2455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_ADC)
 3348              		.loc 1 2458 11
 3349 0516 7B68     		ldr	r3, [r7, #4]
 3350 0518 B3F5002F 		cmp	r3, #524288
 3351 051c 73D1     		bne	.L341
2459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get ADC clock source */
2461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_ADC_SOURCE();
 3352              		.loc 1 2461 15
 3353 051e 9B4B     		ldr	r3, .L401
 3354 0520 9B6D     		ldr	r3, [r3, #88]
 3355              		.loc 1 2461 13
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 104


 3356 0522 03F44033 		and	r3, r3, #196608
 3357 0526 BB63     		str	r3, [r7, #56]
2462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3358              		.loc 1 2463 7
 3359 0528 BB6B     		ldr	r3, [r7, #56]
 3360 052a B3F5003F 		cmp	r3, #131072
 3361 052e 2FD0     		beq	.L342
 3362 0530 BB6B     		ldr	r3, [r7, #56]
 3363 0532 B3F5003F 		cmp	r3, #131072
 3364 0536 63D8     		bhi	.L343
 3365 0538 BB6B     		ldr	r3, [r7, #56]
 3366 053a 002B     		cmp	r3, #0
 3367 053c 04D0     		beq	.L344
 3368 053e BB6B     		ldr	r3, [r7, #56]
 3369 0540 B3F5803F 		cmp	r3, #65536
 3370 0544 12D0     		beq	.L345
 3371 0546 5BE0     		b	.L343
 3372              	.L344:
2464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL2:
2466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3373              		.loc 1 2467 14
 3374 0548 904B     		ldr	r3, .L401
 3375 054a 1B68     		ldr	r3, [r3]
 3376 054c 03F00063 		and	r3, r3, #134217728
 3377              		.loc 1 2467 13
 3378 0550 B3F1006F 		cmp	r3, #134217728
 3379 0554 07D1     		bne	.L346
2468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3380              		.loc 1 2469 11
 3381 0556 07F11803 		add	r3, r7, #24
 3382 055a 1846     		mov	r0, r3
 3383 055c FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3384              		.loc 1 2470 21
 3385 0560 BB69     		ldr	r3, [r7, #24]
 3386 0562 FB63     		str	r3, [r7, #60]
2471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3387              		.loc 1 2476 11
 3388 0564 69E1     		b	.L286
 3389              	.L346:
2474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3390              		.loc 1 2474 22
 3391 0566 0023     		movs	r3, #0
 3392 0568 FB63     		str	r3, [r7, #60]
 3393              		.loc 1 2476 11
 3394 056a 66E1     		b	.L286
 3395              	.L345:
2477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 105


2478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL3:
2479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3396              		.loc 1 2480 14
 3397 056c 874B     		ldr	r3, .L401
 3398 056e 1B68     		ldr	r3, [r3]
 3399 0570 03F00053 		and	r3, r3, #536870912
 3400              		.loc 1 2480 13
 3401 0574 B3F1005F 		cmp	r3, #536870912
 3402 0578 07D1     		bne	.L349
2481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3403              		.loc 1 2482 11
 3404 057a 07F10C03 		add	r3, r7, #12
 3405 057e 1846     		mov	r0, r3
 3406 0580 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_R_Frequency;
 3407              		.loc 1 2483 21
 3408 0584 7B69     		ldr	r3, [r7, #20]
 3409 0586 FB63     		str	r3, [r7, #60]
2484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3410              		.loc 1 2489 11
 3411 0588 57E1     		b	.L286
 3412              	.L349:
2487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3413              		.loc 1 2487 22
 3414 058a 0023     		movs	r3, #0
 3415 058c FB63     		str	r3, [r7, #60]
 3416              		.loc 1 2489 11
 3417 058e 54E1     		b	.L286
 3418              	.L342:
2490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_CLKP:
2493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3419              		.loc 1 2495 27
 3420 0590 7E4B     		ldr	r3, .L401
 3421 0592 DB6C     		ldr	r3, [r3, #76]
 3422              		.loc 1 2495 25
 3423 0594 03F04053 		and	r3, r3, #805306368
 3424 0598 7B63     		str	r3, [r7, #52]
2496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3425              		.loc 1 2497 15
 3426 059a 7C4B     		ldr	r3, .L401
 3427 059c 1B68     		ldr	r3, [r3]
 3428 059e 03F00403 		and	r3, r3, #4
 3429              		.loc 1 2497 13
 3430 05a2 042B     		cmp	r3, #4
 3431 05a4 0CD1     		bne	.L351
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 106


 3432              		.loc 1 2497 55 discriminator 1
 3433 05a6 7B6B     		ldr	r3, [r7, #52]
 3434 05a8 002B     		cmp	r3, #0
 3435 05aa 09D1     		bne	.L351
2498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3436              		.loc 1 2500 40
 3437 05ac 774B     		ldr	r3, .L401
 3438 05ae 1B68     		ldr	r3, [r3]
 3439              		.loc 1 2500 67
 3440 05b0 DB08     		lsrs	r3, r3, #3
 3441 05b2 03F00303 		and	r3, r3, #3
 3442              		.loc 1 2500 23
 3443 05b6 764A     		ldr	r2, .L401+4
 3444 05b8 22FA03F3 		lsr	r3, r2, r3
 3445 05bc FB63     		str	r3, [r7, #60]
 3446 05be 1EE0     		b	.L352
 3447              	.L351:
2501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3448              		.loc 1 2503 21
 3449 05c0 724B     		ldr	r3, .L401
 3450 05c2 1B68     		ldr	r3, [r3]
 3451 05c4 03F48073 		and	r3, r3, #256
 3452              		.loc 1 2503 19
 3453 05c8 B3F5807F 		cmp	r3, #256
 3454 05cc 06D1     		bne	.L353
 3455              		.loc 1 2503 61 discriminator 1
 3456 05ce 7B6B     		ldr	r3, [r7, #52]
 3457 05d0 B3F1805F 		cmp	r3, #268435456
 3458 05d4 02D1     		bne	.L353
2504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3459              		.loc 1 2506 23
 3460 05d6 6F4B     		ldr	r3, .L401+8
 3461 05d8 FB63     		str	r3, [r7, #60]
 3462 05da 10E0     		b	.L352
 3463              	.L353:
2507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3464              		.loc 1 2509 21
 3465 05dc 6B4B     		ldr	r3, .L401
 3466 05de 1B68     		ldr	r3, [r3]
 3467 05e0 03F40033 		and	r3, r3, #131072
 3468              		.loc 1 2509 19
 3469 05e4 B3F5003F 		cmp	r3, #131072
 3470 05e8 06D1     		bne	.L354
 3471              		.loc 1 2509 61 discriminator 1
 3472 05ea 7B6B     		ldr	r3, [r7, #52]
 3473 05ec B3F1005F 		cmp	r3, #536870912
 3474 05f0 02D1     		bne	.L354
2510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 107


2512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3475              		.loc 1 2512 23
 3476 05f2 694B     		ldr	r3, .L401+12
 3477 05f4 FB63     		str	r3, [r7, #60]
 3478 05f6 02E0     		b	.L352
 3479              	.L354:
2513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3480              		.loc 1 2518 23
 3481 05f8 0023     		movs	r3, #0
 3482 05fa FB63     		str	r3, [r7, #60]
2519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3483              		.loc 1 2521 11
 3484 05fc 1DE1     		b	.L286
 3485              	.L352:
 3486 05fe 1CE1     		b	.L286
 3487              	.L343:
2522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3488              		.loc 1 2526 21
 3489 0600 0023     		movs	r3, #0
 3490 0602 FB63     		str	r3, [r7, #60]
2527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3491              		.loc 1 2527 11
 3492 0604 19E1     		b	.L286
 3493              	.L341:
2528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 3494              		.loc 1 2531 11
 3495 0606 7B68     		ldr	r3, [r7, #4]
 3496 0608 B3F5803F 		cmp	r3, #65536
 3497 060c 33D1     		bne	.L355
2532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SDMMC clock source */
2534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 3498              		.loc 1 2534 15
 3499 060e 5F4B     		ldr	r3, .L401
 3500 0610 DB6C     		ldr	r3, [r3, #76]
 3501              		.loc 1 2534 13
 3502 0612 03F48033 		and	r3, r3, #65536
 3503 0616 BB63     		str	r3, [r7, #56]
2535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3504              		.loc 1 2536 7
 3505 0618 BB6B     		ldr	r3, [r7, #56]
 3506 061a 002B     		cmp	r3, #0
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 108


 3507 061c 04D0     		beq	.L356
 3508 061e BB6B     		ldr	r3, [r7, #56]
 3509 0620 B3F5803F 		cmp	r3, #65536
 3510 0624 12D0     		beq	.L357
 3511 0626 23E0     		b	.L396
 3512              	.L356:
2537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
2539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3513              		.loc 1 2540 14
 3514 0628 584B     		ldr	r3, .L401
 3515 062a 1B68     		ldr	r3, [r3]
 3516 062c 03F00073 		and	r3, r3, #33554432
 3517              		.loc 1 2540 13
 3518 0630 B3F1007F 		cmp	r3, #33554432
 3519 0634 07D1     		bne	.L359
2541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3520              		.loc 1 2542 11
 3521 0636 07F12403 		add	r3, r7, #36
 3522 063a 1846     		mov	r0, r3
 3523 063c FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3524              		.loc 1 2543 21
 3525 0640 BB6A     		ldr	r3, [r7, #40]
 3526 0642 FB63     		str	r3, [r7, #60]
2544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3527              		.loc 1 2549 11
 3528 0644 F9E0     		b	.L286
 3529              	.L359:
2547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3530              		.loc 1 2547 21
 3531 0646 0023     		movs	r3, #0
 3532 0648 FB63     		str	r3, [r7, #60]
 3533              		.loc 1 2549 11
 3534 064a F6E0     		b	.L286
 3535              	.L357:
2550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
2552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3536              		.loc 1 2553 15
 3537 064c 4F4B     		ldr	r3, .L401
 3538 064e 1B68     		ldr	r3, [r3]
 3539 0650 03F00063 		and	r3, r3, #134217728
 3540              		.loc 1 2553 14
 3541 0654 B3F1006F 		cmp	r3, #134217728
 3542 0658 07D1     		bne	.L362
2554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3543              		.loc 1 2555 11
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 109


 3544 065a 07F11803 		add	r3, r7, #24
 3545 065e 1846     		mov	r0, r3
 3546 0660 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_R_Frequency;
 3547              		.loc 1 2556 21
 3548 0664 3B6A     		ldr	r3, [r7, #32]
 3549 0666 FB63     		str	r3, [r7, #60]
2557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3550              		.loc 1 2562 11
 3551 0668 E7E0     		b	.L286
 3552              	.L362:
2560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3553              		.loc 1 2560 21
 3554 066a 0023     		movs	r3, #0
 3555 066c FB63     		str	r3, [r7, #60]
 3556              		.loc 1 2562 11
 3557 066e E4E0     		b	.L286
 3558              	.L396:
2563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3559              		.loc 1 2567 21
 3560 0670 0023     		movs	r3, #0
 3561 0672 FB63     		str	r3, [r7, #60]
2568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3562              		.loc 1 2568 11
 3563 0674 E1E0     		b	.L286
 3564              	.L355:
2569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 3565              		.loc 1 2572 11
 3566 0676 7B68     		ldr	r3, [r7, #4]
 3567 0678 B3F5804F 		cmp	r3, #16384
 3568 067c 40F08E80 		bne	.L364
2573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SPI6 clock source */
2575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 3569              		.loc 1 2575 15
 3570 0680 424B     		ldr	r3, .L401
 3571 0682 9B6D     		ldr	r3, [r3, #88]
 3572              		.loc 1 2575 13
 3573 0684 03F0E043 		and	r3, r3, #1879048192
 3574 0688 BB63     		str	r3, [r7, #56]
2576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3575              		.loc 1 2577 7
 3576 068a BB6B     		ldr	r3, [r7, #56]
 3577 068c B3F1A04F 		cmp	r3, #1342177280
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 110


 3578 0690 6BD0     		beq	.L365
 3579 0692 BB6B     		ldr	r3, [r7, #56]
 3580 0694 B3F1A04F 		cmp	r3, #1342177280
 3581 0698 74D8     		bhi	.L366
 3582 069a BB6B     		ldr	r3, [r7, #56]
 3583 069c B3F1804F 		cmp	r3, #1073741824
 3584 06a0 56D0     		beq	.L367
 3585 06a2 BB6B     		ldr	r3, [r7, #56]
 3586 06a4 B3F1804F 		cmp	r3, #1073741824
 3587 06a8 6CD8     		bhi	.L366
 3588 06aa BB6B     		ldr	r3, [r7, #56]
 3589 06ac B3F1405F 		cmp	r3, #805306368
 3590 06b0 3BD0     		beq	.L368
 3591 06b2 BB6B     		ldr	r3, [r7, #56]
 3592 06b4 B3F1405F 		cmp	r3, #805306368
 3593 06b8 64D8     		bhi	.L366
 3594 06ba BB6B     		ldr	r3, [r7, #56]
 3595 06bc B3F1005F 		cmp	r3, #536870912
 3596 06c0 21D0     		beq	.L369
 3597 06c2 BB6B     		ldr	r3, [r7, #56]
 3598 06c4 B3F1005F 		cmp	r3, #536870912
 3599 06c8 5CD8     		bhi	.L366
 3600 06ca BB6B     		ldr	r3, [r7, #56]
 3601 06cc 002B     		cmp	r3, #0
 3602 06ce 04D0     		beq	.L370
 3603 06d0 BB6B     		ldr	r3, [r7, #56]
 3604 06d2 B3F1805F 		cmp	r3, #268435456
 3605 06d6 04D0     		beq	.L371
 3606 06d8 54E0     		b	.L366
 3607              	.L370:
2578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
2580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HAL_RCCEx_GetD3PCLK1Freq();
 3608              		.loc 1 2581 23
 3609 06da FFF7FEFF 		bl	HAL_RCCEx_GetD3PCLK1Freq
 3610 06de F863     		str	r0, [r7, #60]
2582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3611              		.loc 1 2582 11
 3612 06e0 ABE0     		b	.L286
 3613              	.L371:
2583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
2585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3614              		.loc 1 2586 14
 3615 06e2 2A4B     		ldr	r3, .L401
 3616 06e4 1B68     		ldr	r3, [r3]
 3617 06e6 03F00063 		and	r3, r3, #134217728
 3618              		.loc 1 2586 13
 3619 06ea B3F1006F 		cmp	r3, #134217728
 3620 06ee 07D1     		bne	.L373
2587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3621              		.loc 1 2588 11
 3622 06f0 07F11803 		add	r3, r7, #24
 3623 06f4 1846     		mov	r0, r3
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 111


 3624 06f6 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 3625              		.loc 1 2589 21
 3626 06fa FB69     		ldr	r3, [r7, #28]
 3627 06fc FB63     		str	r3, [r7, #60]
2590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3628              		.loc 1 2595 11
 3629 06fe 9CE0     		b	.L286
 3630              	.L373:
2593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3631              		.loc 1 2593 21
 3632 0700 0023     		movs	r3, #0
 3633 0702 FB63     		str	r3, [r7, #60]
 3634              		.loc 1 2595 11
 3635 0704 99E0     		b	.L286
 3636              	.L369:
2596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
2598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3637              		.loc 1 2599 14
 3638 0706 214B     		ldr	r3, .L401
 3639 0708 1B68     		ldr	r3, [r3]
 3640 070a 03F00053 		and	r3, r3, #536870912
 3641              		.loc 1 2599 13
 3642 070e B3F1005F 		cmp	r3, #536870912
 3643 0712 07D1     		bne	.L375
2600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3644              		.loc 1 2601 11
 3645 0714 07F10C03 		add	r3, r7, #12
 3646 0718 1846     		mov	r0, r3
 3647 071a FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_Q_Frequency;
 3648              		.loc 1 2602 21
 3649 071e 3B69     		ldr	r3, [r7, #16]
 3650 0720 FB63     		str	r3, [r7, #60]
2603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3651              		.loc 1 2608 11
 3652 0722 8AE0     		b	.L286
 3653              	.L375:
2606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3654              		.loc 1 2606 21
 3655 0724 0023     		movs	r3, #0
 3656 0726 FB63     		str	r3, [r7, #60]
 3657              		.loc 1 2608 11
 3658 0728 87E0     		b	.L286
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 112


 3659              	.L368:
2609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
2611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 3660              		.loc 1 2612 14
 3661 072a 184B     		ldr	r3, .L401
 3662 072c 1B68     		ldr	r3, [r3]
 3663 072e 03F00403 		and	r3, r3, #4
 3664              		.loc 1 2612 13
 3665 0732 042B     		cmp	r3, #4
 3666 0734 09D1     		bne	.L377
2613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3667              		.loc 1 2614 38
 3668 0736 154B     		ldr	r3, .L401
 3669 0738 1B68     		ldr	r3, [r3]
 3670              		.loc 1 2614 65
 3671 073a DB08     		lsrs	r3, r3, #3
 3672 073c 03F00303 		and	r3, r3, #3
 3673              		.loc 1 2614 21
 3674 0740 134A     		ldr	r2, .L401+4
 3675 0742 22FA03F3 		lsr	r3, r2, r3
 3676 0746 FB63     		str	r3, [r7, #60]
2615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3677              		.loc 1 2620 11
 3678 0748 77E0     		b	.L286
 3679              	.L377:
2618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3680              		.loc 1 2618 21
 3681 074a 0023     		movs	r3, #0
 3682 074c FB63     		str	r3, [r7, #60]
 3683              		.loc 1 2620 11
 3684 074e 74E0     		b	.L286
 3685              	.L367:
2621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
2623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 3686              		.loc 1 2624 14
 3687 0750 0E4B     		ldr	r3, .L401
 3688 0752 1B68     		ldr	r3, [r3]
 3689 0754 03F48073 		and	r3, r3, #256
 3690              		.loc 1 2624 13
 3691 0758 B3F5807F 		cmp	r3, #256
 3692 075c 02D1     		bne	.L379
2625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 3693              		.loc 1 2626 21
 3694 075e 0D4B     		ldr	r3, .L401+8
 3695 0760 FB63     		str	r3, [r7, #60]
2627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 113


2628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3696              		.loc 1 2632 11
 3697 0762 6AE0     		b	.L286
 3698              	.L379:
2630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3699              		.loc 1 2630 22
 3700 0764 0023     		movs	r3, #0
 3701 0766 FB63     		str	r3, [r7, #60]
 3702              		.loc 1 2632 11
 3703 0768 67E0     		b	.L286
 3704              	.L365:
2633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
2635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 3705              		.loc 1 2636 14
 3706 076a 084B     		ldr	r3, .L401
 3707 076c 1B68     		ldr	r3, [r3]
 3708 076e 03F40033 		and	r3, r3, #131072
 3709              		.loc 1 2636 13
 3710 0772 B3F5003F 		cmp	r3, #131072
 3711 0776 02D1     		bne	.L381
2637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3712              		.loc 1 2638 21
 3713 0778 074B     		ldr	r3, .L401+12
 3714 077a FB63     		str	r3, [r7, #60]
2639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3715              		.loc 1 2644 11
 3716 077c 5DE0     		b	.L286
 3717              	.L381:
2642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3718              		.loc 1 2642 21
 3719 077e 0023     		movs	r3, #0
 3720 0780 FB63     		str	r3, [r7, #60]
 3721              		.loc 1 2644 11
 3722 0782 5AE0     		b	.L286
 3723              	.L366:
2645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
2647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
2648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
2650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_SPI6CLKSOURCE_PIN */
2653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 114


2655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3724              		.loc 1 2655 21
 3725 0784 0023     		movs	r3, #0
 3726 0786 FB63     		str	r3, [r7, #60]
2656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3727              		.loc 1 2656 11
 3728 0788 57E0     		b	.L286
 3729              	.L402:
 3730 078a 00BF     		.align	2
 3731              	.L401:
 3732 078c 00440258 		.word	1476543488
 3733 0790 0090D003 		.word	64000000
 3734 0794 00093D00 		.word	4000000
 3735 0798 00127A00 		.word	8000000
 3736              	.L364:
2657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 3737              		.loc 1 2660 11
 3738 079c 7B68     		ldr	r3, [r7, #4]
 3739 079e B3F5004F 		cmp	r3, #32768
 3740 07a2 48D1     		bne	.L383
2661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get FDCAN clock source */
2663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 3741              		.loc 1 2663 15
 3742 07a4 274B     		ldr	r3, .L403
 3743 07a6 1B6D     		ldr	r3, [r3, #80]
 3744              		.loc 1 2663 13
 3745 07a8 03F04053 		and	r3, r3, #805306368
 3746 07ac BB63     		str	r3, [r7, #56]
2664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3747              		.loc 1 2665 7
 3748 07ae BB6B     		ldr	r3, [r7, #56]
 3749 07b0 B3F1005F 		cmp	r3, #536870912
 3750 07b4 2AD0     		beq	.L384
 3751 07b6 BB6B     		ldr	r3, [r7, #56]
 3752 07b8 B3F1005F 		cmp	r3, #536870912
 3753 07bc 38D8     		bhi	.L385
 3754 07be BB6B     		ldr	r3, [r7, #56]
 3755 07c0 002B     		cmp	r3, #0
 3756 07c2 04D0     		beq	.L386
 3757 07c4 BB6B     		ldr	r3, [r7, #56]
 3758 07c6 B3F1805F 		cmp	r3, #268435456
 3759 07ca 0DD0     		beq	.L387
 3760 07cc 30E0     		b	.L385
 3761              	.L386:
2666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
2668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 3762              		.loc 1 2669 14
 3763 07ce 1D4B     		ldr	r3, .L403
 3764 07d0 1B68     		ldr	r3, [r3]
 3765 07d2 03F40033 		and	r3, r3, #131072
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 115


 3766              		.loc 1 2669 13
 3767 07d6 B3F5003F 		cmp	r3, #131072
 3768 07da 02D1     		bne	.L388
2670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 3769              		.loc 1 2671 21
 3770 07dc 1A4B     		ldr	r3, .L403+4
 3771 07de FB63     		str	r3, [r7, #60]
2672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3772              		.loc 1 2677 11
 3773 07e0 2BE0     		b	.L286
 3774              	.L388:
2675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3775              		.loc 1 2675 21
 3776 07e2 0023     		movs	r3, #0
 3777 07e4 FB63     		str	r3, [r7, #60]
 3778              		.loc 1 2677 11
 3779 07e6 28E0     		b	.L286
 3780              	.L387:
2678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
2680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3781              		.loc 1 2681 14
 3782 07e8 164B     		ldr	r3, .L403
 3783 07ea 1B68     		ldr	r3, [r3]
 3784 07ec 03F00073 		and	r3, r3, #33554432
 3785              		.loc 1 2681 13
 3786 07f0 B3F1007F 		cmp	r3, #33554432
 3787 07f4 07D1     		bne	.L391
2682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3788              		.loc 1 2683 11
 3789 07f6 07F12403 		add	r3, r7, #36
 3790 07fa 1846     		mov	r0, r3
 3791 07fc FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3792              		.loc 1 2684 21
 3793 0800 BB6A     		ldr	r3, [r7, #40]
 3794 0802 FB63     		str	r3, [r7, #60]
2685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3795              		.loc 1 2690 11
 3796 0804 19E0     		b	.L286
 3797              	.L391:
2688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3798              		.loc 1 2688 21
 3799 0806 0023     		movs	r3, #0
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 116


 3800 0808 FB63     		str	r3, [r7, #60]
 3801              		.loc 1 2690 11
 3802 080a 16E0     		b	.L286
 3803              	.L384:
2691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
2693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3804              		.loc 1 2694 14
 3805 080c 0D4B     		ldr	r3, .L403
 3806 080e 1B68     		ldr	r3, [r3]
 3807 0810 03F00063 		and	r3, r3, #134217728
 3808              		.loc 1 2694 13
 3809 0814 B3F1006F 		cmp	r3, #134217728
 3810 0818 07D1     		bne	.L393
2695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3811              		.loc 1 2696 11
 3812 081a 07F11803 		add	r3, r7, #24
 3813 081e 1846     		mov	r0, r3
 3814 0820 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 3815              		.loc 1 2697 21
 3816 0824 FB69     		ldr	r3, [r7, #28]
 3817 0826 FB63     		str	r3, [r7, #60]
2698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3818              		.loc 1 2703 11
 3819 0828 07E0     		b	.L286
 3820              	.L393:
2701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3821              		.loc 1 2701 21
 3822 082a 0023     		movs	r3, #0
 3823 082c FB63     		str	r3, [r7, #60]
 3824              		.loc 1 2703 11
 3825 082e 04E0     		b	.L286
 3826              	.L385:
2704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3827              		.loc 1 2707 21
 3828 0830 0023     		movs	r3, #0
 3829 0832 FB63     		str	r3, [r7, #60]
2708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3830              		.loc 1 2708 11
 3831 0834 01E0     		b	.L286
 3832              	.L383:
2709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 117


2714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       frequency = 0;
 3833              		.loc 1 2714 17
 3834 0836 0023     		movs	r3, #0
 3835 0838 FB63     		str	r3, [r7, #60]
 3836              	.L286:
2715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return frequency;
 3837              		.loc 1 2717 10
 3838 083a FB6B     		ldr	r3, [r7, #60]
2718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3839              		.loc 1 2718 1
 3840 083c 1846     		mov	r0, r3
 3841 083e 4037     		adds	r7, r7, #64
 3842              	.LCFI14:
 3843              		.cfi_def_cfa_offset 8
 3844 0840 BD46     		mov	sp, r7
 3845              	.LCFI15:
 3846              		.cfi_def_cfa_register 13
 3847              		@ sp needed
 3848 0842 80BD     		pop	{r7, pc}
 3849              	.L404:
 3850              		.align	2
 3851              	.L403:
 3852 0844 00440258 		.word	1476543488
 3853 0848 00127A00 		.word	8000000
 3854              		.cfi_endproc
 3855              	.LFE146:
 3857              		.section	.text.HAL_RCCEx_GetD1PCLK1Freq,"ax",%progbits
 3858              		.align	1
 3859              		.global	HAL_RCCEx_GetD1PCLK1Freq
 3860              		.syntax unified
 3861              		.thumb
 3862              		.thumb_func
 3864              	HAL_RCCEx_GetD1PCLK1Freq:
 3865              	.LFB147:
2719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D1PCLK1 frequency
2723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D1PCLK1 changes, this function must be called to update the
2724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D1PCLK1 value. Otherwise, any configuration based on this function will be incorr
2725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D1PCLK1 frequency
2726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1PCLK1Freq(void)
2728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 3866              		.loc 1 2728 1
 3867              		.cfi_startproc
 3868              		@ args = 0, pretend = 0, frame = 0
 3869              		@ frame_needed = 1, uses_anonymous_args = 0
 3870 0000 80B5     		push	{r7, lr}
 3871              	.LCFI16:
 3872              		.cfi_def_cfa_offset 8
 3873              		.cfi_offset 7, -8
 3874              		.cfi_offset 14, -4
 3875 0002 00AF     		add	r7, sp, #0
 3876              	.LCFI17:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 118


 3877              		.cfi_def_cfa_register 7
2729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1PPRE)
2730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
2731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1PPRE)>> RCC_D1CFGR
 3878              		.loc 1 2731 11
 3879 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3880 0008 0246     		mov	r2, r0
 3881              		.loc 1 2731 58
 3882 000a 064B     		ldr	r3, .L407
 3883 000c 9B69     		ldr	r3, [r3, #24]
 3884              		.loc 1 2731 87
 3885 000e 1B09     		lsrs	r3, r3, #4
 3886 0010 03F00703 		and	r3, r3, #7
 3887              		.loc 1 2731 53
 3888 0014 0449     		ldr	r1, .L407+4
 3889 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3890              		.loc 1 2731 113
 3891 0018 03F01F03 		and	r3, r3, #31
 3892              		.loc 1 2731 33
 3893 001c 22FA03F3 		lsr	r3, r2, r3
2732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
2734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE)>> RCC_CDCF
2735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3894              		.loc 1 2736 1
 3895 0020 1846     		mov	r0, r3
 3896 0022 80BD     		pop	{r7, pc}
 3897              	.L408:
 3898              		.align	2
 3899              	.L407:
 3900 0024 00440258 		.word	1476543488
 3901 0028 00000000 		.word	D1CorePrescTable
 3902              		.cfi_endproc
 3903              	.LFE147:
 3905              		.section	.text.HAL_RCCEx_GetD3PCLK1Freq,"ax",%progbits
 3906              		.align	1
 3907              		.global	HAL_RCCEx_GetD3PCLK1Freq
 3908              		.syntax unified
 3909              		.thumb
 3910              		.thumb_func
 3912              	HAL_RCCEx_GetD3PCLK1Freq:
 3913              	.LFB148:
2737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D3PCLK1 frequency
2740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D3PCLK1 changes, this function must be called to update the
2741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorr
2742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D3PCLK1 frequency
2743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
2745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 3914              		.loc 1 2745 1
 3915              		.cfi_startproc
 3916              		@ args = 0, pretend = 0, frame = 0
 3917              		@ frame_needed = 1, uses_anonymous_args = 0
 3918 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 119


 3919              	.LCFI18:
 3920              		.cfi_def_cfa_offset 8
 3921              		.cfi_offset 7, -8
 3922              		.cfi_offset 14, -4
 3923 0002 00AF     		add	r7, sp, #0
 3924              	.LCFI19:
 3925              		.cfi_def_cfa_register 7
2746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D3CFGR_D3PPRE)
2747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR
 3926              		.loc 1 2748 11
 3927 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3928 0008 0246     		mov	r2, r0
 3929              		.loc 1 2748 58
 3930 000a 064B     		ldr	r3, .L411
 3931 000c 1B6A     		ldr	r3, [r3, #32]
 3932              		.loc 1 2748 87
 3933 000e 1B09     		lsrs	r3, r3, #4
 3934 0010 03F00703 		and	r3, r3, #7
 3935              		.loc 1 2748 53
 3936 0014 0449     		ldr	r1, .L411+4
 3937 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3938              		.loc 1 2748 113
 3939 0018 03F01F03 		and	r3, r3, #31
 3940              		.loc 1 2748 33
 3941 001c 22FA03F3 		lsr	r3, r2, r3
2749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRD
2752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3942              		.loc 1 2753 1
 3943 0020 1846     		mov	r0, r3
 3944 0022 80BD     		pop	{r7, pc}
 3945              	.L412:
 3946              		.align	2
 3947              	.L411:
 3948 0024 00440258 		.word	1476543488
 3949 0028 00000000 		.word	D1CorePrescTable
 3950              		.cfi_endproc
 3951              	.LFE148:
 3953              		.section	.text.HAL_RCCEx_GetPLL2ClockFreq,"ax",%progbits
 3954              		.align	1
 3955              		.global	HAL_RCCEx_GetPLL2ClockFreq
 3956              		.syntax unified
 3957              		.thumb
 3958              		.thumb_func
 3960              	HAL_RCCEx_GetPLL2ClockFreq:
 3961              	.LFB149:
2754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL2 clock frequencies :PLL2_P_Frequency,PLL2_R_Frequency and PLL2_Q_Frequenc
2756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL2 clock frequencies computed by this function is not the real
2757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 120


2762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL2CLK changes, this function must be called to update the
2764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorr
2765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL2_Clocks structure.
2766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
2769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 3962              		.loc 1 2769 1
 3963              		.cfi_startproc
 3964              		@ args = 0, pretend = 0, frame = 32
 3965              		@ frame_needed = 1, uses_anonymous_args = 0
 3966              		@ link register save eliminated.
 3967 0000 80B4     		push	{r7}
 3968              	.LCFI20:
 3969              		.cfi_def_cfa_offset 4
 3970              		.cfi_offset 7, -4
 3971 0002 89B0     		sub	sp, sp, #36
 3972              	.LCFI21:
 3973              		.cfi_def_cfa_offset 40
 3974 0004 00AF     		add	r7, sp, #0
 3975              	.LCFI22:
 3976              		.cfi_def_cfa_register 7
 3977 0006 7860     		str	r0, [r7, #4]
2770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t  pllsource, pll2m,  pll2fracen, hsivalue;
2771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn2, pll2vco;
2772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
2774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL2xCLK = PLL2_VCO / PLL2x
2775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 3978              		.loc 1 2776 19
 3979 0008 A14B     		ldr	r3, .L424
 3980 000a 9B6A     		ldr	r3, [r3, #40]
 3981              		.loc 1 2776 13
 3982 000c 03F00303 		and	r3, r3, #3
 3983 0010 BB61     		str	r3, [r7, #24]
2777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 3984              		.loc 1 2777 16
 3985 0012 9F4B     		ldr	r3, .L424
 3986 0014 9B6A     		ldr	r3, [r3, #40]
 3987              		.loc 1 2777 50
 3988 0016 1B0B     		lsrs	r3, r3, #12
 3989              		.loc 1 2777 9
 3990 0018 03F03F03 		and	r3, r3, #63
 3991 001c 7B61     		str	r3, [r7, #20]
2778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 3992              		.loc 1 2778 20
 3993 001e 9C4B     		ldr	r3, .L424
 3994 0020 DB6A     		ldr	r3, [r3, #44]
 3995              		.loc 1 2778 56
 3996 0022 1B09     		lsrs	r3, r3, #4
 3997              		.loc 1 2778 14
 3998 0024 03F00103 		and	r3, r3, #1
 3999 0028 3B61     		str	r3, [r7, #16]
2779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 4000              		.loc 1 2779 48
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 121


 4001 002a 994B     		ldr	r3, .L424
 4002 002c DB6B     		ldr	r3, [r3, #60]
 4003              		.loc 1 2779 83
 4004 002e DB08     		lsrs	r3, r3, #3
 4005 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 4006              		.loc 1 2779 20
 4007 0034 3A69     		ldr	r2, [r7, #16]
 4008 0036 02FB03F3 		mul	r3, r2, r3
 4009              		.loc 1 2779 10
 4010 003a 07EE903A 		vmov	s15, r3	@ int
 4011 003e F8EE677A 		vcvt.f32.u32	s15, s15
 4012 0042 C7ED037A 		vstr.32	s15, [r7, #12]
2780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll2m != 0U)
 4013              		.loc 1 2781 6
 4014 0046 7B69     		ldr	r3, [r7, #20]
 4015 0048 002B     		cmp	r3, #0
 4016 004a 00F01181 		beq	.L414
2782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4017              		.loc 1 2783 5
 4018 004e BB69     		ldr	r3, [r7, #24]
 4019 0050 022B     		cmp	r3, #2
 4020 0052 00F08380 		beq	.L415
 4021 0056 BB69     		ldr	r3, [r7, #24]
 4022 0058 022B     		cmp	r3, #2
 4023 005a 00F2A180 		bhi	.L416
 4024 005e BB69     		ldr	r3, [r7, #24]
 4025 0060 002B     		cmp	r3, #0
 4026 0062 03D0     		beq	.L417
 4027 0064 BB69     		ldr	r3, [r7, #24]
 4028 0066 012B     		cmp	r3, #1
 4029 0068 56D0     		beq	.L418
 4030 006a 99E0     		b	.L416
 4031              	.L417:
2784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4032              		.loc 1 2788 11
 4033 006c 884B     		ldr	r3, .L424
 4034 006e 1B68     		ldr	r3, [r3]
 4035 0070 03F02003 		and	r3, r3, #32
 4036              		.loc 1 2788 10
 4037 0074 002B     		cmp	r3, #0
 4038 0076 2DD0     		beq	.L419
2789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 4039              		.loc 1 2790 35
 4040 0078 854B     		ldr	r3, .L424
 4041 007a 1B68     		ldr	r3, [r3]
 4042              		.loc 1 2790 62
 4043 007c DB08     		lsrs	r3, r3, #3
 4044 007e 03F00303 		and	r3, r3, #3
 4045              		.loc 1 2790 18
 4046 0082 844A     		ldr	r2, .L424+4
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 122


 4047 0084 22FA03F3 		lsr	r3, r2, r3
 4048 0088 BB60     		str	r3, [r7, #8]
2791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 4049              		.loc 1 2791 21
 4050 008a BB68     		ldr	r3, [r7, #8]
 4051 008c 07EE903A 		vmov	s15, r3	@ int
 4052 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 4053              		.loc 1 2791 41
 4054 0094 7B69     		ldr	r3, [r7, #20]
 4055 0096 07EE903A 		vmov	s15, r3	@ int
 4056 009a F8EE677A 		vcvt.f32.u32	s15, s15
 4057              		.loc 1 2791 39
 4058 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 4059              		.loc 1 2791 83
 4060 00a2 7B4B     		ldr	r3, .L424
 4061 00a4 9B6B     		ldr	r3, [r3, #56]
 4062              		.loc 1 2791 69
 4063 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 4064              		.loc 1 2791 60
 4065 00aa 07EE903A 		vmov	s15, r3	@ int
 4066 00ae F8EE676A 		vcvt.f32.u32	s13, s15
 4067              		.loc 1 2791 122
 4068 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 4069 00b6 DFED785A 		vldr.32	s11, .L424+8
 4070 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 4071              		.loc 1 2791 113
 4072 00be 76EEA77A 		vadd.f32	s15, s13, s15
 4073              		.loc 1 2791 140
 4074 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4075 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 4076              		.loc 1 2791 17
 4077 00ca 67EE277A 		vmul.f32	s15, s14, s15
 4078 00ce C7ED077A 		vstr.32	s15, [r7, #28]
2792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
2796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4079              		.loc 1 2797 7
 4080 00d2 87E0     		b	.L421
 4081              	.L419:
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4082              		.loc 1 2795 41
 4083 00d4 7B69     		ldr	r3, [r7, #20]
 4084 00d6 07EE903A 		vmov	s15, r3	@ int
 4085 00da F8EE677A 		vcvt.f32.u32	s15, s15
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4086              		.loc 1 2795 39
 4087 00de DFED6F6A 		vldr.32	s13, .L424+12
 4088 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4089              		.loc 1 2795 83
 4090 00e6 6A4B     		ldr	r3, .L424
 4091 00e8 9B6B     		ldr	r3, [r3, #56]
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4092              		.loc 1 2795 69
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 123


 4093 00ea C3F30803 		ubfx	r3, r3, #0, #9
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4094              		.loc 1 2795 60
 4095 00ee 07EE903A 		vmov	s15, r3	@ int
 4096 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4097              		.loc 1 2795 122
 4098 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 4099 00fa DFED675A 		vldr.32	s11, .L424+8
 4100 00fe C6EE257A 		vdiv.f32	s15, s12, s11
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4101              		.loc 1 2795 113
 4102 0102 76EEA77A 		vadd.f32	s15, s13, s15
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4103              		.loc 1 2795 140
 4104 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 4105 010a 77EEA67A 		vadd.f32	s15, s15, s13
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4106              		.loc 1 2795 17
 4107 010e 67EE277A 		vmul.f32	s15, s14, s15
 4108 0112 C7ED077A 		vstr.32	s15, [r7, #28]
 4109              		.loc 1 2797 7
 4110 0116 65E0     		b	.L421
 4111              	.L418:
2798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 4112              		.loc 1 2800 39
 4113 0118 7B69     		ldr	r3, [r7, #20]
 4114 011a 07EE903A 		vmov	s15, r3	@ int
 4115 011e F8EE677A 		vcvt.f32.u32	s15, s15
 4116              		.loc 1 2800 37
 4117 0122 DFED5F6A 		vldr.32	s13, .L424+16
 4118 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 4119              		.loc 1 2800 81
 4120 012a 594B     		ldr	r3, .L424
 4121 012c 9B6B     		ldr	r3, [r3, #56]
 4122              		.loc 1 2800 67
 4123 012e C3F30803 		ubfx	r3, r3, #0, #9
 4124              		.loc 1 2800 58
 4125 0132 07EE903A 		vmov	s15, r3	@ int
 4126 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 4127              		.loc 1 2800 120
 4128 013a 97ED036A 		vldr.32	s12, [r7, #12]
 4129 013e DFED565A 		vldr.32	s11, .L424+8
 4130 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 4131              		.loc 1 2800 111
 4132 0146 76EEA77A 		vadd.f32	s15, s13, s15
 4133              		.loc 1 2800 138
 4134 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 4135 014e 77EEA67A 		vadd.f32	s15, s15, s13
 4136              		.loc 1 2800 15
 4137 0152 67EE277A 		vmul.f32	s15, s14, s15
 4138 0156 C7ED077A 		vstr.32	s15, [r7, #28]
2801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4139              		.loc 1 2801 7
 4140 015a 43E0     		b	.L421
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 124


 4141              	.L415:
2802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 4142              		.loc 1 2804 39
 4143 015c 7B69     		ldr	r3, [r7, #20]
 4144 015e 07EE903A 		vmov	s15, r3	@ int
 4145 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 4146              		.loc 1 2804 37
 4147 0166 DFED4F6A 		vldr.32	s13, .L424+20
 4148 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 4149              		.loc 1 2804 81
 4150 016e 484B     		ldr	r3, .L424
 4151 0170 9B6B     		ldr	r3, [r3, #56]
 4152              		.loc 1 2804 67
 4153 0172 C3F30803 		ubfx	r3, r3, #0, #9
 4154              		.loc 1 2804 58
 4155 0176 07EE903A 		vmov	s15, r3	@ int
 4156 017a F8EE676A 		vcvt.f32.u32	s13, s15
 4157              		.loc 1 2804 120
 4158 017e 97ED036A 		vldr.32	s12, [r7, #12]
 4159 0182 DFED455A 		vldr.32	s11, .L424+8
 4160 0186 C6EE257A 		vdiv.f32	s15, s12, s11
 4161              		.loc 1 2804 111
 4162 018a 76EEA77A 		vadd.f32	s15, s13, s15
 4163              		.loc 1 2804 138
 4164 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 4165 0192 77EEA67A 		vadd.f32	s15, s15, s13
 4166              		.loc 1 2804 15
 4167 0196 67EE277A 		vmul.f32	s15, s14, s15
 4168 019a C7ED077A 		vstr.32	s15, [r7, #28]
2805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4169              		.loc 1 2805 7
 4170 019e 21E0     		b	.L421
 4171              	.L416:
2806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 4172              		.loc 1 2808 39
 4173 01a0 7B69     		ldr	r3, [r7, #20]
 4174 01a2 07EE903A 		vmov	s15, r3	@ int
 4175 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 4176              		.loc 1 2808 37
 4177 01aa DFED3D6A 		vldr.32	s13, .L424+16
 4178 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 4179              		.loc 1 2808 81
 4180 01b2 374B     		ldr	r3, .L424
 4181 01b4 9B6B     		ldr	r3, [r3, #56]
 4182              		.loc 1 2808 67
 4183 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 4184              		.loc 1 2808 58
 4185 01ba 07EE903A 		vmov	s15, r3	@ int
 4186 01be F8EE676A 		vcvt.f32.u32	s13, s15
 4187              		.loc 1 2808 120
 4188 01c2 97ED036A 		vldr.32	s12, [r7, #12]
 4189 01c6 DFED345A 		vldr.32	s11, .L424+8
 4190 01ca C6EE257A 		vdiv.f32	s15, s12, s11
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 125


 4191              		.loc 1 2808 111
 4192 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 4193              		.loc 1 2808 138
 4194 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4195 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 4196              		.loc 1 2808 15
 4197 01da 67EE277A 		vmul.f32	s15, s14, s15
 4198 01de C7ED077A 		vstr.32	s15, [r7, #28]
2809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4199              		.loc 1 2809 7
 4200 01e2 00BF     		nop
 4201              	.L421:
2810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 4202              		.loc 1 2811 90
 4203 01e4 2A4B     		ldr	r3, .L424
 4204 01e6 9B6B     		ldr	r3, [r3, #56]
 4205              		.loc 1 2811 75
 4206 01e8 5B0A     		lsrs	r3, r3, #9
 4207 01ea 03F07F03 		and	r3, r3, #127
 4208              		.loc 1 2811 66
 4209 01ee 07EE903A 		vmov	s15, r3	@ int
 4210 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
 4211              		.loc 1 2811 126
 4212 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
 4213 01fa 37EE877A 		vadd.f32	s14, s15, s14
 4214              		.loc 1 2811 47
 4215 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 4216 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 4217              		.loc 1 2811 37
 4218 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 4219 020a 17EE902A 		vmov	r2, s15	@ int
 4220              		.loc 1 2811 35
 4221 020e 7B68     		ldr	r3, [r7, #4]
 4222 0210 1A60     		str	r2, [r3]
2812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 4223              		.loc 1 2812 90
 4224 0212 1F4B     		ldr	r3, .L424
 4225 0214 9B6B     		ldr	r3, [r3, #56]
 4226              		.loc 1 2812 75
 4227 0216 1B0C     		lsrs	r3, r3, #16
 4228 0218 03F07F03 		and	r3, r3, #127
 4229              		.loc 1 2812 66
 4230 021c 07EE903A 		vmov	s15, r3	@ int
 4231 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 4232              		.loc 1 2812 126
 4233 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
 4234 0228 37EE877A 		vadd.f32	s14, s15, s14
 4235              		.loc 1 2812 47
 4236 022c D7ED076A 		vldr.32	s13, [r7, #28]
 4237 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 4238              		.loc 1 2812 37
 4239 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 4240 0238 17EE902A 		vmov	r2, s15	@ int
 4241              		.loc 1 2812 35
 4242 023c 7B68     		ldr	r3, [r7, #4]
 4243 023e 5A60     		str	r2, [r3, #4]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 126


2813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 4244              		.loc 1 2813 90
 4245 0240 134B     		ldr	r3, .L424
 4246 0242 9B6B     		ldr	r3, [r3, #56]
 4247              		.loc 1 2813 75
 4248 0244 1B0E     		lsrs	r3, r3, #24
 4249 0246 03F07F03 		and	r3, r3, #127
 4250              		.loc 1 2813 66
 4251 024a 07EE903A 		vmov	s15, r3	@ int
 4252 024e F8EE677A 		vcvt.f32.u32	s15, s15
 4253              		.loc 1 2813 126
 4254 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 4255 0256 37EE877A 		vadd.f32	s14, s15, s14
 4256              		.loc 1 2813 47
 4257 025a D7ED076A 		vldr.32	s13, [r7, #28]
 4258 025e C6EE877A 		vdiv.f32	s15, s13, s14
 4259              		.loc 1 2813 37
 4260 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 4261 0266 17EE902A 		vmov	r2, s15	@ int
 4262              		.loc 1 2813 35
 4263 026a 7B68     		ldr	r3, [r7, #4]
 4264 026c 9A60     		str	r2, [r3, #8]
2814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = 0U;
2818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
2819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
2820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4265              		.loc 1 2821 1
 4266 026e 08E0     		b	.L423
 4267              	.L414:
2817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
 4268              		.loc 1 2817 35
 4269 0270 7B68     		ldr	r3, [r7, #4]
 4270 0272 0022     		movs	r2, #0
 4271 0274 1A60     		str	r2, [r3]
2818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
 4272              		.loc 1 2818 35
 4273 0276 7B68     		ldr	r3, [r7, #4]
 4274 0278 0022     		movs	r2, #0
 4275 027a 5A60     		str	r2, [r3, #4]
2819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4276              		.loc 1 2819 35
 4277 027c 7B68     		ldr	r3, [r7, #4]
 4278 027e 0022     		movs	r2, #0
 4279 0280 9A60     		str	r2, [r3, #8]
 4280              	.L423:
 4281              		.loc 1 2821 1
 4282 0282 00BF     		nop
 4283 0284 2437     		adds	r7, r7, #36
 4284              	.LCFI23:
 4285              		.cfi_def_cfa_offset 4
 4286 0286 BD46     		mov	sp, r7
 4287              	.LCFI24:
 4288              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 127


 4289              		@ sp needed
 4290 0288 5DF8047B 		ldr	r7, [sp], #4
 4291              	.LCFI25:
 4292              		.cfi_restore 7
 4293              		.cfi_def_cfa_offset 0
 4294 028c 7047     		bx	lr
 4295              	.L425:
 4296 028e 00BF     		.align	2
 4297              	.L424:
 4298 0290 00440258 		.word	1476543488
 4299 0294 0090D003 		.word	64000000
 4300 0298 00000046 		.word	1174405120
 4301 029c 0024744C 		.word	1282679808
 4302 02a0 0024744A 		.word	1249125376
 4303 02a4 0024F44A 		.word	1257513984
 4304              		.cfi_endproc
 4305              	.LFE149:
 4307              		.section	.text.HAL_RCCEx_GetPLL3ClockFreq,"ax",%progbits
 4308              		.align	1
 4309              		.global	HAL_RCCEx_GetPLL3ClockFreq
 4310              		.syntax unified
 4311              		.thumb
 4312              		.thumb_func
 4314              	HAL_RCCEx_GetPLL3ClockFreq:
 4315              	.LFB150:
2822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL3 clock frequencies :PLL3_P_Frequency,PLL3_R_Frequency and PLL3_Q_Frequenc
2825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL3 clock frequencies computed by this function is not the real
2826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL3CLK changes, this function must be called to update the
2833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorr
2834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL3_Clocks structure.
2835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
2838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4316              		.loc 1 2838 1
 4317              		.cfi_startproc
 4318              		@ args = 0, pretend = 0, frame = 32
 4319              		@ frame_needed = 1, uses_anonymous_args = 0
 4320              		@ link register save eliminated.
 4321 0000 80B4     		push	{r7}
 4322              	.LCFI26:
 4323              		.cfi_def_cfa_offset 4
 4324              		.cfi_offset 7, -4
 4325 0002 89B0     		sub	sp, sp, #36
 4326              	.LCFI27:
 4327              		.cfi_def_cfa_offset 40
 4328 0004 00AF     		add	r7, sp, #0
 4329              	.LCFI28:
 4330              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 128


 4331 0006 7860     		str	r0, [r7, #4]
2839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll3m, pll3fracen, hsivalue;
2840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn3, pll3vco;
2841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
2843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL3xCLK = PLL3_VCO / PLLxR
2844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 4332              		.loc 1 2845 19
 4333 0008 A14B     		ldr	r3, .L437
 4334 000a 9B6A     		ldr	r3, [r3, #40]
 4335              		.loc 1 2845 13
 4336 000c 03F00303 		and	r3, r3, #3
 4337 0010 BB61     		str	r3, [r7, #24]
2846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 4338              		.loc 1 2846 16
 4339 0012 9F4B     		ldr	r3, .L437
 4340 0014 9B6A     		ldr	r3, [r3, #40]
 4341              		.loc 1 2846 50
 4342 0016 1B0D     		lsrs	r3, r3, #20
 4343              		.loc 1 2846 9
 4344 0018 03F03F03 		and	r3, r3, #63
 4345 001c 7B61     		str	r3, [r7, #20]
2847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 4346              		.loc 1 2847 20
 4347 001e 9C4B     		ldr	r3, .L437
 4348 0020 DB6A     		ldr	r3, [r3, #44]
 4349              		.loc 1 2847 56
 4350 0022 1B0A     		lsrs	r3, r3, #8
 4351              		.loc 1 2847 14
 4352 0024 03F00103 		and	r3, r3, #1
 4353 0028 3B61     		str	r3, [r7, #16]
2848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 4354              		.loc 1 2848 49
 4355 002a 994B     		ldr	r3, .L437
 4356 002c 5B6C     		ldr	r3, [r3, #68]
 4357              		.loc 1 2848 84
 4358 002e DB08     		lsrs	r3, r3, #3
 4359 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 4360              		.loc 1 2848 21
 4361 0034 3A69     		ldr	r2, [r7, #16]
 4362 0036 02FB03F3 		mul	r3, r2, r3
 4363              		.loc 1 2848 10
 4364 003a 07EE903A 		vmov	s15, r3	@ int
 4365 003e F8EE677A 		vcvt.f32.u32	s15, s15
 4366 0042 C7ED037A 		vstr.32	s15, [r7, #12]
2849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll3m != 0U)
 4367              		.loc 1 2850 6
 4368 0046 7B69     		ldr	r3, [r7, #20]
 4369 0048 002B     		cmp	r3, #0
 4370 004a 00F01181 		beq	.L427
2851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4371              		.loc 1 2852 5
 4372 004e BB69     		ldr	r3, [r7, #24]
 4373 0050 022B     		cmp	r3, #2
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 129


 4374 0052 00F08380 		beq	.L428
 4375 0056 BB69     		ldr	r3, [r7, #24]
 4376 0058 022B     		cmp	r3, #2
 4377 005a 00F2A180 		bhi	.L429
 4378 005e BB69     		ldr	r3, [r7, #24]
 4379 0060 002B     		cmp	r3, #0
 4380 0062 03D0     		beq	.L430
 4381 0064 BB69     		ldr	r3, [r7, #24]
 4382 0066 012B     		cmp	r3, #1
 4383 0068 56D0     		beq	.L431
 4384 006a 99E0     		b	.L429
 4385              	.L430:
2853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4386              		.loc 1 2856 11
 4387 006c 884B     		ldr	r3, .L437
 4388 006e 1B68     		ldr	r3, [r3]
 4389 0070 03F02003 		and	r3, r3, #32
 4390              		.loc 1 2856 10
 4391 0074 002B     		cmp	r3, #0
 4392 0076 2DD0     		beq	.L432
2857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 4393              		.loc 1 2858 35
 4394 0078 854B     		ldr	r3, .L437
 4395 007a 1B68     		ldr	r3, [r3]
 4396              		.loc 1 2858 62
 4397 007c DB08     		lsrs	r3, r3, #3
 4398 007e 03F00303 		and	r3, r3, #3
 4399              		.loc 1 2858 18
 4400 0082 844A     		ldr	r2, .L437+4
 4401 0084 22FA03F3 		lsr	r3, r2, r3
 4402 0088 BB60     		str	r3, [r7, #8]
2859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_P
 4403              		.loc 1 2859 20
 4404 008a BB68     		ldr	r3, [r7, #8]
 4405 008c 07EE903A 		vmov	s15, r3	@ int
 4406 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 4407              		.loc 1 2859 40
 4408 0094 7B69     		ldr	r3, [r7, #20]
 4409 0096 07EE903A 		vmov	s15, r3	@ int
 4410 009a F8EE677A 		vcvt.f32.u32	s15, s15
 4411              		.loc 1 2859 38
 4412 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 4413              		.loc 1 2859 82
 4414 00a2 7B4B     		ldr	r3, .L437
 4415 00a4 1B6C     		ldr	r3, [r3, #64]
 4416              		.loc 1 2859 68
 4417 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 4418              		.loc 1 2859 59
 4419 00aa 07EE903A 		vmov	s15, r3	@ int
 4420 00ae F8EE676A 		vcvt.f32.u32	s13, s15
 4421              		.loc 1 2859 121
 4422 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 4423 00b6 DFED785A 		vldr.32	s11, .L437+8
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 130


 4424 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 4425              		.loc 1 2859 112
 4426 00be 76EEA77A 		vadd.f32	s15, s13, s15
 4427              		.loc 1 2859 139
 4428 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4429 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 4430              		.loc 1 2859 17
 4431 00ca 67EE277A 		vmul.f32	s15, s14, s15
 4432 00ce C7ED077A 		vstr.32	s15, [r7, #28]
2860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
2864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4433              		.loc 1 2865 7
 4434 00d2 87E0     		b	.L434
 4435              	.L432:
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4436              		.loc 1 2863 41
 4437 00d4 7B69     		ldr	r3, [r7, #20]
 4438 00d6 07EE903A 		vmov	s15, r3	@ int
 4439 00da F8EE677A 		vcvt.f32.u32	s15, s15
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4440              		.loc 1 2863 39
 4441 00de DFED6F6A 		vldr.32	s13, .L437+12
 4442 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4443              		.loc 1 2863 83
 4444 00e6 6A4B     		ldr	r3, .L437
 4445 00e8 1B6C     		ldr	r3, [r3, #64]
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4446              		.loc 1 2863 69
 4447 00ea C3F30803 		ubfx	r3, r3, #0, #9
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4448              		.loc 1 2863 60
 4449 00ee 07EE903A 		vmov	s15, r3	@ int
 4450 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4451              		.loc 1 2863 122
 4452 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 4453 00fa DFED675A 		vldr.32	s11, .L437+8
 4454 00fe C6EE257A 		vdiv.f32	s15, s12, s11
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4455              		.loc 1 2863 113
 4456 0102 76EEA77A 		vadd.f32	s15, s13, s15
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4457              		.loc 1 2863 140
 4458 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 4459 010a 77EEA67A 		vadd.f32	s15, s15, s13
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4460              		.loc 1 2863 17
 4461 010e 67EE277A 		vmul.f32	s15, s14, s15
 4462 0112 C7ED077A 		vstr.32	s15, [r7, #28]
 4463              		.loc 1 2865 7
 4464 0116 65E0     		b	.L434
 4465              	.L431:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 131


2866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 4466              		.loc 1 2867 39
 4467 0118 7B69     		ldr	r3, [r7, #20]
 4468 011a 07EE903A 		vmov	s15, r3	@ int
 4469 011e F8EE677A 		vcvt.f32.u32	s15, s15
 4470              		.loc 1 2867 37
 4471 0122 DFED5F6A 		vldr.32	s13, .L437+16
 4472 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 4473              		.loc 1 2867 81
 4474 012a 594B     		ldr	r3, .L437
 4475 012c 1B6C     		ldr	r3, [r3, #64]
 4476              		.loc 1 2867 67
 4477 012e C3F30803 		ubfx	r3, r3, #0, #9
 4478              		.loc 1 2867 58
 4479 0132 07EE903A 		vmov	s15, r3	@ int
 4480 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 4481              		.loc 1 2867 120
 4482 013a 97ED036A 		vldr.32	s12, [r7, #12]
 4483 013e DFED565A 		vldr.32	s11, .L437+8
 4484 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 4485              		.loc 1 2867 111
 4486 0146 76EEA77A 		vadd.f32	s15, s13, s15
 4487              		.loc 1 2867 138
 4488 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 4489 014e 77EEA67A 		vadd.f32	s15, s15, s13
 4490              		.loc 1 2867 15
 4491 0152 67EE277A 		vmul.f32	s15, s14, s15
 4492 0156 C7ED077A 		vstr.32	s15, [r7, #28]
2868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4493              		.loc 1 2868 7
 4494 015a 43E0     		b	.L434
 4495              	.L428:
2869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 4496              		.loc 1 2871 39
 4497 015c 7B69     		ldr	r3, [r7, #20]
 4498 015e 07EE903A 		vmov	s15, r3	@ int
 4499 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 4500              		.loc 1 2871 37
 4501 0166 DFED4F6A 		vldr.32	s13, .L437+20
 4502 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 4503              		.loc 1 2871 81
 4504 016e 484B     		ldr	r3, .L437
 4505 0170 1B6C     		ldr	r3, [r3, #64]
 4506              		.loc 1 2871 67
 4507 0172 C3F30803 		ubfx	r3, r3, #0, #9
 4508              		.loc 1 2871 58
 4509 0176 07EE903A 		vmov	s15, r3	@ int
 4510 017a F8EE676A 		vcvt.f32.u32	s13, s15
 4511              		.loc 1 2871 120
 4512 017e 97ED036A 		vldr.32	s12, [r7, #12]
 4513 0182 DFED455A 		vldr.32	s11, .L437+8
 4514 0186 C6EE257A 		vdiv.f32	s15, s12, s11
 4515              		.loc 1 2871 111
 4516 018a 76EEA77A 		vadd.f32	s15, s13, s15
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 132


 4517              		.loc 1 2871 138
 4518 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 4519 0192 77EEA67A 		vadd.f32	s15, s15, s13
 4520              		.loc 1 2871 15
 4521 0196 67EE277A 		vmul.f32	s15, s14, s15
 4522 019a C7ED077A 		vstr.32	s15, [r7, #28]
2872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4523              		.loc 1 2872 7
 4524 019e 21E0     		b	.L434
 4525              	.L429:
2873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 4526              		.loc 1 2875 39
 4527 01a0 7B69     		ldr	r3, [r7, #20]
 4528 01a2 07EE903A 		vmov	s15, r3	@ int
 4529 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 4530              		.loc 1 2875 37
 4531 01aa DFED3D6A 		vldr.32	s13, .L437+16
 4532 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 4533              		.loc 1 2875 81
 4534 01b2 374B     		ldr	r3, .L437
 4535 01b4 1B6C     		ldr	r3, [r3, #64]
 4536              		.loc 1 2875 67
 4537 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 4538              		.loc 1 2875 58
 4539 01ba 07EE903A 		vmov	s15, r3	@ int
 4540 01be F8EE676A 		vcvt.f32.u32	s13, s15
 4541              		.loc 1 2875 120
 4542 01c2 97ED036A 		vldr.32	s12, [r7, #12]
 4543 01c6 DFED345A 		vldr.32	s11, .L437+8
 4544 01ca C6EE257A 		vdiv.f32	s15, s12, s11
 4545              		.loc 1 2875 111
 4546 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 4547              		.loc 1 2875 138
 4548 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4549 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 4550              		.loc 1 2875 15
 4551 01da 67EE277A 		vmul.f32	s15, s14, s15
 4552 01de C7ED077A 		vstr.32	s15, [r7, #28]
2876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4553              		.loc 1 2876 7
 4554 01e2 00BF     		nop
 4555              	.L434:
2877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4556              		.loc 1 2878 90
 4557 01e4 2A4B     		ldr	r3, .L437
 4558 01e6 1B6C     		ldr	r3, [r3, #64]
 4559              		.loc 1 2878 75
 4560 01e8 5B0A     		lsrs	r3, r3, #9
 4561 01ea 03F07F03 		and	r3, r3, #127
 4562              		.loc 1 2878 66
 4563 01ee 07EE903A 		vmov	s15, r3	@ int
 4564 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
 4565              		.loc 1 2878 126
 4566 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 133


 4567 01fa 37EE877A 		vadd.f32	s14, s15, s14
 4568              		.loc 1 2878 47
 4569 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 4570 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 4571              		.loc 1 2878 37
 4572 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 4573 020a 17EE902A 		vmov	r2, s15	@ int
 4574              		.loc 1 2878 35
 4575 020e 7B68     		ldr	r3, [r7, #4]
 4576 0210 1A60     		str	r2, [r3]
2879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4577              		.loc 1 2879 90
 4578 0212 1F4B     		ldr	r3, .L437
 4579 0214 1B6C     		ldr	r3, [r3, #64]
 4580              		.loc 1 2879 75
 4581 0216 1B0C     		lsrs	r3, r3, #16
 4582 0218 03F07F03 		and	r3, r3, #127
 4583              		.loc 1 2879 66
 4584 021c 07EE903A 		vmov	s15, r3	@ int
 4585 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 4586              		.loc 1 2879 126
 4587 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
 4588 0228 37EE877A 		vadd.f32	s14, s15, s14
 4589              		.loc 1 2879 47
 4590 022c D7ED076A 		vldr.32	s13, [r7, #28]
 4591 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 4592              		.loc 1 2879 37
 4593 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 4594 0238 17EE902A 		vmov	r2, s15	@ int
 4595              		.loc 1 2879 35
 4596 023c 7B68     		ldr	r3, [r7, #4]
 4597 023e 5A60     		str	r2, [r3, #4]
2880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4598              		.loc 1 2880 90
 4599 0240 134B     		ldr	r3, .L437
 4600 0242 1B6C     		ldr	r3, [r3, #64]
 4601              		.loc 1 2880 75
 4602 0244 1B0E     		lsrs	r3, r3, #24
 4603 0246 03F07F03 		and	r3, r3, #127
 4604              		.loc 1 2880 66
 4605 024a 07EE903A 		vmov	s15, r3	@ int
 4606 024e F8EE677A 		vcvt.f32.u32	s15, s15
 4607              		.loc 1 2880 126
 4608 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 4609 0256 37EE877A 		vadd.f32	s14, s15, s14
 4610              		.loc 1 2880 47
 4611 025a D7ED076A 		vldr.32	s13, [r7, #28]
 4612 025e C6EE877A 		vdiv.f32	s15, s13, s14
 4613              		.loc 1 2880 37
 4614 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 4615 0266 17EE902A 		vmov	r2, s15	@ int
 4616              		.loc 1 2880 35
 4617 026a 7B68     		ldr	r3, [r7, #4]
 4618 026c 9A60     		str	r2, [r3, #8]
2881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 134


2884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = 0U;
2885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
2886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
2887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4619              		.loc 1 2889 1
 4620 026e 08E0     		b	.L436
 4621              	.L427:
2884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
 4622              		.loc 1 2884 35
 4623 0270 7B68     		ldr	r3, [r7, #4]
 4624 0272 0022     		movs	r2, #0
 4625 0274 1A60     		str	r2, [r3]
2885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
 4626              		.loc 1 2885 35
 4627 0276 7B68     		ldr	r3, [r7, #4]
 4628 0278 0022     		movs	r2, #0
 4629 027a 5A60     		str	r2, [r3, #4]
2886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4630              		.loc 1 2886 35
 4631 027c 7B68     		ldr	r3, [r7, #4]
 4632 027e 0022     		movs	r2, #0
 4633 0280 9A60     		str	r2, [r3, #8]
 4634              	.L436:
 4635              		.loc 1 2889 1
 4636 0282 00BF     		nop
 4637 0284 2437     		adds	r7, r7, #36
 4638              	.LCFI29:
 4639              		.cfi_def_cfa_offset 4
 4640 0286 BD46     		mov	sp, r7
 4641              	.LCFI30:
 4642              		.cfi_def_cfa_register 13
 4643              		@ sp needed
 4644 0288 5DF8047B 		ldr	r7, [sp], #4
 4645              	.LCFI31:
 4646              		.cfi_restore 7
 4647              		.cfi_def_cfa_offset 0
 4648 028c 7047     		bx	lr
 4649              	.L438:
 4650 028e 00BF     		.align	2
 4651              	.L437:
 4652 0290 00440258 		.word	1476543488
 4653 0294 0090D003 		.word	64000000
 4654 0298 00000046 		.word	1174405120
 4655 029c 0024744C 		.word	1282679808
 4656 02a0 0024744A 		.word	1249125376
 4657 02a4 0024F44A 		.word	1257513984
 4658              		.cfi_endproc
 4659              	.LFE150:
 4661              		.section	.text.HAL_RCCEx_GetPLL1ClockFreq,"ax",%progbits
 4662              		.align	1
 4663              		.global	HAL_RCCEx_GetPLL1ClockFreq
 4664              		.syntax unified
 4665              		.thumb
 4666              		.thumb_func
 4668              	HAL_RCCEx_GetPLL1ClockFreq:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 135


 4669              	.LFB151:
2890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL1 clock frequencies :PLL1_P_Frequency,PLL1_R_Frequency and PLL1_Q_Frequenc
2893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL1 clock frequencies computed by this function is not the real
2894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL1CLK changes, this function must be called to update the
2901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorr
2902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL1_Clocks structure.
2903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
2906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4670              		.loc 1 2906 1
 4671              		.cfi_startproc
 4672              		@ args = 0, pretend = 0, frame = 32
 4673              		@ frame_needed = 1, uses_anonymous_args = 0
 4674              		@ link register save eliminated.
 4675 0000 80B4     		push	{r7}
 4676              	.LCFI32:
 4677              		.cfi_def_cfa_offset 4
 4678              		.cfi_offset 7, -4
 4679 0002 89B0     		sub	sp, sp, #36
 4680              	.LCFI33:
 4681              		.cfi_def_cfa_offset 40
 4682 0004 00AF     		add	r7, sp, #0
 4683              	.LCFI34:
 4684              		.cfi_def_cfa_register 7
 4685 0006 7860     		str	r0, [r7, #4]
2907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll1m, pll1fracen, hsivalue;
2908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn1, pll1vco;
2909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 4686              		.loc 1 2910 19
 4687 0008 A04B     		ldr	r3, .L450
 4688 000a 9B6A     		ldr	r3, [r3, #40]
 4689              		.loc 1 2910 13
 4690 000c 03F00303 		and	r3, r3, #3
 4691 0010 BB61     		str	r3, [r7, #24]
2911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 4692              		.loc 1 2911 16
 4693 0012 9E4B     		ldr	r3, .L450
 4694 0014 9B6A     		ldr	r3, [r3, #40]
 4695              		.loc 1 2911 50
 4696 0016 1B09     		lsrs	r3, r3, #4
 4697              		.loc 1 2911 9
 4698 0018 03F03F03 		and	r3, r3, #63
 4699 001c 7B61     		str	r3, [r7, #20]
2912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 4700              		.loc 1 2912 19
 4701 001e 9B4B     		ldr	r3, .L450
 4702 0020 DB6A     		ldr	r3, [r3, #44]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 136


 4703              		.loc 1 2912 14
 4704 0022 03F00103 		and	r3, r3, #1
 4705 0026 3B61     		str	r3, [r7, #16]
2913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 4706              		.loc 1 2913 50
 4707 0028 984B     		ldr	r3, .L450
 4708 002a 5B6B     		ldr	r3, [r3, #52]
 4709              		.loc 1 2913 85
 4710 002c DB08     		lsrs	r3, r3, #3
 4711 002e C3F30C03 		ubfx	r3, r3, #0, #13
 4712              		.loc 1 2913 21
 4713 0032 3A69     		ldr	r2, [r7, #16]
 4714 0034 02FB03F3 		mul	r3, r2, r3
 4715              		.loc 1 2913 10
 4716 0038 07EE903A 		vmov	s15, r3	@ int
 4717 003c F8EE677A 		vcvt.f32.u32	s15, s15
 4718 0040 C7ED037A 		vstr.32	s15, [r7, #12]
2914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll1m != 0U)
 4719              		.loc 1 2915 6
 4720 0044 7B69     		ldr	r3, [r7, #20]
 4721 0046 002B     		cmp	r3, #0
 4722 0048 00F01181 		beq	.L440
2916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4723              		.loc 1 2917 5
 4724 004c BB69     		ldr	r3, [r7, #24]
 4725 004e 022B     		cmp	r3, #2
 4726 0050 00F08380 		beq	.L441
 4727 0054 BB69     		ldr	r3, [r7, #24]
 4728 0056 022B     		cmp	r3, #2
 4729 0058 00F2A180 		bhi	.L442
 4730 005c BB69     		ldr	r3, [r7, #24]
 4731 005e 002B     		cmp	r3, #0
 4732 0060 03D0     		beq	.L443
 4733 0062 BB69     		ldr	r3, [r7, #24]
 4734 0064 012B     		cmp	r3, #1
 4735 0066 56D0     		beq	.L444
 4736 0068 99E0     		b	.L442
 4737              	.L443:
2918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4738              		.loc 1 2922 11
 4739 006a 884B     		ldr	r3, .L450
 4740 006c 1B68     		ldr	r3, [r3]
 4741 006e 03F02003 		and	r3, r3, #32
 4742              		.loc 1 2922 10
 4743 0072 002B     		cmp	r3, #0
 4744 0074 2DD0     		beq	.L445
2923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 4745              		.loc 1 2924 35
 4746 0076 854B     		ldr	r3, .L450
 4747 0078 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 137


 4748              		.loc 1 2924 62
 4749 007a DB08     		lsrs	r3, r3, #3
 4750 007c 03F00303 		and	r3, r3, #3
 4751              		.loc 1 2924 18
 4752 0080 834A     		ldr	r2, .L450+4
 4753 0082 22FA03F3 		lsr	r3, r2, r3
 4754 0086 BB60     		str	r3, [r7, #8]
2925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 4755              		.loc 1 2925 20
 4756 0088 BB68     		ldr	r3, [r7, #8]
 4757 008a 07EE903A 		vmov	s15, r3	@ int
 4758 008e F8EE676A 		vcvt.f32.u32	s13, s15
 4759              		.loc 1 2925 40
 4760 0092 7B69     		ldr	r3, [r7, #20]
 4761 0094 07EE903A 		vmov	s15, r3	@ int
 4762 0098 F8EE677A 		vcvt.f32.u32	s15, s15
 4763              		.loc 1 2925 38
 4764 009c 86EEA77A 		vdiv.f32	s14, s13, s15
 4765              		.loc 1 2925 82
 4766 00a0 7A4B     		ldr	r3, .L450
 4767 00a2 1B6B     		ldr	r3, [r3, #48]
 4768              		.loc 1 2925 68
 4769 00a4 C3F30803 		ubfx	r3, r3, #0, #9
 4770              		.loc 1 2925 59
 4771 00a8 07EE903A 		vmov	s15, r3	@ int
 4772 00ac F8EE676A 		vcvt.f32.u32	s13, s15
 4773              		.loc 1 2925 121
 4774 00b0 97ED036A 		vldr.32	s12, [r7, #12]
 4775 00b4 DFED775A 		vldr.32	s11, .L450+8
 4776 00b8 C6EE257A 		vdiv.f32	s15, s12, s11
 4777              		.loc 1 2925 112
 4778 00bc 76EEA77A 		vadd.f32	s15, s13, s15
 4779              		.loc 1 2925 139
 4780 00c0 F7EE006A 		vmov.f32	s13, #1.0e+0
 4781 00c4 77EEA67A 		vadd.f32	s15, s15, s13
 4782              		.loc 1 2925 17
 4783 00c8 67EE277A 		vmul.f32	s15, s14, s15
 4784 00cc C7ED077A 		vstr.32	s15, [r7, #28]
2926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
2930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4785              		.loc 1 2931 7
 4786 00d0 87E0     		b	.L447
 4787              	.L445:
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4788              		.loc 1 2929 41
 4789 00d2 7B69     		ldr	r3, [r7, #20]
 4790 00d4 07EE903A 		vmov	s15, r3	@ int
 4791 00d8 F8EE677A 		vcvt.f32.u32	s15, s15
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4792              		.loc 1 2929 39
 4793 00dc DFED6E6A 		vldr.32	s13, .L450+12
 4794 00e0 86EEA77A 		vdiv.f32	s14, s13, s15
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 138


 4795              		.loc 1 2929 83
 4796 00e4 694B     		ldr	r3, .L450
 4797 00e6 1B6B     		ldr	r3, [r3, #48]
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4798              		.loc 1 2929 69
 4799 00e8 C3F30803 		ubfx	r3, r3, #0, #9
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4800              		.loc 1 2929 60
 4801 00ec 07EE903A 		vmov	s15, r3	@ int
 4802 00f0 F8EE676A 		vcvt.f32.u32	s13, s15
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4803              		.loc 1 2929 122
 4804 00f4 97ED036A 		vldr.32	s12, [r7, #12]
 4805 00f8 DFED665A 		vldr.32	s11, .L450+8
 4806 00fc C6EE257A 		vdiv.f32	s15, s12, s11
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4807              		.loc 1 2929 113
 4808 0100 76EEA77A 		vadd.f32	s15, s13, s15
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4809              		.loc 1 2929 140
 4810 0104 F7EE006A 		vmov.f32	s13, #1.0e+0
 4811 0108 77EEA67A 		vadd.f32	s15, s15, s13
2929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4812              		.loc 1 2929 17
 4813 010c 67EE277A 		vmul.f32	s15, s14, s15
 4814 0110 C7ED077A 		vstr.32	s15, [r7, #28]
 4815              		.loc 1 2931 7
 4816 0114 65E0     		b	.L447
 4817              	.L444:
2932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 4818              		.loc 1 2933 39
 4819 0116 7B69     		ldr	r3, [r7, #20]
 4820 0118 07EE903A 		vmov	s15, r3	@ int
 4821 011c F8EE677A 		vcvt.f32.u32	s15, s15
 4822              		.loc 1 2933 37
 4823 0120 DFED5E6A 		vldr.32	s13, .L450+16
 4824 0124 86EEA77A 		vdiv.f32	s14, s13, s15
 4825              		.loc 1 2933 81
 4826 0128 584B     		ldr	r3, .L450
 4827 012a 1B6B     		ldr	r3, [r3, #48]
 4828              		.loc 1 2933 67
 4829 012c C3F30803 		ubfx	r3, r3, #0, #9
 4830              		.loc 1 2933 58
 4831 0130 07EE903A 		vmov	s15, r3	@ int
 4832 0134 F8EE676A 		vcvt.f32.u32	s13, s15
 4833              		.loc 1 2933 120
 4834 0138 97ED036A 		vldr.32	s12, [r7, #12]
 4835 013c DFED555A 		vldr.32	s11, .L450+8
 4836 0140 C6EE257A 		vdiv.f32	s15, s12, s11
 4837              		.loc 1 2933 111
 4838 0144 76EEA77A 		vadd.f32	s15, s13, s15
 4839              		.loc 1 2933 138
 4840 0148 F7EE006A 		vmov.f32	s13, #1.0e+0
 4841 014c 77EEA67A 		vadd.f32	s15, s15, s13
 4842              		.loc 1 2933 15
 4843 0150 67EE277A 		vmul.f32	s15, s14, s15
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 139


 4844 0154 C7ED077A 		vstr.32	s15, [r7, #28]
2934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4845              		.loc 1 2934 7
 4846 0158 43E0     		b	.L447
 4847              	.L441:
2935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 4848              		.loc 1 2937 39
 4849 015a 7B69     		ldr	r3, [r7, #20]
 4850 015c 07EE903A 		vmov	s15, r3	@ int
 4851 0160 F8EE677A 		vcvt.f32.u32	s15, s15
 4852              		.loc 1 2937 37
 4853 0164 DFED4E6A 		vldr.32	s13, .L450+20
 4854 0168 86EEA77A 		vdiv.f32	s14, s13, s15
 4855              		.loc 1 2937 81
 4856 016c 474B     		ldr	r3, .L450
 4857 016e 1B6B     		ldr	r3, [r3, #48]
 4858              		.loc 1 2937 67
 4859 0170 C3F30803 		ubfx	r3, r3, #0, #9
 4860              		.loc 1 2937 58
 4861 0174 07EE903A 		vmov	s15, r3	@ int
 4862 0178 F8EE676A 		vcvt.f32.u32	s13, s15
 4863              		.loc 1 2937 120
 4864 017c 97ED036A 		vldr.32	s12, [r7, #12]
 4865 0180 DFED445A 		vldr.32	s11, .L450+8
 4866 0184 C6EE257A 		vdiv.f32	s15, s12, s11
 4867              		.loc 1 2937 111
 4868 0188 76EEA77A 		vadd.f32	s15, s13, s15
 4869              		.loc 1 2937 138
 4870 018c F7EE006A 		vmov.f32	s13, #1.0e+0
 4871 0190 77EEA67A 		vadd.f32	s15, s15, s13
 4872              		.loc 1 2937 15
 4873 0194 67EE277A 		vmul.f32	s15, s14, s15
 4874 0198 C7ED077A 		vstr.32	s15, [r7, #28]
2938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4875              		.loc 1 2938 7
 4876 019c 21E0     		b	.L447
 4877              	.L442:
2939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 4878              		.loc 1 2941 39
 4879 019e 7B69     		ldr	r3, [r7, #20]
 4880 01a0 07EE903A 		vmov	s15, r3	@ int
 4881 01a4 F8EE677A 		vcvt.f32.u32	s15, s15
 4882              		.loc 1 2941 37
 4883 01a8 DFED3B6A 		vldr.32	s13, .L450+12
 4884 01ac 86EEA77A 		vdiv.f32	s14, s13, s15
 4885              		.loc 1 2941 81
 4886 01b0 364B     		ldr	r3, .L450
 4887 01b2 1B6B     		ldr	r3, [r3, #48]
 4888              		.loc 1 2941 67
 4889 01b4 C3F30803 		ubfx	r3, r3, #0, #9
 4890              		.loc 1 2941 58
 4891 01b8 07EE903A 		vmov	s15, r3	@ int
 4892 01bc F8EE676A 		vcvt.f32.u32	s13, s15
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 140


 4893              		.loc 1 2941 120
 4894 01c0 97ED036A 		vldr.32	s12, [r7, #12]
 4895 01c4 DFED335A 		vldr.32	s11, .L450+8
 4896 01c8 C6EE257A 		vdiv.f32	s15, s12, s11
 4897              		.loc 1 2941 111
 4898 01cc 76EEA77A 		vadd.f32	s15, s13, s15
 4899              		.loc 1 2941 138
 4900 01d0 F7EE006A 		vmov.f32	s13, #1.0e+0
 4901 01d4 77EEA67A 		vadd.f32	s15, s15, s13
 4902              		.loc 1 2941 15
 4903 01d8 67EE277A 		vmul.f32	s15, s14, s15
 4904 01dc C7ED077A 		vstr.32	s15, [r7, #28]
2942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4905              		.loc 1 2942 7
 4906 01e0 00BF     		nop
 4907              	.L447:
2943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 4908              		.loc 1 2945 90
 4909 01e2 2A4B     		ldr	r3, .L450
 4910 01e4 1B6B     		ldr	r3, [r3, #48]
 4911              		.loc 1 2945 75
 4912 01e6 5B0A     		lsrs	r3, r3, #9
 4913 01e8 03F07F03 		and	r3, r3, #127
 4914              		.loc 1 2945 66
 4915 01ec 07EE903A 		vmov	s15, r3	@ int
 4916 01f0 F8EE677A 		vcvt.f32.u32	s15, s15
 4917              		.loc 1 2945 126
 4918 01f4 B7EE007A 		vmov.f32	s14, #1.0e+0
 4919 01f8 37EE877A 		vadd.f32	s14, s15, s14
 4920              		.loc 1 2945 47
 4921 01fc D7ED076A 		vldr.32	s13, [r7, #28]
 4922 0200 C6EE877A 		vdiv.f32	s15, s13, s14
 4923              		.loc 1 2945 37
 4924 0204 FCEEE77A 		vcvt.u32.f32	s15, s15
 4925 0208 17EE902A 		vmov	r2, s15	@ int
 4926              		.loc 1 2945 35
 4927 020c 7B68     		ldr	r3, [r7, #4]
 4928 020e 1A60     		str	r2, [r3]
2946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 4929              		.loc 1 2946 90
 4930 0210 1E4B     		ldr	r3, .L450
 4931 0212 1B6B     		ldr	r3, [r3, #48]
 4932              		.loc 1 2946 75
 4933 0214 1B0C     		lsrs	r3, r3, #16
 4934 0216 03F07F03 		and	r3, r3, #127
 4935              		.loc 1 2946 66
 4936 021a 07EE903A 		vmov	s15, r3	@ int
 4937 021e F8EE677A 		vcvt.f32.u32	s15, s15
 4938              		.loc 1 2946 126
 4939 0222 B7EE007A 		vmov.f32	s14, #1.0e+0
 4940 0226 37EE877A 		vadd.f32	s14, s15, s14
 4941              		.loc 1 2946 47
 4942 022a D7ED076A 		vldr.32	s13, [r7, #28]
 4943 022e C6EE877A 		vdiv.f32	s15, s13, s14
 4944              		.loc 1 2946 37
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 141


 4945 0232 FCEEE77A 		vcvt.u32.f32	s15, s15
 4946 0236 17EE902A 		vmov	r2, s15	@ int
 4947              		.loc 1 2946 35
 4948 023a 7B68     		ldr	r3, [r7, #4]
 4949 023c 5A60     		str	r2, [r3, #4]
2947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 4950              		.loc 1 2947 90
 4951 023e 134B     		ldr	r3, .L450
 4952 0240 1B6B     		ldr	r3, [r3, #48]
 4953              		.loc 1 2947 75
 4954 0242 1B0E     		lsrs	r3, r3, #24
 4955 0244 03F07F03 		and	r3, r3, #127
 4956              		.loc 1 2947 66
 4957 0248 07EE903A 		vmov	s15, r3	@ int
 4958 024c F8EE677A 		vcvt.f32.u32	s15, s15
 4959              		.loc 1 2947 126
 4960 0250 B7EE007A 		vmov.f32	s14, #1.0e+0
 4961 0254 37EE877A 		vadd.f32	s14, s15, s14
 4962              		.loc 1 2947 47
 4963 0258 D7ED076A 		vldr.32	s13, [r7, #28]
 4964 025c C6EE877A 		vdiv.f32	s15, s13, s14
 4965              		.loc 1 2947 37
 4966 0260 FCEEE77A 		vcvt.u32.f32	s15, s15
 4967 0264 17EE902A 		vmov	r2, s15	@ int
 4968              		.loc 1 2947 35
 4969 0268 7B68     		ldr	r3, [r7, #4]
 4970 026a 9A60     		str	r2, [r3, #8]
2948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = 0U;
2952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
2953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
2954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4971              		.loc 1 2956 1
 4972 026c 08E0     		b	.L449
 4973              	.L440:
2951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
 4974              		.loc 1 2951 35
 4975 026e 7B68     		ldr	r3, [r7, #4]
 4976 0270 0022     		movs	r2, #0
 4977 0272 1A60     		str	r2, [r3]
2952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
 4978              		.loc 1 2952 35
 4979 0274 7B68     		ldr	r3, [r7, #4]
 4980 0276 0022     		movs	r2, #0
 4981 0278 5A60     		str	r2, [r3, #4]
2953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4982              		.loc 1 2953 35
 4983 027a 7B68     		ldr	r3, [r7, #4]
 4984 027c 0022     		movs	r2, #0
 4985 027e 9A60     		str	r2, [r3, #8]
 4986              	.L449:
 4987              		.loc 1 2956 1
 4988 0280 00BF     		nop
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 142


 4989 0282 2437     		adds	r7, r7, #36
 4990              	.LCFI35:
 4991              		.cfi_def_cfa_offset 4
 4992 0284 BD46     		mov	sp, r7
 4993              	.LCFI36:
 4994              		.cfi_def_cfa_register 13
 4995              		@ sp needed
 4996 0286 5DF8047B 		ldr	r7, [sp], #4
 4997              	.LCFI37:
 4998              		.cfi_restore 7
 4999              		.cfi_def_cfa_offset 0
 5000 028a 7047     		bx	lr
 5001              	.L451:
 5002              		.align	2
 5003              	.L450:
 5004 028c 00440258 		.word	1476543488
 5005 0290 0090D003 		.word	64000000
 5006 0294 00000046 		.word	1174405120
 5007 0298 0024744C 		.word	1282679808
 5008 029c 0024744A 		.word	1249125376
 5009 02a0 0024F44A 		.word	1257513984
 5010              		.cfi_endproc
 5011              	.LFE151:
 5013              		.section	.text.HAL_RCCEx_GetD1SysClockFreq,"ax",%progbits
 5014              		.align	1
 5015              		.global	HAL_RCCEx_GetD1SysClockFreq
 5016              		.syntax unified
 5017              		.thumb
 5018              		.thumb_func
 5020              	HAL_RCCEx_GetD1SysClockFreq:
 5021              	.LFB152:
2957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the main System frequency
2960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time System clock changes, this function must be called to update the
2961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right core clock value. Otherwise, any configuration based on this function will be inc
2962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System current Core Clock Frequency
2963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         and updated within this function
2964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HCLK frequency
2965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
2967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5022              		.loc 1 2967 1
 5023              		.cfi_startproc
 5024              		@ args = 0, pretend = 0, frame = 8
 5025              		@ frame_needed = 1, uses_anonymous_args = 0
 5026 0000 80B5     		push	{r7, lr}
 5027              	.LCFI38:
 5028              		.cfi_def_cfa_offset 8
 5029              		.cfi_offset 7, -8
 5030              		.cfi_offset 14, -4
 5031 0002 82B0     		sub	sp, sp, #8
 5032              	.LCFI39:
 5033              		.cfi_def_cfa_offset 16
 5034 0004 00AF     		add	r7, sp, #0
 5035              	.LCFI40:
 5036              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 143


2968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t common_system_clock;
2969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1CPRE)
2971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1
 5037              		.loc 1 2971 25
 5038 0006 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 5039 000a 0246     		mov	r2, r0
 5040              		.loc 1 2971 76
 5041 000c 104B     		ldr	r3, .L454
 5042 000e 9B69     		ldr	r3, [r3, #24]
 5043              		.loc 1 2971 105
 5044 0010 1B0A     		lsrs	r3, r3, #8
 5045 0012 03F00F03 		and	r3, r3, #15
 5046              		.loc 1 2971 71
 5047 0016 0F49     		ldr	r1, .L454+4
 5048 0018 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 5049              		.loc 1 2971 131
 5050 001a 03F01F03 		and	r3, r3, #31
 5051              		.loc 1 2971 23
 5052 001e 22FA03F3 		lsr	r3, r2, r3
 5053 0022 7B60     		str	r3, [r7, #4]
2972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_
2974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Update the SystemD2Clock global variable */
2977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_HPRE)
2978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 5054              		.loc 1 2978 66
 5055 0024 0A4B     		ldr	r3, .L454
 5056 0026 9B69     		ldr	r3, [r3, #24]
 5057              		.loc 1 2978 93
 5058 0028 03F00F03 		and	r3, r3, #15
 5059              		.loc 1 2978 61
 5060 002c 094A     		ldr	r2, .L454+4
 5061 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 5062              		.loc 1 2978 118
 5063 0030 03F01F03 		and	r3, r3, #31
 5064              		.loc 1 2978 40
 5065 0034 7A68     		ldr	r2, [r7, #4]
 5066 0036 22FA03F3 		lsr	r3, r2, r3
 5067              		.loc 1 2978 17
 5068 003a 074A     		ldr	r2, .L454+8
 5069 003c 1360     		str	r3, [r2]
2979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
2981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
2984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = SystemD2Clock;
2985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = common_system_clock;
 5070              		.loc 1 2986 19
 5071 003e 074A     		ldr	r2, .L454+12
 5072 0040 7B68     		ldr	r3, [r7, #4]
 5073 0042 1360     		str	r3, [r2]
2987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 144


2988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return common_system_clock;
 5074              		.loc 1 2989 10
 5075 0044 7B68     		ldr	r3, [r7, #4]
2990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5076              		.loc 1 2990 1
 5077 0046 1846     		mov	r0, r3
 5078 0048 0837     		adds	r7, r7, #8
 5079              	.LCFI41:
 5080              		.cfi_def_cfa_offset 8
 5081 004a BD46     		mov	sp, r7
 5082              	.LCFI42:
 5083              		.cfi_def_cfa_register 13
 5084              		@ sp needed
 5085 004c 80BD     		pop	{r7, pc}
 5086              	.L455:
 5087 004e 00BF     		.align	2
 5088              	.L454:
 5089 0050 00440258 		.word	1476543488
 5090 0054 00000000 		.word	D1CorePrescTable
 5091 0058 00000000 		.word	SystemD2Clock
 5092 005c 00000000 		.word	SystemCoreClock
 5093              		.cfi_endproc
 5094              	.LFE152:
 5096              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 5097              		.align	1
 5098              		.global	HAL_RCCEx_EnableLSECSS
 5099              		.syntax unified
 5100              		.thumb
 5101              		.thumb_func
 5103              	HAL_RCCEx_EnableLSECSS:
 5104              	.LFB153:
2991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
2993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended System Control functions
2996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
2997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
2998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
3001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
3002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
3003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
3004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
3007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5105              		.loc 1 3007 1
 5106              		.cfi_startproc
 5107              		@ args = 0, pretend = 0, frame = 0
 5108              		@ frame_needed = 1, uses_anonymous_args = 0
 5109              		@ link register save eliminated.
 5110 0000 80B4     		push	{r7}
 5111              	.LCFI43:
 5112              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 145


 5113              		.cfi_offset 7, -4
 5114 0002 00AF     		add	r7, sp, #0
 5115              	.LCFI44:
 5116              		.cfi_def_cfa_register 7
3008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5117              		.loc 1 3008 3
 5118 0004 054B     		ldr	r3, .L457
 5119 0006 1B6F     		ldr	r3, [r3, #112]
 5120 0008 044A     		ldr	r2, .L457
 5121 000a 43F02003 		orr	r3, r3, #32
 5122 000e 1367     		str	r3, [r2, #112]
3009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5123              		.loc 1 3009 1
 5124 0010 00BF     		nop
 5125 0012 BD46     		mov	sp, r7
 5126              	.LCFI45:
 5127              		.cfi_def_cfa_register 13
 5128              		@ sp needed
 5129 0014 5DF8047B 		ldr	r7, [sp], #4
 5130              	.LCFI46:
 5131              		.cfi_restore 7
 5132              		.cfi_def_cfa_offset 0
 5133 0018 7047     		bx	lr
 5134              	.L458:
 5135 001a 00BF     		.align	2
 5136              	.L457:
 5137 001c 00440258 		.word	1476543488
 5138              		.cfi_endproc
 5139              	.LFE153:
 5141              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 5142              		.align	1
 5143              		.global	HAL_RCCEx_DisableLSECSS
 5144              		.syntax unified
 5145              		.thumb
 5146              		.thumb_func
 5148              	HAL_RCCEx_DisableLSECSS:
 5149              	.LFB154:
3010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
3013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
3014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
3017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5150              		.loc 1 3017 1
 5151              		.cfi_startproc
 5152              		@ args = 0, pretend = 0, frame = 0
 5153              		@ frame_needed = 1, uses_anonymous_args = 0
 5154              		@ link register save eliminated.
 5155 0000 80B4     		push	{r7}
 5156              	.LCFI47:
 5157              		.cfi_def_cfa_offset 4
 5158              		.cfi_offset 7, -4
 5159 0002 00AF     		add	r7, sp, #0
 5160              	.LCFI48:
 5161              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 146


3018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5162              		.loc 1 3018 3
 5163 0004 084B     		ldr	r3, .L460
 5164 0006 1B6F     		ldr	r3, [r3, #112]
 5165 0008 074A     		ldr	r2, .L460
 5166 000a 23F02003 		bic	r3, r3, #32
 5167 000e 1367     		str	r3, [r2, #112]
3019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
3020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 5168              		.loc 1 3020 3
 5169 0010 054B     		ldr	r3, .L460
 5170 0012 1B6E     		ldr	r3, [r3, #96]
 5171 0014 044A     		ldr	r2, .L460
 5172 0016 23F40073 		bic	r3, r3, #512
 5173 001a 1366     		str	r3, [r2, #96]
3021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5174              		.loc 1 3021 1
 5175 001c 00BF     		nop
 5176 001e BD46     		mov	sp, r7
 5177              	.LCFI49:
 5178              		.cfi_def_cfa_register 13
 5179              		@ sp needed
 5180 0020 5DF8047B 		ldr	r7, [sp], #4
 5181              	.LCFI50:
 5182              		.cfi_restore 7
 5183              		.cfi_def_cfa_offset 0
 5184 0024 7047     		bx	lr
 5185              	.L461:
 5186 0026 00BF     		.align	2
 5187              	.L460:
 5188 0028 00440258 		.word	1476543488
 5189              		.cfi_endproc
 5190              	.LFE154:
 5192              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 5193              		.align	1
 5194              		.global	HAL_RCCEx_EnableLSECSS_IT
 5195              		.syntax unified
 5196              		.thumb
 5197              		.thumb_func
 5199              	HAL_RCCEx_EnableLSECSS_IT:
 5200              	.LFB155:
3022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
3025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on EXTI line 18
3026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
3029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5201              		.loc 1 3029 1
 5202              		.cfi_startproc
 5203              		@ args = 0, pretend = 0, frame = 0
 5204              		@ frame_needed = 1, uses_anonymous_args = 0
 5205              		@ link register save eliminated.
 5206 0000 80B4     		push	{r7}
 5207              	.LCFI51:
 5208              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 147


 5209              		.cfi_offset 7, -4
 5210 0002 00AF     		add	r7, sp, #0
 5211              	.LCFI52:
 5212              		.cfi_def_cfa_register 7
3030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
3031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5213              		.loc 1 3031 3
 5214 0004 114B     		ldr	r3, .L463
 5215 0006 1B6F     		ldr	r3, [r3, #112]
 5216 0008 104A     		ldr	r2, .L463
 5217 000a 43F02003 		orr	r3, r3, #32
 5218 000e 1367     		str	r3, [r2, #112]
3032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
3034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 5219              		.loc 1 3034 3
 5220 0010 0E4B     		ldr	r3, .L463
 5221 0012 1B6E     		ldr	r3, [r3, #96]
 5222 0014 0D4A     		ldr	r2, .L463
 5223 0016 43F40073 		orr	r3, r3, #512
 5224 001a 1366     		str	r3, [r2, #96]
3035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 18 */
3037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
3038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_C2_LSECSS_EXTI_ENABLE_IT();
3039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 5225              		.loc 1 3040 3
 5226 001c 4FF0B043 		mov	r3, #1476395008
 5227 0020 D3F88030 		ldr	r3, [r3, #128]
 5228 0024 4FF0B042 		mov	r2, #1476395008
 5229 0028 43F48023 		orr	r3, r3, #262144
 5230 002c C2F88030 		str	r3, [r2, #128]
3041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
3042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 5231              		.loc 1 3042 3
 5232 0030 4FF0B043 		mov	r3, #1476395008
 5233 0034 1B68     		ldr	r3, [r3]
 5234 0036 4FF0B042 		mov	r2, #1476395008
 5235 003a 43F48023 		orr	r3, r3, #262144
 5236 003e 1360     		str	r3, [r2]
3043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5237              		.loc 1 3043 1
 5238 0040 00BF     		nop
 5239 0042 BD46     		mov	sp, r7
 5240              	.LCFI53:
 5241              		.cfi_def_cfa_register 13
 5242              		@ sp needed
 5243 0044 5DF8047B 		ldr	r7, [sp], #4
 5244              	.LCFI54:
 5245              		.cfi_restore 7
 5246              		.cfi_def_cfa_offset 0
 5247 0048 7047     		bx	lr
 5248              	.L464:
 5249 004a 00BF     		.align	2
 5250              	.L463:
 5251 004c 00440258 		.word	1476543488
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 148


 5252              		.cfi_endproc
 5253              	.LFE155:
 5255              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 5256              		.align	1
 5257              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 5258              		.syntax unified
 5259              		.thumb
 5260              		.thumb_func
 5262              	HAL_RCCEx_WakeUpStopCLKConfig:
 5263              	.LFB156:
3044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock
3047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Wakeup clock
3048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_CSI: CSI oscillator selection
3050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_HSI: HSI oscillator selection
3051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
3052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         enabled.
3053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
3056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5264              		.loc 1 3056 1
 5265              		.cfi_startproc
 5266              		@ args = 0, pretend = 0, frame = 8
 5267              		@ frame_needed = 1, uses_anonymous_args = 0
 5268              		@ link register save eliminated.
 5269 0000 80B4     		push	{r7}
 5270              	.LCFI55:
 5271              		.cfi_def_cfa_offset 4
 5272              		.cfi_offset 7, -4
 5273 0002 83B0     		sub	sp, sp, #12
 5274              	.LCFI56:
 5275              		.cfi_def_cfa_offset 16
 5276 0004 00AF     		add	r7, sp, #0
 5277              	.LCFI57:
 5278              		.cfi_def_cfa_register 7
 5279 0006 7860     		str	r0, [r7, #4]
3057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
3058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 5280              		.loc 1 3059 3
 5281 0008 064B     		ldr	r3, .L466
 5282 000a 1B69     		ldr	r3, [r3, #16]
 5283 000c 23F04002 		bic	r2, r3, #64
 5284 0010 0449     		ldr	r1, .L466
 5285 0012 7B68     		ldr	r3, [r7, #4]
 5286 0014 1343     		orrs	r3, r3, r2
 5287 0016 0B61     		str	r3, [r1, #16]
3060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5288              		.loc 1 3060 1
 5289 0018 00BF     		nop
 5290 001a 0C37     		adds	r7, r7, #12
 5291              	.LCFI58:
 5292              		.cfi_def_cfa_offset 4
 5293 001c BD46     		mov	sp, r7
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 149


 5294              	.LCFI59:
 5295              		.cfi_def_cfa_register 13
 5296              		@ sp needed
 5297 001e 5DF8047B 		ldr	r7, [sp], #4
 5298              	.LCFI60:
 5299              		.cfi_restore 7
 5300              		.cfi_def_cfa_offset 0
 5301 0022 7047     		bx	lr
 5302              	.L467:
 5303              		.align	2
 5304              	.L466:
 5305 0024 00440258 		.word	1476543488
 5306              		.cfi_endproc
 5307              	.LFE156:
 5309              		.section	.text.HAL_RCCEx_KerWakeUpStopCLKConfig,"ax",%progbits
 5310              		.align	1
 5311              		.global	HAL_RCCEx_KerWakeUpStopCLKConfig
 5312              		.syntax unified
 5313              		.thumb
 5314              		.thumb_func
 5316              	HAL_RCCEx_KerWakeUpStopCLKConfig:
 5317              	.LFB157:
3061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator Kernel clock source for wakeup from Stop
3064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Kernel Wakeup clock
3065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI oscillator selection
3067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
3068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
3071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5318              		.loc 1 3071 1
 5319              		.cfi_startproc
 5320              		@ args = 0, pretend = 0, frame = 8
 5321              		@ frame_needed = 1, uses_anonymous_args = 0
 5322              		@ link register save eliminated.
 5323 0000 80B4     		push	{r7}
 5324              	.LCFI61:
 5325              		.cfi_def_cfa_offset 4
 5326              		.cfi_offset 7, -4
 5327 0002 83B0     		sub	sp, sp, #12
 5328              	.LCFI62:
 5329              		.cfi_def_cfa_offset 16
 5330 0004 00AF     		add	r7, sp, #0
 5331              	.LCFI63:
 5332              		.cfi_def_cfa_register 7
 5333 0006 7860     		str	r0, [r7, #4]
3072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));
3073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 5334              		.loc 1 3074 3
 5335 0008 064B     		ldr	r3, .L469
 5336 000a 1B69     		ldr	r3, [r3, #16]
 5337 000c 23F08002 		bic	r2, r3, #128
 5338 0010 0449     		ldr	r1, .L469
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 150


 5339 0012 7B68     		ldr	r3, [r7, #4]
 5340 0014 1343     		orrs	r3, r3, r2
 5341 0016 0B61     		str	r3, [r1, #16]
3075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5342              		.loc 1 3075 1
 5343 0018 00BF     		nop
 5344 001a 0C37     		adds	r7, r7, #12
 5345              	.LCFI64:
 5346              		.cfi_def_cfa_offset 4
 5347 001c BD46     		mov	sp, r7
 5348              	.LCFI65:
 5349              		.cfi_def_cfa_register 13
 5350              		@ sp needed
 5351 001e 5DF8047B 		ldr	r7, [sp], #4
 5352              	.LCFI66:
 5353              		.cfi_restore 7
 5354              		.cfi_def_cfa_offset 0
 5355 0022 7047     		bx	lr
 5356              	.L470:
 5357              		.align	2
 5358              	.L469:
 5359 0024 00440258 		.word	1476543488
 5360              		.cfi_endproc
 5361              	.LFE157:
 5363              		.section	.text.HAL_RCCEx_WWDGxSysResetConfig,"ax",%progbits
 5364              		.align	1
 5365              		.global	HAL_RCCEx_WWDGxSysResetConfig
 5366              		.syntax unified
 5367              		.thumb
 5368              		.thumb_func
 5370              	HAL_RCCEx_WWDGxSysResetConfig:
 5371              	.LFB158:
3076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable COREx boot independently of CMx_B option byte value
3080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_BootCx: Boot Core to be enabled
3081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C1: CM7 core selection
3083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C2: CM4 core selection
3084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware after a system reset or STAN
3085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx)
3089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
3090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_BOOT_CORE(RCC_BootCx));
3091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_BootCx) ;
3092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
3093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDGx to generate a system reset not only CPUx reset(default) when a time-out
3099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 151


3101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG2: WWDG2 generates system reset
3103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
3109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
3111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
3112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_GCR_WW1RSC)
3115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDG1 to generate a system reset not only CPU reset(default) when a time-out 
3117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5372              		.loc 1 3125 1
 5373              		.cfi_startproc
 5374              		@ args = 0, pretend = 0, frame = 8
 5375              		@ frame_needed = 1, uses_anonymous_args = 0
 5376              		@ link register save eliminated.
 5377 0000 80B4     		push	{r7}
 5378              	.LCFI67:
 5379              		.cfi_def_cfa_offset 4
 5380              		.cfi_offset 7, -4
 5381 0002 83B0     		sub	sp, sp, #12
 5382              	.LCFI68:
 5383              		.cfi_def_cfa_offset 16
 5384 0004 00AF     		add	r7, sp, #0
 5385              	.LCFI69:
 5386              		.cfi_def_cfa_register 7
 5387 0006 7860     		str	r0, [r7, #4]
3126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
 5388              		.loc 1 3127 3
 5389 0008 064B     		ldr	r3, .L472
 5390 000a D3F8A020 		ldr	r2, [r3, #160]
 5391 000e 0549     		ldr	r1, .L472
 5392 0010 7B68     		ldr	r3, [r7, #4]
 5393 0012 1343     		orrs	r3, r3, r2
 5394 0014 C1F8A030 		str	r3, [r1, #160]
3128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5395              		.loc 1 3128 1
 5396 0018 00BF     		nop
 5397 001a 0C37     		adds	r7, r7, #12
 5398              	.LCFI70:
 5399              		.cfi_def_cfa_offset 4
 5400 001c BD46     		mov	sp, r7
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 152


 5401              	.LCFI71:
 5402              		.cfi_def_cfa_register 13
 5403              		@ sp needed
 5404 001e 5DF8047B 		ldr	r7, [sp], #4
 5405              	.LCFI72:
 5406              		.cfi_restore 7
 5407              		.cfi_def_cfa_offset 0
 5408 0022 7047     		bx	lr
 5409              	.L473:
 5410              		.align	2
 5411              	.L472:
 5412 0024 00440258 		.word	1476543488
 5413              		.cfi_endproc
 5414              	.LFE158:
 5416              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 5417              		.align	1
 5418              		.global	HAL_RCCEx_CRSConfig
 5419              		.syntax unified
 5420              		.thumb
 5421              		.thumb_func
 5423              	HAL_RCCEx_CRSConfig:
 5424              	.LFB159:
3129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
3130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
3137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
3138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
3139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
3140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
3142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
3144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as
3145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
3147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
3149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
3151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
3152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
3153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
3154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
3155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
3156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
3157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
3158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
3159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
3160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
3161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
3162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
3163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 153


3164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            should be used as SYNC signal.
3165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
3167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
3168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
3169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         application if synchronization is OK
3170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
3172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
3173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
3175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
3176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the down-counting phase (before reaching th
3177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
3178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            incremented), while when it is detected during the up-counting phase it means that the a
3179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
3180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
3182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
3183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
3184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
3185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
3186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
3187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
3188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
3189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
3190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
3191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
3192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
3194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
3195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
3197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
3202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
3203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
3206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5425              		.loc 1 3206 1
 5426              		.cfi_startproc
 5427              		@ args = 0, pretend = 0, frame = 16
 5428              		@ frame_needed = 1, uses_anonymous_args = 0
 5429 0000 80B5     		push	{r7, lr}
 5430              	.LCFI73:
 5431              		.cfi_def_cfa_offset 8
 5432              		.cfi_offset 7, -8
 5433              		.cfi_offset 14, -4
 5434 0002 84B0     		sub	sp, sp, #16
 5435              	.LCFI74:
 5436              		.cfi_def_cfa_offset 24
 5437 0004 00AF     		add	r7, sp, #0
 5438              	.LCFI75:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 154


 5439              		.cfi_def_cfa_register 7
 5440 0006 7860     		str	r0, [r7, #4]
3207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t value;
3208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameters */
3210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
3211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
3212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
3213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
3214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
3215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
3216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* CONFIGURATION */
3218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
3220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 5441              		.loc 1 3220 3
 5442 0008 264B     		ldr	r3, .L477
 5443 000a D3F89430 		ldr	r3, [r3, #148]
 5444 000e 254A     		ldr	r2, .L477
 5445 0010 43F00203 		orr	r3, r3, #2
 5446 0014 C2F89430 		str	r3, [r2, #148]
3221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 5447              		.loc 1 3221 3
 5448 0018 224B     		ldr	r3, .L477
 5449 001a D3F89430 		ldr	r3, [r3, #148]
 5450 001e 214A     		ldr	r2, .L477
 5451 0020 23F00203 		bic	r3, r3, #2
 5452 0024 C2F89430 		str	r3, [r2, #148]
3222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
3224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
3225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
3226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 5453              		.loc 1 3226 8
 5454 0028 FFF7FEFF 		bl	HAL_GetREVID
 5455 002c 0346     		mov	r3, r0
 5456              		.loc 1 3226 6
 5457 002e 41F20302 		movw	r2, #4099
 5458 0032 9342     		cmp	r3, r2
 5459 0034 0BD8     		bhi	.L475
 5460              		.loc 1 3226 45 discriminator 1
 5461 0036 7B68     		ldr	r3, [r7, #4]
 5462 0038 5B68     		ldr	r3, [r3, #4]
 5463              		.loc 1 3226 36 discriminator 1
 5464 003a B3F1405F 		cmp	r3, #805306368
 5465 003e 06D1     		bne	.L475
3227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Use Rev.Y value of USB2 */
3229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 5466              		.loc 1 3229 19
 5467 0040 7B68     		ldr	r3, [r7, #4]
 5468 0042 1A68     		ldr	r2, [r3]
 5469              		.loc 1 3229 64
 5470 0044 7B68     		ldr	r3, [r7, #4]
 5471 0046 9B68     		ldr	r3, [r3, #8]
 5472              		.loc 1 3229 11
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 155


 5473 0048 1343     		orrs	r3, r3, r2
 5474 004a FB60     		str	r3, [r7, #12]
 5475 004c 08E0     		b	.L476
 5476              	.L475:
3230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 5477              		.loc 1 3233 19
 5478 004e 7B68     		ldr	r3, [r7, #4]
 5479 0050 1A68     		ldr	r2, [r3]
 5480              		.loc 1 3233 38
 5481 0052 7B68     		ldr	r3, [r7, #4]
 5482 0054 5B68     		ldr	r3, [r3, #4]
 5483              		.loc 1 3233 31
 5484 0056 1A43     		orrs	r2, r2, r3
 5485              		.loc 1 3233 54
 5486 0058 7B68     		ldr	r3, [r7, #4]
 5487 005a 9B68     		ldr	r3, [r3, #8]
 5488              		.loc 1 3233 11
 5489 005c 1343     		orrs	r3, r3, r2
 5490 005e FB60     		str	r3, [r7, #12]
 5491              	.L476:
3234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
3236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 5492              		.loc 1 3236 17
 5493 0060 7B68     		ldr	r3, [r7, #4]
 5494 0062 DB68     		ldr	r3, [r3, #12]
 5495              		.loc 1 3236 9
 5496 0064 FA68     		ldr	r2, [r7, #12]
 5497 0066 1343     		orrs	r3, r3, r2
 5498 0068 FB60     		str	r3, [r7, #12]
3237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
3238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 5499              		.loc 1 3238 18
 5500 006a 7B68     		ldr	r3, [r7, #4]
 5501 006c 1B69     		ldr	r3, [r3, #16]
 5502              		.loc 1 3238 36
 5503 006e 1B04     		lsls	r3, r3, #16
 5504              		.loc 1 3238 9
 5505 0070 FA68     		ldr	r2, [r7, #12]
 5506 0072 1343     		orrs	r3, r3, r2
 5507 0074 FB60     		str	r3, [r7, #12]
3239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 5508              		.loc 1 3239 3
 5509 0076 0C4A     		ldr	r2, .L477+4
 5510 0078 FB68     		ldr	r3, [r7, #12]
 5511 007a 5360     		str	r3, [r2, #4]
3240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
3242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
3243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 5512              		.loc 1 3243 3
 5513 007c 0A4B     		ldr	r3, .L477+4
 5514 007e 1B68     		ldr	r3, [r3]
 5515 0080 23F47C52 		bic	r2, r3, #16128
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 156


 5516 0084 7B68     		ldr	r3, [r7, #4]
 5517 0086 5B69     		ldr	r3, [r3, #20]
 5518 0088 1B02     		lsls	r3, r3, #8
 5519 008a 0749     		ldr	r1, .L477+4
 5520 008c 1343     		orrs	r3, r3, r2
 5521 008e 0B60     		str	r3, [r1]
3244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
3246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
3248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 5522              		.loc 1 3248 3
 5523 0090 054B     		ldr	r3, .L477+4
 5524 0092 1B68     		ldr	r3, [r3]
 5525 0094 044A     		ldr	r2, .L477+4
 5526 0096 43F06003 		orr	r3, r3, #96
 5527 009a 1360     		str	r3, [r2]
3249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5528              		.loc 1 3249 1
 5529 009c 00BF     		nop
 5530 009e 1037     		adds	r7, r7, #16
 5531              	.LCFI76:
 5532              		.cfi_def_cfa_offset 8
 5533 00a0 BD46     		mov	sp, r7
 5534              	.LCFI77:
 5535              		.cfi_def_cfa_register 13
 5536              		@ sp needed
 5537 00a2 80BD     		pop	{r7, pc}
 5538              	.L478:
 5539              		.align	2
 5540              	.L477:
 5541 00a4 00440258 		.word	1476543488
 5542 00a8 00840040 		.word	1073775616
 5543              		.cfi_endproc
 5544              	.LFE159:
 5546              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 5547              		.align	1
 5548              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 5549              		.syntax unified
 5550              		.thumb
 5551              		.thumb_func
 5553              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 5554              	.LFB160:
3250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
3253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
3256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5555              		.loc 1 3256 1
 5556              		.cfi_startproc
 5557              		@ args = 0, pretend = 0, frame = 0
 5558              		@ frame_needed = 1, uses_anonymous_args = 0
 5559              		@ link register save eliminated.
 5560 0000 80B4     		push	{r7}
 5561              	.LCFI78:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 157


 5562              		.cfi_def_cfa_offset 4
 5563              		.cfi_offset 7, -4
 5564 0002 00AF     		add	r7, sp, #0
 5565              	.LCFI79:
 5566              		.cfi_def_cfa_register 7
3257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 5567              		.loc 1 3257 3
 5568 0004 054B     		ldr	r3, .L480
 5569 0006 1B68     		ldr	r3, [r3]
 5570 0008 044A     		ldr	r2, .L480
 5571 000a 43F08003 		orr	r3, r3, #128
 5572 000e 1360     		str	r3, [r2]
3258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5573              		.loc 1 3258 1
 5574 0010 00BF     		nop
 5575 0012 BD46     		mov	sp, r7
 5576              	.LCFI80:
 5577              		.cfi_def_cfa_register 13
 5578              		@ sp needed
 5579 0014 5DF8047B 		ldr	r7, [sp], #4
 5580              	.LCFI81:
 5581              		.cfi_restore 7
 5582              		.cfi_def_cfa_offset 0
 5583 0018 7047     		bx	lr
 5584              	.L481:
 5585 001a 00BF     		.align	2
 5586              	.L480:
 5587 001c 00840040 		.word	1073775616
 5588              		.cfi_endproc
 5589              	.LFE160:
 5591              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 5592              		.align	1
 5593              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 5594              		.syntax unified
 5595              		.thumb
 5596              		.thumb_func
 5598              	HAL_RCCEx_CRSGetSynchronizationInfo:
 5599              	.LFB161:
3259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
3262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
3263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
3266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5600              		.loc 1 3266 1
 5601              		.cfi_startproc
 5602              		@ args = 0, pretend = 0, frame = 8
 5603              		@ frame_needed = 1, uses_anonymous_args = 0
 5604              		@ link register save eliminated.
 5605 0000 80B4     		push	{r7}
 5606              	.LCFI82:
 5607              		.cfi_def_cfa_offset 4
 5608              		.cfi_offset 7, -4
 5609 0002 83B0     		sub	sp, sp, #12
 5610              	.LCFI83:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 158


 5611              		.cfi_def_cfa_offset 16
 5612 0004 00AF     		add	r7, sp, #0
 5613              	.LCFI84:
 5614              		.cfi_def_cfa_register 7
 5615 0006 7860     		str	r0, [r7, #4]
3267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameter */
3268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
3269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the reload value */
3271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 5616              		.loc 1 3271 42
 5617 0008 0E4B     		ldr	r3, .L483
 5618 000a 5B68     		ldr	r3, [r3, #4]
 5619              		.loc 1 3271 31
 5620 000c 9AB2     		uxth	r2, r3
 5621              		.loc 1 3271 29
 5622 000e 7B68     		ldr	r3, [r7, #4]
 5623 0010 1A60     		str	r2, [r3]
3272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
3274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
 5624              		.loc 1 3274 52
 5625 0012 0C4B     		ldr	r3, .L483
 5626 0014 1B68     		ldr	r3, [r3]
 5627              		.loc 1 3274 41
 5628 0016 1B0A     		lsrs	r3, r3, #8
 5629 0018 03F03F02 		and	r2, r3, #63
 5630              		.loc 1 3274 39
 5631 001c 7B68     		ldr	r3, [r7, #4]
 5632 001e 5A60     		str	r2, [r3, #4]
3275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
3277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
 5633              		.loc 1 3277 47
 5634 0020 084B     		ldr	r3, .L483
 5635 0022 9B68     		ldr	r3, [r3, #8]
 5636              		.loc 1 3277 36
 5637 0024 1B0C     		lsrs	r3, r3, #16
 5638 0026 9AB2     		uxth	r2, r3
 5639              		.loc 1 3277 34
 5640 0028 7B68     		ldr	r3, [r7, #4]
 5641 002a 9A60     		str	r2, [r3, #8]
3278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
3280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 5642              		.loc 1 3280 49
 5643 002c 054B     		ldr	r3, .L483
 5644 002e 9B68     		ldr	r3, [r3, #8]
 5645              		.loc 1 3280 38
 5646 0030 03F40042 		and	r2, r3, #32768
 5647              		.loc 1 3280 36
 5648 0034 7B68     		ldr	r3, [r7, #4]
 5649 0036 DA60     		str	r2, [r3, #12]
3281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5650              		.loc 1 3281 1
 5651 0038 00BF     		nop
 5652 003a 0C37     		adds	r7, r7, #12
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 159


 5653              	.LCFI85:
 5654              		.cfi_def_cfa_offset 4
 5655 003c BD46     		mov	sp, r7
 5656              	.LCFI86:
 5657              		.cfi_def_cfa_register 13
 5658              		@ sp needed
 5659 003e 5DF8047B 		ldr	r7, [sp], #4
 5660              	.LCFI87:
 5661              		.cfi_restore 7
 5662              		.cfi_def_cfa_offset 0
 5663 0042 7047     		bx	lr
 5664              	.L484:
 5665              		.align	2
 5666              	.L483:
 5667 0044 00840040 		.word	1073775616
 5668              		.cfi_endproc
 5669              	.LFE161:
 5671              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 5672              		.align	1
 5673              		.global	HAL_RCCEx_CRSWaitSynchronization
 5674              		.syntax unified
 5675              		.thumb
 5676              		.thumb_func
 5678              	HAL_RCCEx_CRSWaitSynchronization:
 5679              	.LFB162:
3282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
3285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @param Timeout  Duration of the time-out
3286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
3287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *        frequency.
3288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note    If Time-out set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
3289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
3290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
3291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
3292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
3293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
3294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
3295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
3296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
3297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** */
3298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
3299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5680              		.loc 1 3299 1
 5681              		.cfi_startproc
 5682              		@ args = 0, pretend = 0, frame = 16
 5683              		@ frame_needed = 1, uses_anonymous_args = 0
 5684 0000 80B5     		push	{r7, lr}
 5685              	.LCFI88:
 5686              		.cfi_def_cfa_offset 8
 5687              		.cfi_offset 7, -8
 5688              		.cfi_offset 14, -4
 5689 0002 84B0     		sub	sp, sp, #16
 5690              	.LCFI89:
 5691              		.cfi_def_cfa_offset 24
 5692 0004 00AF     		add	r7, sp, #0
 5693              	.LCFI90:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 160


 5694              		.cfi_def_cfa_register 7
 5695 0006 7860     		str	r0, [r7, #4]
3300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 5696              		.loc 1 3300 12
 5697 0008 0023     		movs	r3, #0
 5698 000a FB60     		str	r3, [r7, #12]
3301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get time-out */
3304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 5699              		.loc 1 3304 15
 5700 000c FFF7FEFF 		bl	HAL_GetTick
 5701 0010 B860     		str	r0, [r7, #8]
 5702              	.L494:
3305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Wait for CRS flag or time-out detection */
3307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   do
3308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
 5703              		.loc 1 3309 7
 5704 0012 7B68     		ldr	r3, [r7, #4]
 5705 0014 B3F1FF3F 		cmp	r3, #-1
 5706 0018 0CD0     		beq	.L486
3310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 5707              		.loc 1 3311 12
 5708 001a FFF7FEFF 		bl	HAL_GetTick
 5709 001e 0246     		mov	r2, r0
 5710              		.loc 1 3311 26
 5711 0020 BB68     		ldr	r3, [r7, #8]
 5712 0022 D31A     		subs	r3, r2, r3
 5713              		.loc 1 3311 9
 5714 0024 7A68     		ldr	r2, [r7, #4]
 5715 0026 9A42     		cmp	r2, r3
 5716 0028 02D3     		bcc	.L487
 5717              		.loc 1 3311 50 discriminator 1
 5718 002a 7B68     		ldr	r3, [r7, #4]
 5719 002c 002B     		cmp	r3, #0
 5720 002e 01D1     		bne	.L486
 5721              	.L487:
3312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 5722              		.loc 1 3313 19
 5723 0030 0123     		movs	r3, #1
 5724 0032 FB60     		str	r3, [r7, #12]
 5725              	.L486:
3314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
3317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 5726              		.loc 1 3317 8
 5727 0034 2A4B     		ldr	r3, .L496
 5728 0036 9B68     		ldr	r3, [r3, #8]
 5729 0038 03F00103 		and	r3, r3, #1
 5730              		.loc 1 3317 7
 5731 003c 012B     		cmp	r3, #1
 5732 003e 06D1     		bne	.L488
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 161


3318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
3320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 5733              		.loc 1 3320 17
 5734 0040 FB68     		ldr	r3, [r7, #12]
 5735 0042 43F00203 		orr	r3, r3, #2
 5736 0046 FB60     		str	r3, [r7, #12]
3321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
3323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 5737              		.loc 1 3323 7
 5738 0048 254B     		ldr	r3, .L496
 5739 004a 0122     		movs	r2, #1
 5740 004c DA60     		str	r2, [r3, #12]
 5741              	.L488:
3324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
3327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 5742              		.loc 1 3327 8
 5743 004e 244B     		ldr	r3, .L496
 5744 0050 9B68     		ldr	r3, [r3, #8]
 5745 0052 03F00203 		and	r3, r3, #2
 5746              		.loc 1 3327 7
 5747 0056 022B     		cmp	r3, #2
 5748 0058 06D1     		bne	.L489
3328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
3330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 5749              		.loc 1 3330 17
 5750 005a FB68     		ldr	r3, [r7, #12]
 5751 005c 43F00403 		orr	r3, r3, #4
 5752 0060 FB60     		str	r3, [r7, #12]
3331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
3333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 5753              		.loc 1 3333 7
 5754 0062 1F4B     		ldr	r3, .L496
 5755 0064 0222     		movs	r2, #2
 5756 0066 DA60     		str	r2, [r3, #12]
 5757              	.L489:
3334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
3337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 5758              		.loc 1 3337 8
 5759 0068 1D4B     		ldr	r3, .L496
 5760 006a 9B68     		ldr	r3, [r3, #8]
 5761 006c 03F48063 		and	r3, r3, #1024
 5762              		.loc 1 3337 7
 5763 0070 B3F5806F 		cmp	r3, #1024
 5764 0074 06D1     		bne	.L490
3338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
3340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 5765              		.loc 1 3340 17
 5766 0076 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 162


 5767 0078 43F02003 		orr	r3, r3, #32
 5768 007c FB60     		str	r3, [r7, #12]
3341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 5769              		.loc 1 3343 7
 5770 007e 184B     		ldr	r3, .L496
 5771 0080 0422     		movs	r2, #4
 5772 0082 DA60     		str	r2, [r3, #12]
 5773              	.L490:
3344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
3347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 5774              		.loc 1 3347 8
 5775 0084 164B     		ldr	r3, .L496
 5776 0086 9B68     		ldr	r3, [r3, #8]
 5777 0088 03F48073 		and	r3, r3, #256
 5778              		.loc 1 3347 7
 5779 008c B3F5807F 		cmp	r3, #256
 5780 0090 06D1     		bne	.L491
3348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
3350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 5781              		.loc 1 3350 17
 5782 0092 FB68     		ldr	r3, [r7, #12]
 5783 0094 43F00803 		orr	r3, r3, #8
 5784 0098 FB60     		str	r3, [r7, #12]
3351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 5785              		.loc 1 3353 7
 5786 009a 114B     		ldr	r3, .L496
 5787 009c 0422     		movs	r2, #4
 5788 009e DA60     		str	r2, [r3, #12]
 5789              	.L491:
3354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
3357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 5790              		.loc 1 3357 8
 5791 00a0 0F4B     		ldr	r3, .L496
 5792 00a2 9B68     		ldr	r3, [r3, #8]
 5793 00a4 03F40073 		and	r3, r3, #512
 5794              		.loc 1 3357 7
 5795 00a8 B3F5007F 		cmp	r3, #512
 5796 00ac 06D1     		bne	.L492
3358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
3360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 5797              		.loc 1 3360 17
 5798 00ae FB68     		ldr	r3, [r7, #12]
 5799 00b0 43F01003 		orr	r3, r3, #16
 5800 00b4 FB60     		str	r3, [r7, #12]
3361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
3363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 163


 5801              		.loc 1 3363 7
 5802 00b6 0A4B     		ldr	r3, .L496
 5803 00b8 0422     		movs	r2, #4
 5804 00ba DA60     		str	r2, [r3, #12]
 5805              	.L492:
3364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
3367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 5806              		.loc 1 3367 8
 5807 00bc 084B     		ldr	r3, .L496
 5808 00be 9B68     		ldr	r3, [r3, #8]
 5809 00c0 03F00803 		and	r3, r3, #8
 5810              		.loc 1 3367 7
 5811 00c4 082B     		cmp	r3, #8
 5812 00c6 02D1     		bne	.L493
3368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
3370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 5813              		.loc 1 3370 7 discriminator 2
 5814 00c8 054B     		ldr	r3, .L496
 5815 00ca 0822     		movs	r2, #8
 5816 00cc DA60     		str	r2, [r3, #12]
 5817              	.L493:
3371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 5818              		.loc 1 3372 3
 5819 00ce FB68     		ldr	r3, [r7, #12]
 5820 00d0 002B     		cmp	r3, #0
 5821 00d2 9ED0     		beq	.L494
3373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return crsstatus;
 5822              		.loc 1 3374 10
 5823 00d4 FB68     		ldr	r3, [r7, #12]
3375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5824              		.loc 1 3375 1
 5825 00d6 1846     		mov	r0, r3
 5826 00d8 1037     		adds	r7, r7, #16
 5827              	.LCFI91:
 5828              		.cfi_def_cfa_offset 8
 5829 00da BD46     		mov	sp, r7
 5830              	.LCFI92:
 5831              		.cfi_def_cfa_register 13
 5832              		@ sp needed
 5833 00dc 80BD     		pop	{r7, pc}
 5834              	.L497:
 5835 00de 00BF     		.align	2
 5836              	.L496:
 5837 00e0 00840040 		.word	1073775616
 5838              		.cfi_endproc
 5839              	.LFE162:
 5841              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 5842              		.align	1
 5843              		.global	HAL_RCCEx_CRS_IRQHandler
 5844              		.syntax unified
 5845              		.thumb
 5846              		.thumb_func
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 164


 5848              	HAL_RCCEx_CRS_IRQHandler:
 5849              	.LFB163:
3376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
3379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
3382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5850              		.loc 1 3382 1
 5851              		.cfi_startproc
 5852              		@ args = 0, pretend = 0, frame = 16
 5853              		@ frame_needed = 1, uses_anonymous_args = 0
 5854 0000 80B5     		push	{r7, lr}
 5855              	.LCFI93:
 5856              		.cfi_def_cfa_offset 8
 5857              		.cfi_offset 7, -8
 5858              		.cfi_offset 14, -4
 5859 0002 84B0     		sub	sp, sp, #16
 5860              	.LCFI94:
 5861              		.cfi_def_cfa_offset 24
 5862 0004 00AF     		add	r7, sp, #0
 5863              	.LCFI95:
 5864              		.cfi_def_cfa_register 7
3383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 5865              		.loc 1 3383 12
 5866 0006 0023     		movs	r3, #0
 5867 0008 FB60     		str	r3, [r7, #12]
3384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
3385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 5868              		.loc 1 3385 22
 5869 000a 334B     		ldr	r3, .L507
 5870              		.loc 1 3385 12
 5871 000c 9B68     		ldr	r3, [r3, #8]
 5872 000e BB60     		str	r3, [r7, #8]
3386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 5873              		.loc 1 3386 24
 5874 0010 314B     		ldr	r3, .L507
 5875              		.loc 1 3386 12
 5876 0012 1B68     		ldr	r3, [r3]
 5877 0014 7B60     		str	r3, [r7, #4]
3387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
3389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 5878              		.loc 1 3389 16
 5879 0016 BB68     		ldr	r3, [r7, #8]
 5880 0018 03F00103 		and	r3, r3, #1
 5881              		.loc 1 3389 5
 5882 001c 002B     		cmp	r3, #0
 5883 001e 0AD0     		beq	.L499
 5884              		.loc 1 3389 61 discriminator 1
 5885 0020 7B68     		ldr	r3, [r7, #4]
 5886 0022 03F00103 		and	r3, r3, #1
 5887              		.loc 1 3389 46 discriminator 1
 5888 0026 002B     		cmp	r3, #0
 5889 0028 05D0     		beq	.L499
3390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 165


3391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
3392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 5890              		.loc 1 3392 5
 5891 002a 2B4B     		ldr	r3, .L507
 5892 002c 0122     		movs	r2, #1
 5893 002e DA60     		str	r2, [r3, #12]
3393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 5894              		.loc 1 3395 5
 5895 0030 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 5896 0034 4BE0     		b	.L500
 5897              	.L499:
3396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
3398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 5898              		.loc 1 3398 21
 5899 0036 BB68     		ldr	r3, [r7, #8]
 5900 0038 03F00203 		and	r3, r3, #2
 5901              		.loc 1 3398 10
 5902 003c 002B     		cmp	r3, #0
 5903 003e 0AD0     		beq	.L501
 5904              		.loc 1 3398 68 discriminator 1
 5905 0040 7B68     		ldr	r3, [r7, #4]
 5906 0042 03F00203 		and	r3, r3, #2
 5907              		.loc 1 3398 53 discriminator 1
 5908 0046 002B     		cmp	r3, #0
 5909 0048 05D0     		beq	.L501
3399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
3401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 5910              		.loc 1 3401 5
 5911 004a 234B     		ldr	r3, .L507
 5912 004c 0222     		movs	r2, #2
 5913 004e DA60     		str	r2, [r3, #12]
3402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 5914              		.loc 1 3404 5
 5915 0050 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 5916 0054 3BE0     		b	.L500
 5917              	.L501:
3405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
3407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 5918              		.loc 1 3407 21
 5919 0056 BB68     		ldr	r3, [r7, #8]
 5920 0058 03F00803 		and	r3, r3, #8
 5921              		.loc 1 3407 10
 5922 005c 002B     		cmp	r3, #0
 5923 005e 0AD0     		beq	.L502
 5924              		.loc 1 3407 65 discriminator 1
 5925 0060 7B68     		ldr	r3, [r7, #4]
 5926 0062 03F00803 		and	r3, r3, #8
 5927              		.loc 1 3407 50 discriminator 1
 5928 0066 002B     		cmp	r3, #0
 5929 0068 05D0     		beq	.L502
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 166


3408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
3410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 5930              		.loc 1 3410 5
 5931 006a 1B4B     		ldr	r3, .L507
 5932 006c 0822     		movs	r2, #8
 5933 006e DA60     		str	r2, [r3, #12]
3411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 5934              		.loc 1 3413 5
 5935 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 5936 0074 2BE0     		b	.L500
 5937              	.L502:
3414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
3416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 5938              		.loc 1 3418 18
 5939 0076 BB68     		ldr	r3, [r7, #8]
 5940 0078 03F00403 		and	r3, r3, #4
 5941              		.loc 1 3418 7
 5942 007c 002B     		cmp	r3, #0
 5943 007e 26D0     		beq	.L506
 5944              		.loc 1 3418 60 discriminator 1
 5945 0080 7B68     		ldr	r3, [r7, #4]
 5946 0082 03F00403 		and	r3, r3, #4
 5947              		.loc 1 3418 45 discriminator 1
 5948 0086 002B     		cmp	r3, #0
 5949 0088 21D0     		beq	.L506
3419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 5950              		.loc 1 3420 19
 5951 008a BB68     		ldr	r3, [r7, #8]
 5952 008c 03F48073 		and	r3, r3, #256
 5953              		.loc 1 3420 9
 5954 0090 002B     		cmp	r3, #0
 5955 0092 03D0     		beq	.L503
3421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 5956              		.loc 1 3422 18
 5957 0094 FB68     		ldr	r3, [r7, #12]
 5958 0096 43F00803 		orr	r3, r3, #8
 5959 009a FB60     		str	r3, [r7, #12]
 5960              	.L503:
3423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 5961              		.loc 1 3424 19
 5962 009c BB68     		ldr	r3, [r7, #8]
 5963 009e 03F40073 		and	r3, r3, #512
 5964              		.loc 1 3424 9
 5965 00a2 002B     		cmp	r3, #0
 5966 00a4 03D0     		beq	.L504
3425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 5967              		.loc 1 3426 18
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 167


 5968 00a6 FB68     		ldr	r3, [r7, #12]
 5969 00a8 43F01003 		orr	r3, r3, #16
 5970 00ac FB60     		str	r3, [r7, #12]
 5971              	.L504:
3427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 5972              		.loc 1 3428 19
 5973 00ae BB68     		ldr	r3, [r7, #8]
 5974 00b0 03F48063 		and	r3, r3, #1024
 5975              		.loc 1 3428 9
 5976 00b4 002B     		cmp	r3, #0
 5977 00b6 03D0     		beq	.L505
3429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 5978              		.loc 1 3430 18
 5979 00b8 FB68     		ldr	r3, [r7, #12]
 5980 00ba 43F02003 		orr	r3, r3, #32
 5981 00be FB60     		str	r3, [r7, #12]
 5982              	.L505:
3431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
3434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 5983              		.loc 1 3434 7
 5984 00c0 054B     		ldr	r3, .L507
 5985 00c2 0422     		movs	r2, #4
 5986 00c4 DA60     		str	r2, [r3, #12]
3435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* user error callback */
3437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 5987              		.loc 1 3437 7
 5988 00c6 F868     		ldr	r0, [r7, #12]
 5989 00c8 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
3438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5990              		.loc 1 3440 1
 5991 00cc FFE7     		b	.L506
 5992              	.L500:
 5993              	.L506:
 5994 00ce 00BF     		nop
 5995 00d0 1037     		adds	r7, r7, #16
 5996              	.LCFI96:
 5997              		.cfi_def_cfa_offset 8
 5998 00d2 BD46     		mov	sp, r7
 5999              	.LCFI97:
 6000              		.cfi_def_cfa_register 13
 6001              		@ sp needed
 6002 00d4 80BD     		pop	{r7, pc}
 6003              	.L508:
 6004 00d6 00BF     		.align	2
 6005              	.L507:
 6006 00d8 00840040 		.word	1073775616
 6007              		.cfi_endproc
 6008              	.LFE163:
 6010              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 6011              		.align	1
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 168


 6012              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 6013              		.syntax unified
 6014              		.thumb
 6015              		.thumb_func
 6017              	HAL_RCCEx_CRS_SyncOkCallback:
 6018              	.LFB164:
3441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
3444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
3447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6019              		.loc 1 3447 1
 6020              		.cfi_startproc
 6021              		@ args = 0, pretend = 0, frame = 0
 6022              		@ frame_needed = 1, uses_anonymous_args = 0
 6023              		@ link register save eliminated.
 6024 0000 80B4     		push	{r7}
 6025              	.LCFI98:
 6026              		.cfi_def_cfa_offset 4
 6027              		.cfi_offset 7, -4
 6028 0002 00AF     		add	r7, sp, #0
 6029              	.LCFI99:
 6030              		.cfi_def_cfa_register 7
3448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
3450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6031              		.loc 1 3451 1
 6032 0004 00BF     		nop
 6033 0006 BD46     		mov	sp, r7
 6034              	.LCFI100:
 6035              		.cfi_def_cfa_register 13
 6036              		@ sp needed
 6037 0008 5DF8047B 		ldr	r7, [sp], #4
 6038              	.LCFI101:
 6039              		.cfi_restore 7
 6040              		.cfi_def_cfa_offset 0
 6041 000c 7047     		bx	lr
 6042              		.cfi_endproc
 6043              	.LFE164:
 6045              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 6046              		.align	1
 6047              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 6048              		.syntax unified
 6049              		.thumb
 6050              		.thumb_func
 6052              	HAL_RCCEx_CRS_SyncWarnCallback:
 6053              	.LFB165:
3452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
3455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
3458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 169


 6054              		.loc 1 3458 1
 6055              		.cfi_startproc
 6056              		@ args = 0, pretend = 0, frame = 0
 6057              		@ frame_needed = 1, uses_anonymous_args = 0
 6058              		@ link register save eliminated.
 6059 0000 80B4     		push	{r7}
 6060              	.LCFI102:
 6061              		.cfi_def_cfa_offset 4
 6062              		.cfi_offset 7, -4
 6063 0002 00AF     		add	r7, sp, #0
 6064              	.LCFI103:
 6065              		.cfi_def_cfa_register 7
3459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
3461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6066              		.loc 1 3462 1
 6067 0004 00BF     		nop
 6068 0006 BD46     		mov	sp, r7
 6069              	.LCFI104:
 6070              		.cfi_def_cfa_register 13
 6071              		@ sp needed
 6072 0008 5DF8047B 		ldr	r7, [sp], #4
 6073              	.LCFI105:
 6074              		.cfi_restore 7
 6075              		.cfi_def_cfa_offset 0
 6076 000c 7047     		bx	lr
 6077              		.cfi_endproc
 6078              	.LFE165:
 6080              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 6081              		.align	1
 6082              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 6083              		.syntax unified
 6084              		.thumb
 6085              		.thumb_func
 6087              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 6088              	.LFB166:
3463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
3466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
3469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6089              		.loc 1 3469 1
 6090              		.cfi_startproc
 6091              		@ args = 0, pretend = 0, frame = 0
 6092              		@ frame_needed = 1, uses_anonymous_args = 0
 6093              		@ link register save eliminated.
 6094 0000 80B4     		push	{r7}
 6095              	.LCFI106:
 6096              		.cfi_def_cfa_offset 4
 6097              		.cfi_offset 7, -4
 6098 0002 00AF     		add	r7, sp, #0
 6099              	.LCFI107:
 6100              		.cfi_def_cfa_register 7
3470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 170


3471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
3472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6101              		.loc 1 3473 1
 6102 0004 00BF     		nop
 6103 0006 BD46     		mov	sp, r7
 6104              	.LCFI108:
 6105              		.cfi_def_cfa_register 13
 6106              		@ sp needed
 6107 0008 5DF8047B 		ldr	r7, [sp], #4
 6108              	.LCFI109:
 6109              		.cfi_restore 7
 6110              		.cfi_def_cfa_offset 0
 6111 000c 7047     		bx	lr
 6112              		.cfi_endproc
 6113              	.LFE166:
 6115              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 6116              		.align	1
 6117              		.weak	HAL_RCCEx_CRS_ErrorCallback
 6118              		.syntax unified
 6119              		.thumb
 6120              		.thumb_func
 6122              	HAL_RCCEx_CRS_ErrorCallback:
 6123              	.LFB167:
3474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
3477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
3478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
3479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
3480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
3481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
3482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
3485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6124              		.loc 1 3485 1
 6125              		.cfi_startproc
 6126              		@ args = 0, pretend = 0, frame = 8
 6127              		@ frame_needed = 1, uses_anonymous_args = 0
 6128              		@ link register save eliminated.
 6129 0000 80B4     		push	{r7}
 6130              	.LCFI110:
 6131              		.cfi_def_cfa_offset 4
 6132              		.cfi_offset 7, -4
 6133 0002 83B0     		sub	sp, sp, #12
 6134              	.LCFI111:
 6135              		.cfi_def_cfa_offset 16
 6136 0004 00AF     		add	r7, sp, #0
 6137              	.LCFI112:
 6138              		.cfi_def_cfa_register 7
 6139 0006 7860     		str	r0, [r7, #4]
3486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
3487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   UNUSED(Error);
3488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 171


3491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6140              		.loc 1 3492 1
 6141 0008 00BF     		nop
 6142 000a 0C37     		adds	r7, r7, #12
 6143              	.LCFI113:
 6144              		.cfi_def_cfa_offset 4
 6145 000c BD46     		mov	sp, r7
 6146              	.LCFI114:
 6147              		.cfi_def_cfa_register 13
 6148              		@ sp needed
 6149 000e 5DF8047B 		ldr	r7, [sp], #4
 6150              	.LCFI115:
 6151              		.cfi_restore 7
 6152              		.cfi_def_cfa_offset 0
 6153 0012 7047     		bx	lr
 6154              		.cfi_endproc
 6155              	.LFE167:
 6157              		.section	.text.RCCEx_PLL2_Config,"ax",%progbits
 6158              		.align	1
 6159              		.syntax unified
 6160              		.thumb
 6161              		.thumb_func
 6163              	RCCEx_PLL2_Config:
 6164              	.LFB168:
3493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_functions RCCEx Private Functions
3504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL2 VCI,VCO ranges, multiplication and division factors and enable it
3508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll2: Pointer to an RCC_PLL2InitTypeDef structure that
3509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL2 is temporary disabled to apply new parameters
3512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
3516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6165              		.loc 1 3516 1
 6166              		.cfi_startproc
 6167              		@ args = 0, pretend = 0, frame = 16
 6168              		@ frame_needed = 1, uses_anonymous_args = 0
 6169 0000 80B5     		push	{r7, lr}
 6170              	.LCFI116:
 6171              		.cfi_def_cfa_offset 8
 6172              		.cfi_offset 7, -8
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 172


 6173              		.cfi_offset 14, -4
 6174 0002 84B0     		sub	sp, sp, #16
 6175              	.LCFI117:
 6176              		.cfi_def_cfa_offset 24
 6177 0004 00AF     		add	r7, sp, #0
 6178              	.LCFI118:
 6179              		.cfi_def_cfa_register 7
 6180 0006 7860     		str	r0, [r7, #4]
 6181 0008 3960     		str	r1, [r7]
3517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6182              		.loc 1 3519 21
 6183 000a 0023     		movs	r3, #0
 6184 000c FB73     		strb	r3, [r7, #15]
3520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
3521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
3522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
3523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
3524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
3525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
3526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
3527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
3528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL2 OSC clock source is already set */
3530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 6185              		.loc 1 3530 6
 6186 000e 534B     		ldr	r3, .L523
 6187 0010 9B6A     		ldr	r3, [r3, #40]
 6188 0012 03F00303 		and	r3, r3, #3
 6189              		.loc 1 3530 5
 6190 0016 032B     		cmp	r3, #3
 6191 0018 01D1     		bne	.L514
3531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 6192              		.loc 1 3532 12
 6193 001a 0123     		movs	r3, #1
 6194 001c 99E0     		b	.L515
 6195              	.L514:
3533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL2. */
3539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_DISABLE();
 6196              		.loc 1 3539 5
 6197 001e 4F4B     		ldr	r3, .L523
 6198 0020 1B68     		ldr	r3, [r3]
 6199 0022 4E4A     		ldr	r2, .L523
 6200 0024 23F08063 		bic	r3, r3, #67108864
 6201 0028 1360     		str	r3, [r2]
3540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6202              		.loc 1 3542 17
 6203 002a FFF7FEFF 		bl	HAL_GetTick
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 173


 6204 002e B860     		str	r0, [r7, #8]
3543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL is disabled */
3545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 6205              		.loc 1 3545 10
 6206 0030 08E0     		b	.L516
 6207              	.L517:
3546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 6208              		.loc 1 3547 12
 6209 0032 FFF7FEFF 		bl	HAL_GetTick
 6210 0036 0246     		mov	r2, r0
 6211              		.loc 1 3547 26
 6212 0038 BB68     		ldr	r3, [r7, #8]
 6213 003a D31A     		subs	r3, r2, r3
 6214              		.loc 1 3547 9
 6215 003c 022B     		cmp	r3, #2
 6216 003e 01D9     		bls	.L516
3548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6217              		.loc 1 3549 16
 6218 0040 0323     		movs	r3, #3
 6219 0042 86E0     		b	.L515
 6220              	.L516:
3545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6221              		.loc 1 3545 11
 6222 0044 454B     		ldr	r3, .L523
 6223 0046 1B68     		ldr	r3, [r3]
 6224 0048 03F00063 		and	r3, r3, #134217728
3545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6225              		.loc 1 3545 10
 6226 004c 002B     		cmp	r3, #0
 6227 004e F0D1     		bne	.L517
3550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure PLL2 multiplication and division factors. */
3554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 6228              		.loc 1 3554 5
 6229 0050 424B     		ldr	r3, .L523
 6230 0052 9B6A     		ldr	r3, [r3, #40]
 6231 0054 23F47C32 		bic	r2, r3, #258048
 6232 0058 7B68     		ldr	r3, [r7, #4]
 6233 005a 1B68     		ldr	r3, [r3]
 6234 005c 1B03     		lsls	r3, r3, #12
 6235 005e 3F49     		ldr	r1, .L523
 6236 0060 1343     		orrs	r3, r3, r2
 6237 0062 8B62     		str	r3, [r1, #40]
 6238 0064 7B68     		ldr	r3, [r7, #4]
 6239 0066 5B68     		ldr	r3, [r3, #4]
 6240 0068 013B     		subs	r3, r3, #1
 6241 006a C3F30802 		ubfx	r2, r3, #0, #9
 6242 006e 7B68     		ldr	r3, [r7, #4]
 6243 0070 9B68     		ldr	r3, [r3, #8]
 6244 0072 013B     		subs	r3, r3, #1
 6245 0074 5B02     		lsls	r3, r3, #9
 6246 0076 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 174


 6247 0078 1A43     		orrs	r2, r2, r3
 6248 007a 7B68     		ldr	r3, [r7, #4]
 6249 007c DB68     		ldr	r3, [r3, #12]
 6250 007e 013B     		subs	r3, r3, #1
 6251 0080 1B04     		lsls	r3, r3, #16
 6252 0082 03F4FE03 		and	r3, r3, #8323072
 6253 0086 1A43     		orrs	r2, r2, r3
 6254 0088 7B68     		ldr	r3, [r7, #4]
 6255 008a 1B69     		ldr	r3, [r3, #16]
 6256 008c 013B     		subs	r3, r3, #1
 6257 008e 1B06     		lsls	r3, r3, #24
 6258 0090 03F0FE43 		and	r3, r3, #2130706432
 6259 0094 3149     		ldr	r1, .L523
 6260 0096 1343     		orrs	r3, r3, r2
 6261 0098 8B63     		str	r3, [r1, #56]
3555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2N,
3556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2P,
3557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2Q,
3558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2R);
3559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 input reference frequency range: VCI */
3561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 6262              		.loc 1 3561 5
 6263 009a 304B     		ldr	r3, .L523
 6264 009c DB6A     		ldr	r3, [r3, #44]
 6265 009e 23F0C002 		bic	r2, r3, #192
 6266 00a2 7B68     		ldr	r3, [r7, #4]
 6267 00a4 5B69     		ldr	r3, [r3, #20]
 6268 00a6 2D49     		ldr	r1, .L523
 6269 00a8 1343     		orrs	r3, r3, r2
 6270 00aa CB62     		str	r3, [r1, #44]
3562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 output frequency range : VCO */
3564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 6271              		.loc 1 3564 5
 6272 00ac 2B4B     		ldr	r3, .L523
 6273 00ae DB6A     		ldr	r3, [r3, #44]
 6274 00b0 23F02002 		bic	r2, r3, #32
 6275 00b4 7B68     		ldr	r3, [r7, #4]
 6276 00b6 9B69     		ldr	r3, [r3, #24]
 6277 00b8 2849     		ldr	r1, .L523
 6278 00ba 1343     		orrs	r3, r3, r2
 6279 00bc CB62     		str	r3, [r1, #44]
3565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL2FRACN . */
3567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_DISABLE();
 6280              		.loc 1 3567 5
 6281 00be 274B     		ldr	r3, .L523
 6282 00c0 DB6A     		ldr	r3, [r3, #44]
 6283 00c2 264A     		ldr	r2, .L523
 6284 00c4 23F01003 		bic	r3, r3, #16
 6285 00c8 D362     		str	r3, [r2, #44]
3568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
3570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 6286              		.loc 1 3570 5
 6287 00ca 244B     		ldr	r3, .L523
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 175


 6288 00cc DA6B     		ldr	r2, [r3, #60]
 6289 00ce 244B     		ldr	r3, .L523+4
 6290 00d0 1340     		ands	r3, r3, r2
 6291 00d2 7A68     		ldr	r2, [r7, #4]
 6292 00d4 D269     		ldr	r2, [r2, #28]
 6293 00d6 D200     		lsls	r2, r2, #3
 6294 00d8 2049     		ldr	r1, .L523
 6295 00da 1343     		orrs	r3, r3, r2
 6296 00dc CB63     		str	r3, [r1, #60]
3571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL2FRACN . */
3573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_ENABLE();
 6297              		.loc 1 3573 5
 6298 00de 1F4B     		ldr	r3, .L523
 6299 00e0 DB6A     		ldr	r3, [r3, #44]
 6300 00e2 1E4A     		ldr	r2, .L523
 6301 00e4 43F01003 		orr	r3, r3, #16
 6302 00e8 D362     		str	r3, [r2, #44]
3574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL2 clock output */
3576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 6303              		.loc 1 3576 7
 6304 00ea 3B68     		ldr	r3, [r7]
 6305 00ec 002B     		cmp	r3, #0
 6306 00ee 06D1     		bne	.L518
3577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 6307              		.loc 1 3578 7
 6308 00f0 1A4B     		ldr	r3, .L523
 6309 00f2 DB6A     		ldr	r3, [r3, #44]
 6310 00f4 194A     		ldr	r2, .L523
 6311 00f6 43F40023 		orr	r3, r3, #524288
 6312 00fa D362     		str	r3, [r2, #44]
 6313 00fc 0FE0     		b	.L519
 6314              	.L518:
3579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
 6315              		.loc 1 3580 12
 6316 00fe 3B68     		ldr	r3, [r7]
 6317 0100 012B     		cmp	r3, #1
 6318 0102 06D1     		bne	.L520
3581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 6319              		.loc 1 3582 7
 6320 0104 154B     		ldr	r3, .L523
 6321 0106 DB6A     		ldr	r3, [r3, #44]
 6322 0108 144A     		ldr	r2, .L523
 6323 010a 43F48013 		orr	r3, r3, #1048576
 6324 010e D362     		str	r3, [r2, #44]
 6325 0110 05E0     		b	.L519
 6326              	.L520:
3583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
3585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 6327              		.loc 1 3586 7
 6328 0112 124B     		ldr	r3, .L523
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 176


 6329 0114 DB6A     		ldr	r3, [r3, #44]
 6330 0116 114A     		ldr	r2, .L523
 6331 0118 43F40013 		orr	r3, r3, #2097152
 6332 011c D362     		str	r3, [r2, #44]
 6333              	.L519:
3587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL2. */
3590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_ENABLE();
 6334              		.loc 1 3590 5
 6335 011e 0F4B     		ldr	r3, .L523
 6336 0120 1B68     		ldr	r3, [r3]
 6337 0122 0E4A     		ldr	r2, .L523
 6338 0124 43F08063 		orr	r3, r3, #67108864
 6339 0128 1360     		str	r3, [r2]
3591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6340              		.loc 1 3593 17
 6341 012a FFF7FEFF 		bl	HAL_GetTick
 6342 012e B860     		str	r0, [r7, #8]
3594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL2 is ready */
3596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 6343              		.loc 1 3596 10
 6344 0130 08E0     		b	.L521
 6345              	.L522:
3597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 6346              		.loc 1 3598 12
 6347 0132 FFF7FEFF 		bl	HAL_GetTick
 6348 0136 0246     		mov	r2, r0
 6349              		.loc 1 3598 26
 6350 0138 BB68     		ldr	r3, [r7, #8]
 6351 013a D31A     		subs	r3, r2, r3
 6352              		.loc 1 3598 9
 6353 013c 022B     		cmp	r3, #2
 6354 013e 01D9     		bls	.L521
3599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6355              		.loc 1 3600 16
 6356 0140 0323     		movs	r3, #3
 6357 0142 06E0     		b	.L515
 6358              	.L521:
3596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6359              		.loc 1 3596 11
 6360 0144 054B     		ldr	r3, .L523
 6361 0146 1B68     		ldr	r3, [r3]
 6362 0148 03F00063 		and	r3, r3, #134217728
3596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6363              		.loc 1 3596 10
 6364 014c 002B     		cmp	r3, #0
 6365 014e F0D0     		beq	.L522
3601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 177


3605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 6366              		.loc 1 3607 10
 6367 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 6368              	.L515:
3608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6369              		.loc 1 3608 1
 6370 0152 1846     		mov	r0, r3
 6371 0154 1037     		adds	r7, r7, #16
 6372              	.LCFI119:
 6373              		.cfi_def_cfa_offset 8
 6374 0156 BD46     		mov	sp, r7
 6375              	.LCFI120:
 6376              		.cfi_def_cfa_register 13
 6377              		@ sp needed
 6378 0158 80BD     		pop	{r7, pc}
 6379              	.L524:
 6380 015a 00BF     		.align	2
 6381              	.L523:
 6382 015c 00440258 		.word	1476543488
 6383 0160 0700FFFF 		.word	-65529
 6384              		.cfi_endproc
 6385              	.LFE168:
 6387              		.section	.text.RCCEx_PLL3_Config,"ax",%progbits
 6388              		.align	1
 6389              		.syntax unified
 6390              		.thumb
 6391              		.thumb_func
 6393              	RCCEx_PLL3_Config:
 6394              	.LFB169:
3609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL3 VCI,VCO ranges, multiplication and division factors and enable it
3613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll3: Pointer to an RCC_PLL3InitTypeDef structure that
3614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL3 is temporary disabled to apply new parameters
3617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
3621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6395              		.loc 1 3621 1
 6396              		.cfi_startproc
 6397              		@ args = 0, pretend = 0, frame = 16
 6398              		@ frame_needed = 1, uses_anonymous_args = 0
 6399 0000 80B5     		push	{r7, lr}
 6400              	.LCFI121:
 6401              		.cfi_def_cfa_offset 8
 6402              		.cfi_offset 7, -8
 6403              		.cfi_offset 14, -4
 6404 0002 84B0     		sub	sp, sp, #16
 6405              	.LCFI122:
 6406              		.cfi_def_cfa_offset 24
 6407 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 178


 6408              	.LCFI123:
 6409              		.cfi_def_cfa_register 7
 6410 0006 7860     		str	r0, [r7, #4]
 6411 0008 3960     		str	r1, [r7]
3622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6412              		.loc 1 3623 21
 6413 000a 0023     		movs	r3, #0
 6414 000c FB73     		strb	r3, [r7, #15]
3624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
3625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
3626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
3627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
3628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
3629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
3630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
3631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
3632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL3 OSC clock source is already set */
3634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 6415              		.loc 1 3634 6
 6416 000e 534B     		ldr	r3, .L535
 6417 0010 9B6A     		ldr	r3, [r3, #40]
 6418 0012 03F00303 		and	r3, r3, #3
 6419              		.loc 1 3634 5
 6420 0016 032B     		cmp	r3, #3
 6421 0018 01D1     		bne	.L526
3635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 6422              		.loc 1 3636 12
 6423 001a 0123     		movs	r3, #1
 6424 001c 99E0     		b	.L527
 6425              	.L526:
3637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL3. */
3643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_DISABLE();
 6426              		.loc 1 3643 5
 6427 001e 4F4B     		ldr	r3, .L535
 6428 0020 1B68     		ldr	r3, [r3]
 6429 0022 4E4A     		ldr	r2, .L535
 6430 0024 23F08053 		bic	r3, r3, #268435456
 6431 0028 1360     		str	r3, [r2]
3644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6432              		.loc 1 3646 17
 6433 002a FFF7FEFF 		bl	HAL_GetTick
 6434 002e B860     		str	r0, [r7, #8]
3647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
3648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 6435              		.loc 1 3648 10
 6436 0030 08E0     		b	.L528
 6437              	.L529:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 179


3649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 6438              		.loc 1 3650 12
 6439 0032 FFF7FEFF 		bl	HAL_GetTick
 6440 0036 0246     		mov	r2, r0
 6441              		.loc 1 3650 26
 6442 0038 BB68     		ldr	r3, [r7, #8]
 6443 003a D31A     		subs	r3, r2, r3
 6444              		.loc 1 3650 9
 6445 003c 022B     		cmp	r3, #2
 6446 003e 01D9     		bls	.L528
3651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6447              		.loc 1 3652 16
 6448 0040 0323     		movs	r3, #3
 6449 0042 86E0     		b	.L527
 6450              	.L528:
3648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6451              		.loc 1 3648 11
 6452 0044 454B     		ldr	r3, .L535
 6453 0046 1B68     		ldr	r3, [r3]
 6454 0048 03F00053 		and	r3, r3, #536870912
3648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6455              		.loc 1 3648 10
 6456 004c 002B     		cmp	r3, #0
 6457 004e F0D1     		bne	.L529
3653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the PLL3  multiplication and division factors. */
3657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 6458              		.loc 1 3657 5
 6459 0050 424B     		ldr	r3, .L535
 6460 0052 9B6A     		ldr	r3, [r3, #40]
 6461 0054 23F07C72 		bic	r2, r3, #66060288
 6462 0058 7B68     		ldr	r3, [r7, #4]
 6463 005a 1B68     		ldr	r3, [r3]
 6464 005c 1B05     		lsls	r3, r3, #20
 6465 005e 3F49     		ldr	r1, .L535
 6466 0060 1343     		orrs	r3, r3, r2
 6467 0062 8B62     		str	r3, [r1, #40]
 6468 0064 7B68     		ldr	r3, [r7, #4]
 6469 0066 5B68     		ldr	r3, [r3, #4]
 6470 0068 013B     		subs	r3, r3, #1
 6471 006a C3F30802 		ubfx	r2, r3, #0, #9
 6472 006e 7B68     		ldr	r3, [r7, #4]
 6473 0070 9B68     		ldr	r3, [r3, #8]
 6474 0072 013B     		subs	r3, r3, #1
 6475 0074 5B02     		lsls	r3, r3, #9
 6476 0076 9BB2     		uxth	r3, r3
 6477 0078 1A43     		orrs	r2, r2, r3
 6478 007a 7B68     		ldr	r3, [r7, #4]
 6479 007c DB68     		ldr	r3, [r3, #12]
 6480 007e 013B     		subs	r3, r3, #1
 6481 0080 1B04     		lsls	r3, r3, #16
 6482 0082 03F4FE03 		and	r3, r3, #8323072
 6483 0086 1A43     		orrs	r2, r2, r3
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 180


 6484 0088 7B68     		ldr	r3, [r7, #4]
 6485 008a 1B69     		ldr	r3, [r3, #16]
 6486 008c 013B     		subs	r3, r3, #1
 6487 008e 1B06     		lsls	r3, r3, #24
 6488 0090 03F0FE43 		and	r3, r3, #2130706432
 6489 0094 3149     		ldr	r1, .L535
 6490 0096 1343     		orrs	r3, r3, r2
 6491 0098 0B64     		str	r3, [r1, #64]
3658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3N,
3659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3P,
3660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3Q,
3661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3R);
3662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 input reference frequency range: VCI */
3664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 6492              		.loc 1 3664 5
 6493 009a 304B     		ldr	r3, .L535
 6494 009c DB6A     		ldr	r3, [r3, #44]
 6495 009e 23F44062 		bic	r2, r3, #3072
 6496 00a2 7B68     		ldr	r3, [r7, #4]
 6497 00a4 5B69     		ldr	r3, [r3, #20]
 6498 00a6 2D49     		ldr	r1, .L535
 6499 00a8 1343     		orrs	r3, r3, r2
 6500 00aa CB62     		str	r3, [r1, #44]
3665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 output frequency range : VCO */
3667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 6501              		.loc 1 3667 5
 6502 00ac 2B4B     		ldr	r3, .L535
 6503 00ae DB6A     		ldr	r3, [r3, #44]
 6504 00b0 23F40072 		bic	r2, r3, #512
 6505 00b4 7B68     		ldr	r3, [r7, #4]
 6506 00b6 9B69     		ldr	r3, [r3, #24]
 6507 00b8 2849     		ldr	r1, .L535
 6508 00ba 1343     		orrs	r3, r3, r2
 6509 00bc CB62     		str	r3, [r1, #44]
3668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL3FRACN . */
3670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_DISABLE();
 6510              		.loc 1 3670 5
 6511 00be 274B     		ldr	r3, .L535
 6512 00c0 DB6A     		ldr	r3, [r3, #44]
 6513 00c2 264A     		ldr	r2, .L535
 6514 00c4 23F48073 		bic	r3, r3, #256
 6515 00c8 D362     		str	r3, [r2, #44]
3671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
3673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 6516              		.loc 1 3673 5
 6517 00ca 244B     		ldr	r3, .L535
 6518 00cc 5A6C     		ldr	r2, [r3, #68]
 6519 00ce 244B     		ldr	r3, .L535+4
 6520 00d0 1340     		ands	r3, r3, r2
 6521 00d2 7A68     		ldr	r2, [r7, #4]
 6522 00d4 D269     		ldr	r2, [r2, #28]
 6523 00d6 D200     		lsls	r2, r2, #3
 6524 00d8 2049     		ldr	r1, .L535
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 181


 6525 00da 1343     		orrs	r3, r3, r2
 6526 00dc 4B64     		str	r3, [r1, #68]
3674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL3FRACN . */
3676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_ENABLE();
 6527              		.loc 1 3676 5
 6528 00de 1F4B     		ldr	r3, .L535
 6529 00e0 DB6A     		ldr	r3, [r3, #44]
 6530 00e2 1E4A     		ldr	r2, .L535
 6531 00e4 43F48073 		orr	r3, r3, #256
 6532 00e8 D362     		str	r3, [r2, #44]
3677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL3 clock output */
3679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 6533              		.loc 1 3679 7
 6534 00ea 3B68     		ldr	r3, [r7]
 6535 00ec 002B     		cmp	r3, #0
 6536 00ee 06D1     		bne	.L530
3680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 6537              		.loc 1 3681 7
 6538 00f0 1A4B     		ldr	r3, .L535
 6539 00f2 DB6A     		ldr	r3, [r3, #44]
 6540 00f4 194A     		ldr	r2, .L535
 6541 00f6 43F48003 		orr	r3, r3, #4194304
 6542 00fa D362     		str	r3, [r2, #44]
 6543 00fc 0FE0     		b	.L531
 6544              	.L530:
3682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
 6545              		.loc 1 3683 12
 6546 00fe 3B68     		ldr	r3, [r7]
 6547 0100 012B     		cmp	r3, #1
 6548 0102 06D1     		bne	.L532
3684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 6549              		.loc 1 3685 7
 6550 0104 154B     		ldr	r3, .L535
 6551 0106 DB6A     		ldr	r3, [r3, #44]
 6552 0108 144A     		ldr	r2, .L535
 6553 010a 43F40003 		orr	r3, r3, #8388608
 6554 010e D362     		str	r3, [r2, #44]
 6555 0110 05E0     		b	.L531
 6556              	.L532:
3686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
3688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 6557              		.loc 1 3689 7
 6558 0112 124B     		ldr	r3, .L535
 6559 0114 DB6A     		ldr	r3, [r3, #44]
 6560 0116 114A     		ldr	r2, .L535
 6561 0118 43F08073 		orr	r3, r3, #16777216
 6562 011c D362     		str	r3, [r2, #44]
 6563              	.L531:
3690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 182


3692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL3. */
3693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_ENABLE();
 6564              		.loc 1 3693 5
 6565 011e 0F4B     		ldr	r3, .L535
 6566 0120 1B68     		ldr	r3, [r3]
 6567 0122 0E4A     		ldr	r2, .L535
 6568 0124 43F08053 		orr	r3, r3, #268435456
 6569 0128 1360     		str	r3, [r2]
3694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6570              		.loc 1 3696 17
 6571 012a FFF7FEFF 		bl	HAL_GetTick
 6572 012e B860     		str	r0, [r7, #8]
3697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
3699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 6573              		.loc 1 3699 10
 6574 0130 08E0     		b	.L533
 6575              	.L534:
3700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 6576              		.loc 1 3701 12
 6577 0132 FFF7FEFF 		bl	HAL_GetTick
 6578 0136 0246     		mov	r2, r0
 6579              		.loc 1 3701 26
 6580 0138 BB68     		ldr	r3, [r7, #8]
 6581 013a D31A     		subs	r3, r2, r3
 6582              		.loc 1 3701 9
 6583 013c 022B     		cmp	r3, #2
 6584 013e 01D9     		bls	.L533
3702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6585              		.loc 1 3703 16
 6586 0140 0323     		movs	r3, #3
 6587 0142 06E0     		b	.L527
 6588              	.L533:
3699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6589              		.loc 1 3699 11
 6590 0144 054B     		ldr	r3, .L535
 6591 0146 1B68     		ldr	r3, [r3]
 6592 0148 03F00053 		and	r3, r3, #536870912
3699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6593              		.loc 1 3699 10
 6594 014c 002B     		cmp	r3, #0
 6595 014e F0D0     		beq	.L534
3704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 6596              		.loc 1 3710 10
 6597 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 6598              	.L527:
3711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 183


 6599              		.loc 1 3711 1
 6600 0152 1846     		mov	r0, r3
 6601 0154 1037     		adds	r7, r7, #16
 6602              	.LCFI124:
 6603              		.cfi_def_cfa_offset 8
 6604 0156 BD46     		mov	sp, r7
 6605              	.LCFI125:
 6606              		.cfi_def_cfa_register 13
 6607              		@ sp needed
 6608 0158 80BD     		pop	{r7, pc}
 6609              	.L536:
 6610 015a 00BF     		.align	2
 6611              	.L535:
 6612 015c 00440258 		.word	1476543488
 6613 0160 0700FFFF 		.word	-65529
 6614              		.cfi_endproc
 6615              	.LFE169:
 6617              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 6618              		.align	1
 6619              		.global	HAL_RCCEx_LSECSS_IRQHandler
 6620              		.syntax unified
 6621              		.thumb
 6622              		.thumb_func
 6624              	HAL_RCCEx_LSECSS_IRQHandler:
 6625              	.LFB170:
3712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
3715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
3718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6626              		.loc 1 3718 1
 6627              		.cfi_startproc
 6628              		@ args = 0, pretend = 0, frame = 0
 6629              		@ frame_needed = 1, uses_anonymous_args = 0
 6630 0000 80B5     		push	{r7, lr}
 6631              	.LCFI126:
 6632              		.cfi_def_cfa_offset 8
 6633              		.cfi_offset 7, -8
 6634              		.cfi_offset 14, -4
 6635 0002 00AF     		add	r7, sp, #0
 6636              	.LCFI127:
 6637              		.cfi_def_cfa_register 7
3719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
3720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 6638              		.loc 1 3720 6
 6639 0004 074B     		ldr	r3, .L540
 6640 0006 5B6E     		ldr	r3, [r3, #100]
 6641 0008 03F40073 		and	r3, r3, #512
 6642              		.loc 1 3720 5
 6643 000c B3F5007F 		cmp	r3, #512
 6644 0010 05D1     		bne	.L539
3721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
3724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 184


 6645              		.loc 1 3724 5
 6646 0012 044B     		ldr	r3, .L540
 6647 0014 4FF40072 		mov	r2, #512
 6648 0018 9A66     		str	r2, [r3, #104]
3725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
3727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 6649              		.loc 1 3727 5
 6650 001a FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 6651              	.L539:
3728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6652              		.loc 1 3730 1
 6653 001e 00BF     		nop
 6654 0020 80BD     		pop	{r7, pc}
 6655              	.L541:
 6656 0022 00BF     		.align	2
 6657              	.L540:
 6658 0024 00440258 		.word	1476543488
 6659              		.cfi_endproc
 6660              	.LFE170:
 6662              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 6663              		.align	1
 6664              		.weak	HAL_RCCEx_LSECSS_Callback
 6665              		.syntax unified
 6666              		.thumb
 6667              		.thumb_func
 6669              	HAL_RCCEx_LSECSS_Callback:
 6670              	.LFB171:
3731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
3734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
3737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6671              		.loc 1 3737 1
 6672              		.cfi_startproc
 6673              		@ args = 0, pretend = 0, frame = 0
 6674              		@ frame_needed = 1, uses_anonymous_args = 0
 6675              		@ link register save eliminated.
 6676 0000 80B4     		push	{r7}
 6677              	.LCFI128:
 6678              		.cfi_def_cfa_offset 4
 6679              		.cfi_offset 7, -4
 6680 0002 00AF     		add	r7, sp, #0
 6681              	.LCFI129:
 6682              		.cfi_def_cfa_register 7
3738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
3740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6683              		.loc 1 3741 1
 6684 0004 00BF     		nop
 6685 0006 BD46     		mov	sp, r7
 6686              	.LCFI130:
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 185


 6687              		.cfi_def_cfa_register 13
 6688              		@ sp needed
 6689 0008 5DF8047B 		ldr	r7, [sp], #4
 6690              	.LCFI131:
 6691              		.cfi_restore 7
 6692              		.cfi_def_cfa_offset 0
 6693 000c 7047     		bx	lr
 6694              		.cfi_endproc
 6695              	.LFE171:
 6697              		.text
 6698              	.Letext0:
 6699              		.file 2 "e:\\user\\bigai\\gcc_arm_none_eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 6700              		.file 3 "e:\\user\\bigai\\gcc_arm_none_eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 6701              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 6702              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 6703              		.file 6 "e:\\user\\bigai\\gcc_arm_none_eabi\\arm-none-eabi\\include\\math.h"
 6704              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 6705              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 186


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_rcc_ex.c
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:19     .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:25     .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6163   .text.RCCEx_PLL2_Config:00000000 RCCEx_PLL2_Config
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6393   .text.RCCEx_PLL3_Config:00000000 RCCEx_PLL3_Config
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:153    .text.HAL_RCCEx_PeriphCLKConfig:000000b8 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:158    .text.HAL_RCCEx_PeriphCLKConfig:000000cc $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:477    .text.HAL_RCCEx_PeriphCLKConfig:000002d8 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:480    .text.HAL_RCCEx_PeriphCLKConfig:000002dc $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:868    .text.HAL_RCCEx_PeriphCLKConfig:00000564 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:876    .text.HAL_RCCEx_PeriphCLKConfig:00000574 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:879    .text.HAL_RCCEx_PeriphCLKConfig:00000578 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1115   .text.HAL_RCCEx_PeriphCLKConfig:000006f4 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1156   .text.HAL_RCCEx_PeriphCLKConfig:00000798 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1226   .text.HAL_RCCEx_PeriphCLKConfig:000007fc $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1232   .text.HAL_RCCEx_PeriphCLKConfig:00000814 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1264   .text.HAL_RCCEx_PeriphCLKConfig:00000840 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1269   .text.HAL_RCCEx_PeriphCLKConfig:0000084c $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1308   .text.HAL_RCCEx_PeriphCLKConfig:00000888 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1314   .text.HAL_RCCEx_PeriphCLKConfig:000008a0 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1646   .text.HAL_RCCEx_PeriphCLKConfig:00000ad4 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:1649   .text.HAL_RCCEx_PeriphCLKConfig:00000ad8 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2022   .text.HAL_RCCEx_PeriphCLKConfig:00000d34 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2025   .text.HAL_RCCEx_PeriphCLKConfig:00000d38 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2144   .text.HAL_RCCEx_PeriphCLKConfig:00000df0 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2149   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2155   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 HAL_RCCEx_GetPeriphCLKConfig
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2566   .text.HAL_RCCEx_GetPeriphCLKConfig:00000294 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2572   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2578   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 HAL_RCCEx_GetPeriphCLKFreq
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2614   .text.HAL_RCCEx_GetPeriphCLKFreq:00000028 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2619   .text.HAL_RCCEx_GetPeriphCLKFreq:0000003c $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:4668   .text.HAL_RCCEx_GetPLL1ClockFreq:00000000 HAL_RCCEx_GetPLL1ClockFreq
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3960   .text.HAL_RCCEx_GetPLL2ClockFreq:00000000 HAL_RCCEx_GetPLL2ClockFreq
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:4314   .text.HAL_RCCEx_GetPLL3ClockFreq:00000000 HAL_RCCEx_GetPLL3ClockFreq
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2960   .text.HAL_RCCEx_GetPeriphCLKFreq:00000268 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:2967   .text.HAL_RCCEx_GetPeriphCLKFreq:0000027c $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3336   .text.HAL_RCCEx_GetPeriphCLKFreq:000004fc $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3343   .text.HAL_RCCEx_GetPeriphCLKFreq:00000510 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3912   .text.HAL_RCCEx_GetD3PCLK1Freq:00000000 HAL_RCCEx_GetD3PCLK1Freq
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3732   .text.HAL_RCCEx_GetPeriphCLKFreq:0000078c $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3738   .text.HAL_RCCEx_GetPeriphCLKFreq:0000079c $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3852   .text.HAL_RCCEx_GetPeriphCLKFreq:00000844 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3858   .text.HAL_RCCEx_GetD1PCLK1Freq:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3864   .text.HAL_RCCEx_GetD1PCLK1Freq:00000000 HAL_RCCEx_GetD1PCLK1Freq
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3900   .text.HAL_RCCEx_GetD1PCLK1Freq:00000024 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3906   .text.HAL_RCCEx_GetD3PCLK1Freq:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3948   .text.HAL_RCCEx_GetD3PCLK1Freq:00000024 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:3954   .text.HAL_RCCEx_GetPLL2ClockFreq:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:4298   .text.HAL_RCCEx_GetPLL2ClockFreq:00000290 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:4308   .text.HAL_RCCEx_GetPLL3ClockFreq:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:4652   .text.HAL_RCCEx_GetPLL3ClockFreq:00000290 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:4662   .text.HAL_RCCEx_GetPLL1ClockFreq:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5004   .text.HAL_RCCEx_GetPLL1ClockFreq:0000028c $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5014   .text.HAL_RCCEx_GetD1SysClockFreq:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5020   .text.HAL_RCCEx_GetD1SysClockFreq:00000000 HAL_RCCEx_GetD1SysClockFreq
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 187


C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5089   .text.HAL_RCCEx_GetD1SysClockFreq:00000050 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5097   .text.HAL_RCCEx_EnableLSECSS:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5103   .text.HAL_RCCEx_EnableLSECSS:00000000 HAL_RCCEx_EnableLSECSS
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5137   .text.HAL_RCCEx_EnableLSECSS:0000001c $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5142   .text.HAL_RCCEx_DisableLSECSS:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5148   .text.HAL_RCCEx_DisableLSECSS:00000000 HAL_RCCEx_DisableLSECSS
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5188   .text.HAL_RCCEx_DisableLSECSS:00000028 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5193   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5199   .text.HAL_RCCEx_EnableLSECSS_IT:00000000 HAL_RCCEx_EnableLSECSS_IT
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5251   .text.HAL_RCCEx_EnableLSECSS_IT:0000004c $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5256   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5262   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000000 HAL_RCCEx_WakeUpStopCLKConfig
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5305   .text.HAL_RCCEx_WakeUpStopCLKConfig:00000024 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5310   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5316   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:00000000 HAL_RCCEx_KerWakeUpStopCLKConfig
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5359   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:00000024 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5364   .text.HAL_RCCEx_WWDGxSysResetConfig:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5370   .text.HAL_RCCEx_WWDGxSysResetConfig:00000000 HAL_RCCEx_WWDGxSysResetConfig
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5412   .text.HAL_RCCEx_WWDGxSysResetConfig:00000024 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5417   .text.HAL_RCCEx_CRSConfig:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5423   .text.HAL_RCCEx_CRSConfig:00000000 HAL_RCCEx_CRSConfig
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5541   .text.HAL_RCCEx_CRSConfig:000000a4 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5547   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5553   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:00000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5587   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000001c $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5592   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5598   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000000 HAL_RCCEx_CRSGetSynchronizationInfo
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5667   .text.HAL_RCCEx_CRSGetSynchronizationInfo:00000044 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5672   .text.HAL_RCCEx_CRSWaitSynchronization:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5678   .text.HAL_RCCEx_CRSWaitSynchronization:00000000 HAL_RCCEx_CRSWaitSynchronization
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5837   .text.HAL_RCCEx_CRSWaitSynchronization:000000e0 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5842   .text.HAL_RCCEx_CRS_IRQHandler:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:5848   .text.HAL_RCCEx_CRS_IRQHandler:00000000 HAL_RCCEx_CRS_IRQHandler
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6017   .text.HAL_RCCEx_CRS_SyncOkCallback:00000000 HAL_RCCEx_CRS_SyncOkCallback
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6052   .text.HAL_RCCEx_CRS_SyncWarnCallback:00000000 HAL_RCCEx_CRS_SyncWarnCallback
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6087   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:00000000 HAL_RCCEx_CRS_ExpectedSyncCallback
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6122   .text.HAL_RCCEx_CRS_ErrorCallback:00000000 HAL_RCCEx_CRS_ErrorCallback
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6006   .text.HAL_RCCEx_CRS_IRQHandler:000000d8 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6011   .text.HAL_RCCEx_CRS_SyncOkCallback:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6046   .text.HAL_RCCEx_CRS_SyncWarnCallback:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6081   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6116   .text.HAL_RCCEx_CRS_ErrorCallback:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6158   .text.RCCEx_PLL2_Config:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6382   .text.RCCEx_PLL2_Config:0000015c $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6388   .text.RCCEx_PLL3_Config:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6612   .text.RCCEx_PLL3_Config:0000015c $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6618   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 $t
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6624   .text.HAL_RCCEx_LSECSS_IRQHandler:00000000 HAL_RCCEx_LSECSS_IRQHandler
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6669   .text.HAL_RCCEx_LSECSS_Callback:00000000 HAL_RCCEx_LSECSS_Callback
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6658   .text.HAL_RCCEx_LSECSS_IRQHandler:00000024 $d
C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s:6663   .text.HAL_RCCEx_LSECSS_Callback:00000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetHCLKFreq
D1CorePrescTable
HAL_RCC_GetSysClockFreq
ARM GAS  C:\Users\Su\AppData\Local\Temp\ccNgqPbO.s 			page 188


SystemD2Clock
SystemCoreClock
HAL_GetREVID
