

================================================================
== Vivado HLS Report for 'fft_config1_s'
================================================================
* Date:           Fri Jan  8 20:55:08 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.000 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3195|     3195| 31.950 us | 31.950 us |  3195|  3195|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|     12|    9883|   7835|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|     12|    9883|   7835|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      5|       9|     14|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_ce                     |  in |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   fft<config1>   | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |   fft<config1>   | return value |
|xn_dout                   |  in |   32|   ap_fifo  |        xn        |    pointer   |
|xn_empty_n                |  in |    1|   ap_fifo  |        xn        |    pointer   |
|xn_read                   | out |    1|   ap_fifo  |        xn        |    pointer   |
|xk_din                    | out |   32|   ap_fifo  |        xk        |    pointer   |
|xk_full_n                 |  in |    1|   ap_fifo  |        xk        |    pointer   |
|xk_write                  | out |    1|   ap_fifo  |        xk        |    pointer   |
|status_data_V_din         | out |    8|   ap_fifo  |   status_data_V  |    pointer   |
|status_data_V_full_n      |  in |    1|   ap_fifo  |   status_data_V  |    pointer   |
|status_data_V_write       | out |    1|   ap_fifo  |   status_data_V  |    pointer   |
|config_ch_data_V_dout     |  in |   16|   ap_fifo  | config_ch_data_V |    pointer   |
|config_ch_data_V_empty_n  |  in |    1|   ap_fifo  | config_ch_data_V |    pointer   |
|config_ch_data_V_read     | out |    1|   ap_fifo  | config_ch_data_V |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 1
HasImplIP: 1
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 0
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 

* FSM state operations: 


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ status_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ config_ch_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="status_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="status_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="config_ch_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_ch_data_V"/></StgValue>
</bind>
</comp>

</comp_list>

<net_list>
</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
