I 000055 55 2873          1460403826836 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1460403826836 2016.04.11 22:43:46)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460403627665)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 22))))))
    (_variable (_internal litere alfabet 0 18 (_process 0 ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2924          1460403932306 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1460403932305 2016.04.11 22:45:32)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460403627665)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 23))))))
    (_variable (_internal litere alfabet 0 18 (_process 0 ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2932          1460404040908 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1460404040907 2016.04.11 22:47:20)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460403627665)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 23))))))
    (_variable (_internal litere alfabet 0 18 (_process 0 ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000052 55 1437          1460404214485 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460404214484 2016.04.11 22:50:14)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460404208313)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 1639          1460404621971 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460404621970 2016.04.11 22:57:01)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460404208313)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000055 55 2932          1460404628659 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1460404628658 2016.04.11 22:57:08)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460403627665)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 23))))))
    (_variable (_internal litere alfabet 0 18 (_process 0 ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000052 55 1639          1460404648002 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460404648001 2016.04.11 22:57:28)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460404208313)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000052 55 3451          1460405101012 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460405101011 2016.04.11 23:05:01)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460404208313)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 25 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(catod))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 26 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(catod))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 27 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(catod))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 28 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(catod))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000055 55 2932          1460439364455 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1460439364454 2016.04.12 08:36:04)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460403627665)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000051 55 2924          1460439500910 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460439500909 2016.04.12 08:38:20)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460403627665)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000052 55 2578          1460440131140 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460440131139 2016.04.12 08:48:51)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460404208313)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 25 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(catod))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000051 55 2912          1460441517381 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460441517380 2016.04.12 09:11:57)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460403627665)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000052 55 2566          1460441904520 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460441904519 2016.04.12 09:18:24)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{6~downto~0}~13 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 25 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(catod))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__26(_architecture 0 0 26 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 3 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000051 55 2900          1460459605559 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460459605559 2016.04.12 14:13:25)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000051 55 2900          1460459614749 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460459614749 2016.04.12 14:13:34)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000051 55 2900          1460459622928 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460459622928 2016.04.12 14:13:42)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000051 55 2900          1460459656714 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460459656713 2016.04.12 14:14:16)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000051 55 2900          1460459669635 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460459669634 2016.04.12 14:14:29)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000051 55 2900          1460459676745 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460459676744 2016.04.12 14:14:36)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000051 55 2900          1460459790573 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460459790572 2016.04.12 14:16:30)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000052 55 2554          1460569576073 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460569576072 2016.04.13 20:46:16)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 17 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 26 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(catod))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__25(_architecture 0 0 25 (_assignment (_simple)(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 3 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000055 55 1934          1460570156347 comportamental
(_unit VHDL (dmux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460570156347 2016.04.13 20:55:56)
  (_source (\./src/DMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570156239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal numar ~std_logic_vector{2~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((nr_animatie_enable)(numar)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000046 55 3781          1460570973225 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 12 ))
  (_version v33)
  (_time 1460570973224 2016.04.13 21:09:33)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 18 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 32 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 33 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 3789          1460571910621 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1460571910621 2016.04.13 21:25:10)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571910544)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 15)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 9)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim2 1 -1
  )
)
I 000046 55 3789          1460571912028 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1460571912027 2016.04.13 21:25:12)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571911889)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim3 1 -1
  )
)
I 000046 55 3781          1460571912919 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460571912918 2016.04.13 21:25:12)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 3789          1460571913450 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1460571913449 2016.04.13 21:25:13)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571913388)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim1 1 -1
  )
)
I 000046 55 3788          1460571914700 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1460571914699 2016.04.13 21:25:14)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571914654)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim4 1 -1
  )
)
I 000046 55 3788          1460571915325 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1460571915324 2016.04.13 21:25:15)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915294)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim5 1 -1
  )
)
I 000046 55 3787          1460571915933 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1460571915932 2016.04.13 21:25:15)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915898)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim6 1 -1
  )
)
I 000052 55 11200         1460572409824 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460572409823 2016.04.13 21:33:29)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1328 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1348 0 65 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1358 0 72 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1368 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 87 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 88 (_component animatie1 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 89 (_component animatie2 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 90 (_component animatie3 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 91 (_component animatie4 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 92 (_component animatie5 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 93 (_component animatie6 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0)(1))(_read(4)(6)(7)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000046 55 3781          1460572917297 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460572917312 2016.04.13 21:41:57)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 3789          1460572921266 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1460572921265 2016.04.13 21:42:01)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571913388)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 1 -1
  )
)
I 000046 55 3788          1460572922501 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1460572922500 2016.04.13 21:42:02)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571914654)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
  )
  (_model . anim4 1 -1
  )
)
I 000046 55 3788          1460572923876 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1460572923875 2016.04.13 21:42:03)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915294)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
  )
  (_model . anim5 1 -1
  )
)
I 000046 55 3789          1460572924782 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1460572924781 2016.04.13 21:42:04)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571910544)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 15)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 9)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
  )
  (_model . anim2 1 -1
  )
)
I 000046 55 3789          1460572925688 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1460572925687 2016.04.13 21:42:05)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571911889)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
  )
  (_model . anim3 1 -1
  )
)
I 000052 55 6106          1460572926563 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460572926562 2016.04.13 21:42:06)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 87 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0))(_read(4)(6)(7)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000051 55 2900          1460572927782 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460572927781 2016.04.13 21:42:07)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(3))(_sensitivity(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000055 55 1934          1460572928704 comportamental
(_unit VHDL (dmux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460572928703 2016.04.13 21:42:08)
  (_source (\./src/DMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570156239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal numar ~std_logic_vector{2~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((nr_animatie_enable)(numar)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000046 55 3787          1460572929626 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1460572929625 2016.04.13 21:42:09)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915898)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 34 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
  )
  (_model . anim6 1 -1
  )
)
I 000046 55 3781          1460575132703 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460575132702 2016.04.13 22:18:52)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 3789          1460575133656 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1460575133655 2016.04.13 22:18:53)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571913388)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 1 -1
  )
)
I 000046 55 3788          1460575134531 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1460575134530 2016.04.13 22:18:54)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571914654)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
  )
  (_model . anim4 1 -1
  )
)
I 000046 55 3788          1460575135187 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1460575135186 2016.04.13 22:18:55)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915294)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
  )
  (_model . anim5 1 -1
  )
)
I 000046 55 3789          1460575136094 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1460575136093 2016.04.13 22:18:56)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571910544)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 15)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 9)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
  )
  (_model . anim2 1 -1
  )
)
I 000046 55 3789          1460575136984 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1460575136983 2016.04.13 22:18:56)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571911889)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
  )
  (_model . anim3 1 -1
  )
)
I 000046 55 3787          1460575137547 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1460575137546 2016.04.13 22:18:57)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915898)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
  )
  (_model . anim6 1 -1
  )
)
I 000052 55 11217         1460575317835 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460575317835 2016.04.13 22:21:57)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1328 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1348 0 65 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1358 0 72 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1368 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 87 (_component animatie0 )
    (_port
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 88 (_component animatie1 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 89 (_component animatie2 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 90 (_component animatie3 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 91 (_component animatie4 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 92 (_component animatie5 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 93 (_component animatie6 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(2)(3))(_sensitivity(0)(1))(_read(4)(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6123          1460575454786 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460575454785 2016.04.13 22:24:14)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 87 (_component animatie0 )
    (_port
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(3)(2))(_sensitivity(1)(0))(_read(4)(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6123          1460575654926 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460575654926 2016.04.13 22:27:34)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 87 (_component animatie0 )
    (_port
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(3)(2))(_sensitivity(4)(1)(0))(_read(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000051 55 2910          1460577160455 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460577160454 2016.04.13 22:52:40)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000046 55 3781          1460577161033 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460577161032 2016.04.13 22:52:41)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 35 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 3881          1460577383097 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460577383096 2016.04.13 22:56:23)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6)(3)(5)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 3881          1460577499300 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460577499299 2016.04.13 22:58:19)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6)(5)(4)(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 4826          1460577639080 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460577639080 2016.04.13 23:00:39)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~138 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 44 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal seg1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal seg2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal seg3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal seg4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(1)(0)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((lit1)(seg1)))(_target(2))(_sensitivity(7)))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((lit2)(seg2)))(_target(3))(_sensitivity(8)))))
      (line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((lit3)(seg3)))(_target(4))(_sensitivity(9)))))
      (line__49(_architecture 4 0 49 (_assignment (_simple)(_alias((lit4)(seg4)))(_target(5))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim0 5 -1
  )
)
I 000046 55 4826          1460577894987 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460577894986 2016.04.13 23:04:54)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~138 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 44 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal seg1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal seg2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal seg3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal seg4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(0)(1)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((lit1)(seg1)))(_target(2))(_sensitivity(7)))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((lit2)(seg2)))(_target(3))(_sensitivity(8)))))
      (line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((lit3)(seg3)))(_target(4))(_sensitivity(9)))))
      (line__49(_architecture 4 0 49 (_assignment (_simple)(_alias((lit4)(seg4)))(_target(5))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim0 5 -1
  )
)
I 000046 55 4910          1460578023940 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460578023940 2016.04.13 23:07:03)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~138 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 44 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(seg4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal seg1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6)(7)(8)(9)(10))(_sensitivity(0)(1)))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_alias((lit1)(seg1)))(_target(2))(_sensitivity(7)))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_alias((lit2)(seg2)))(_target(3))(_sensitivity(8)))))
      (line__48(_architecture 3 0 48 (_assignment (_simple)(_alias((lit3)(seg3)))(_target(4))(_sensitivity(9)))))
      (line__49(_architecture 4 0 49 (_assignment (_simple)(_alias((lit4)(seg4)))(_target(5))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim0 5 -1
  )
)
I 000046 55 4348          1460578123049 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460578123049 2016.04.13 23:08:43)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~138 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal seg1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 3889          1460578711576 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1460578711575 2016.04.13 23:18:31)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571913388)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6)(4)(3)(2)(5))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim1 1 -1
  )
)
I 000046 55 3889          1460578712451 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1460578712450 2016.04.13 23:18:32)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571910544)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 15)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 9)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(2)(3)(4)(5)(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim2 1 -1
  )
)
I 000046 55 3889          1460578713044 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1460578713043 2016.04.13 23:18:33)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571911889)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6)(2)(3)(4)(5))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim3 1 -1
  )
)
I 000046 55 3888          1460578713904 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1460578713903 2016.04.13 23:18:33)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571914654)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3)(4)(2)(5)(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim4 1 -1
  )
)
I 000046 55 3888          1460578714701 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1460578714700 2016.04.13 23:18:34)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915294)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6)(3)(5)(2)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim5 1 -1
  )
)
I 000046 55 3887          1460578715576 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1460578715575 2016.04.13 23:18:35)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915898)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 43 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6)(3)(4)(2)(5))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
  )
  (_model . anim6 1 -1
  )
)
I 000046 55 4348          1460578751060 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460578751059 2016.04.13 23:19:11)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~138 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal seg1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 3789          1460578751982 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1460578751981 2016.04.13 23:19:11)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571913388)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 1 -1
  )
)
I 000046 55 3789          1460578752466 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1460578752465 2016.04.13 23:19:12)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571910544)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 15)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 9)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
  )
  (_model . anim2 1 -1
  )
)
I 000046 55 3789          1460578752951 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1460578752950 2016.04.13 23:19:12)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571911889)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
  )
  (_model . anim3 1 -1
  )
)
I 000046 55 3788          1460578753872 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1460578753871 2016.04.13 23:19:13)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571914654)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
  )
  (_model . anim4 1 -1
  )
)
I 000046 55 3788          1460578754497 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1460578754496 2016.04.13 23:19:14)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915294)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
  )
  (_model . anim5 1 -1
  )
)
I 000046 55 3787          1460578755794 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1460578755793 2016.04.13 23:19:15)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915898)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
  )
  (_model . anim6 1 -1
  )
)
V 000055 55 1580          1460611498403 comportamental
(_unit VHDL (dmux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460611498403 2016.04.14 08:24:58)
  (_source (\./src/DMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570156239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000052 55 5606          1460611767438 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460611767438 2016.04.14 08:29:27)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 85 (_component animatie0 )
    (_port
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__93(_architecture 0 0 93 (_process (_simple)(_target(4)(2)(3))(_sensitivity(4)(1)(0))(_read(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000046 55 4356          1460614392197 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460614392196 2016.04.14 09:13:12)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~138 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal seg1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal seg4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~138 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000052 55 10700         1460614422666 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460614422665 2016.04.14 09:13:42)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1326 0 46 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1328 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1336 0 53 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1338 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1346 0 60 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1348 0 65 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1356 0 67 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1358 0 72 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1366 0 74 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1368 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1376 0 81 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 85 (_component animatie0 )
    (_port
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 86 (_component animatie1 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 87 (_component animatie2 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 88 (_component animatie3 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 89 (_component animatie4 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 90 (_component animatie5 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 91 (_component animatie6 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__93(_architecture 0 0 93 (_process (_simple)(_target(4)(2)(3))(_sensitivity(4)(0)(1))(_read(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 5606          1460614675703 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460614675702 2016.04.14 09:17:55)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 85 (_component animatie0 )
    (_port
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__93(_architecture 0 0 93 (_process (_simple)(_target(4)(3)(2))(_sensitivity(4)(0)(1))(_read(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6117          1460615254970 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460615254969 2016.04.14 09:27:34)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 87 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(3)(2))(_sensitivity(4)(1)(0))(_read(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6117          1460615841957 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460615841972 2016.04.14 09:37:21)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 87 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(2)(3))(_sensitivity(4)(5)(0))(_read(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000055 55 1474          1460616525969 comportamental
(_unit VHDL (divizor_de_frecventa_main 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1460616525969 2016.04.14 09:48:45)
  (_source (\./src/divizor_de_frecventa_main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460616525814)
    (_use )
  )
  (_object
    (_port (_internal clk_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~26}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 26))))))
    (_variable (_internal counter ~std_logic_vector{0~to~26}~13 0 18 (_process 0 ((_others(i 2))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000052 55 6895          1460616635423 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460616635422 2016.04.14 09:50:35)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (divizor_de_frecventa_main
      (_object
        (_port (_internal clk_in ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal clk_out ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation DF 0 94 (_component divizor_de_frecventa_main )
    (_port
      ((clk_in)(CLK))
      ((reset)((i 2)))
      ((clk_out)(new_CLK))
    )
    (_use (_entity . divizor_de_frecventa_main)
      (_port
        ((clk_in)(clk_in))
        ((reset)(reset))
        ((clk_out)(clk_out))
      )
    )
  )
  (_instantiation D 0 95 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(new_CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 96 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(new_CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal new_CLK ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(4)(3)(2))(_sensitivity(4)(5)(0))(_read(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000051 55 2910          1460617207876 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460617207875 2016.04.14 10:00:07)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000052 55 6117          1460650854262 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460650854261 2016.04.14 19:20:54)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 86 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(3)(2))(_sensitivity(4)(5)(0))(_read(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6117          1460651094246 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460651094246 2016.04.14 19:24:54)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 86 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal p ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(2)(3))(_sensitivity(4)(5)(0))(_read(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6103          1460659063685 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460659063686 2016.04.14 21:37:43)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 31 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 84 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 85 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 66 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 80 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 95 (_process 0 ((i 0)))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(2)(3))(_sensitivity(4)(0))(_read(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6103          1460659305665 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 14 ))
  (_version v33)
  (_time 1460659305665 2016.04.14 21:41:45)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 32 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 86 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 74 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 96 (_process 0 ((i 0)))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(2)(3))(_sensitivity(4)(0))(_read(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6103          1460659672598 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460659672598 2016.04.14 21:47:52)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 31 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 84 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 85 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 66 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 80 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 95 (_process 0 ((i 0)))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(3)(2))(_sensitivity(4)(0))(_read(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6103          1460659684966 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460659684966 2016.04.14 21:48:04)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 31 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 84 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 85 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)(CLK))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 66 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 80 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 95 (_process 0 ((i 0)))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(3)(2))(_sensitivity(4)(0))(_read(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000046 55 3789          1460659992653 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460659992653 2016.04.14 21:53:12)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000052 55 6280          1460660024980 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460660024981 2016.04.14 21:53:44)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 31 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 84 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 85 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)((i 3)))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
      (_port
        ((enable_in)(enable_in))
        ((CLK)(CLK))
        ((lit1)(lit1))
        ((lit2)(lit2))
        ((lit3)(lit3))
        ((lit4)(lit4))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 66 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 80 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 95 (_process 0 ((i 0)))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(2)(3))(_sensitivity(4)(0))(_read(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 6647          1460660433763 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460660433763 2016.04.14 22:00:33)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (dmux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~136 0 31 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1316 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation D 0 85 (_component dmux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((nr_animatie_enable)(enable))
    )
    (_use (_entity . dmux)
    )
  )
  (_instantiation A0 0 86 (_component animatie0 )
    (_port
      ((enable_in)(enable))
      ((CLK)((i 3)))
      ((lit1)(litera1))
      ((lit2)(litera2))
      ((lit3)(litera3))
      ((lit4)(litera4))
    )
    (_use (_entity . animatie0)
      (_port
        ((enable_in)(enable_in))
        ((CLK)(CLK))
        ((lit1)(lit1))
        ((lit2)(lit2))
        ((lit3)(lit3))
        ((lit4)(lit4))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 66 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1368 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1376 0 80 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 83 (_architecture (_uni ))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 96 (_process 0 ((i 0)))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(9)(3)(2))(_sensitivity(4)(0))(_read(5)(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000055 55 1578          1460743263129 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460743263129 2016.04.15 21:01:03)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460743263049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000052 55 3232          1460745186198 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460745186198 2016.04.15 21:33:06)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 34 (_architecture (_uni ))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (2 3 3 2 2 2 3 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (3 3 2 3 )
    (3 2 2 2 2 3 2 )
    (3 3 3 2 )
    (2 3 3 2 2 2 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000051 55 2903          1460745934590 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460745934589 2016.04.15 21:45:34)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000046 55 3789          1460745935292 anim0
(_unit VHDL (animatie0 0 6 (anim0 0 14 ))
  (_version v33)
  (_time 1460745935291 2016.04.15 21:45:35)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460570915100)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 9 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 3789          1460745935931 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1460745935930 2016.04.15 21:45:35)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571913388)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 1 -1
  )
)
I 000046 55 3789          1460745936563 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1460745936562 2016.04.15 21:45:36)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571910544)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 15)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 9)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
  )
  (_model . anim2 1 -1
  )
)
I 000046 55 3789          1460745937188 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1460745937188 2016.04.15 21:45:37)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571911889)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
  )
  (_model . anim3 1 -1
  )
)
I 000046 55 3788          1460745937828 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1460745937827 2016.04.15 21:45:37)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571914654)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
  )
  (_model . anim4 1 -1
  )
)
I 000046 55 3788          1460745938449 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1460745938448 2016.04.15 21:45:38)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915294)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
  )
  (_model . anim5 1 -1
  )
)
I 000046 55 3787          1460745939110 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1460745939110 2016.04.15 21:45:39)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460571915898)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 20 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 36 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~126 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
  )
  (_model . anim6 1 -1
  )
)
I 000055 55 3353          1460745939719 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460745939719 2016.04.15 21:45:39)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460743263049)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal nr_animatie_enable ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1318 0 25 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1328 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1330 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1338 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1340 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1348 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1358 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1360 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1368 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__64(_architecture 0 0 64 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000052 55 3232          1460745940364 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460745940364 2016.04.15 21:45:40)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal enable ~std_logic_vector{2~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 34 (_architecture (_uni ))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 47 (_process 0 ((i 0)))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(3)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (2 3 3 2 2 2 3 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (3 3 2 3 )
    (3 2 2 2 2 3 2 )
    (3 3 3 2 )
    (2 3 3 2 2 2 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000052 55 3728          1460746563767 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460746563767 2016.04.15 21:56:03)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~132 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation M 0 35 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant)(litere_cuv))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal litere_cuv ~std_logic_vector{27~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 33 (_architecture (_uni ))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 38 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{27{27~downto~21}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 21))))))
    (_type (_internal ~std_logic_vector{27{20~downto~14}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 14))))))
    (_type (_internal ~std_logic_vector{27{13~downto~7}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 7))))))
    (_type (_internal ~std_logic_vector{27{6~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(4(d_6_0))(4(d_13_7))(4(d_20_14))(4(d_27_21))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000055 55 2989          1460746617310 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460746617309 2016.04.15 21:56:57)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 25 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 2895          1460747794602 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460747794602 2016.04.15 22:16:34)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal litere_cuv ~std_logic_vector{27~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 33 (_architecture (_uni ))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 38 (_process 0 ((i 0)))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(5)(2)(3))(_sensitivity(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 2 2 3 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (3 3 2 3 )
    (3 2 2 2 2 3 2 )
    (3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000046 55 4200          1460748887568 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 14 ))
  (_version v33)
  (_time 1460748887568 2016.04.15 22:34:47)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460748857456)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((cuvant_anim0)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 2 -1
  )
)
I 000051 55 2903          1460749333942 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460749333942 2016.04.15 22:42:13)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000046 55 4200          1460749334601 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 14 ))
  (_version v33)
  (_time 1460749334600 2016.04.15 22:42:14)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460748857456)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((cuvant_anim0)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 2 -1
  )
)
I 000046 55 4179          1460749335984 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1460749335983 2016.04.15 22:42:15)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749335922)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{0~to~6}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 2 -1
  )
)
I 000046 55 4194          1460749336676 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1460749336675 2016.04.15 22:42:16)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749336636)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim3)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
  )
  (_model . anim3 2 -1
  )
)
I 000046 55 4193          1460749337281 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1460749337281 2016.04.15 22:42:17)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
  )
  (_model . anim4 2 -1
  )
)
I 000046 55 4193          1460749337892 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1460749337891 2016.04.15 22:42:17)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
  )
  (_model . anim5 2 -1
  )
)
I 000046 55 4192          1460749338619 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1460749338618 2016.04.15 22:42:18)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
  )
  (_model . anim6 2 -1
  )
)
I 000055 55 2989          1460749339211 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460749339210 2016.04.15 22:42:19)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 25 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1326 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1328 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1336 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1346 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1348 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1356 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1358 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1366 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 2641          1460749339249 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460749339248 2016.04.15 22:42:19)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal litere_cuv ~std_logic_vector{27~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 24 (_architecture (_uni ))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 29 (_process 0 ((i 0)))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(2)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (2 3 3 2 2 2 3 )
    (3 2 3 3 )
    (2 2 2 2 2 2 3 )
    (3 3 3 3 )
    (3 3 2 3 )
    (3 2 2 2 2 3 2 )
    (3 3 3 2 )
    (2 3 3 2 2 2 2 )
  )
  (_model . arh_reclama 1 -1
  )
)
I 000046 55 4194          1460749415851 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1460749415850 2016.04.15 22:43:35)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 15)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 9)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
  )
  (_model . anim2 2 -1
  )
)
I 000046 55 4193          1460750091934 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1460750091935 2016.04.15 22:54:51)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
  )
  (_model . anim4 2 -1
  )
)
I 000046 55 4193          1460750096436 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1460750096436 2016.04.15 22:54:56)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
  )
  (_model . anim5 2 -1
  )
)
I 000046 55 4194          1460750098862 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1460750098863 2016.04.15 22:54:58)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 15)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 9)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
  )
  (_model . anim2 2 -1
  )
)
I 000046 55 4194          1460750101419 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1460750101419 2016.04.15 22:55:01)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749336636)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim3)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
  )
  (_model . anim3 2 -1
  )
)
I 000046 55 4200          1460750103909 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 14 ))
  (_version v33)
  (_time 1460750103909 2016.04.15 22:55:03)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460748857456)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((cuvant_anim0)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 2 -1
  )
)
I 000046 55 4194          1460750106368 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1460750106368 2016.04.15 22:55:06)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460750106314)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 2 -1
  )
)
V 000051 55 2903          1460750109024 structural
(_unit VHDL (memorie_rom 0 6 (structural 0 14 ))
  (_version v33)
  (_time 1460750109024 2016.04.15 22:55:09)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000046 55 4192          1460750111505 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1460750111506 2016.04.15 22:55:11)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
  )
  (_model . anim6 2 -1
  )
)
I 000055 55 7155          1460750114008 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460750114008 2016.04.15 22:55:14)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1316 0 46 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1320 0 53 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1322 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 67 (_component animatie0 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuvant_rezultat(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 68 (_component animatie1 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuvant_rezultat(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 69 (_component animatie2 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuvant_rezultat(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 70 (_component animatie3 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuvant_rezultat(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 71 (_component animatie4 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuvant_rezultat(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 72 (_component animatie5 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuvant_rezultat(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 73 (_component animatie6 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuvant_rezultat(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1326 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 63 (_array ~std_logic_vector{27~downto~0}~1326 ((_to (i 0)(i 6))))))
    (_signal (_internal cuvant_rezultat matrice 0 64 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 7155          1460750137320 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460750137320 2016.04.15 22:55:37)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1316 0 46 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1320 0 53 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1322 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 67 (_component animatie0 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuvant_rezultat(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 68 (_component animatie1 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuvant_rezultat(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 69 (_component animatie2 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuvant_rezultat(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 70 (_component animatie3 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuvant_rezultat(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 71 (_component animatie4 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuvant_rezultat(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 72 (_component animatie5 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuvant_rezultat(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 73 (_component animatie6 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuvant_rezultat(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1326 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 63 (_array ~std_logic_vector{27~downto~0}~1326 ((_to (i 0)(i 6))))))
    (_signal (_internal cuvant_rezultat matrice 0 64 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 4664          1460750152984 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460750152984 2016.04.15 22:55:52)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460441904411)
    (_use )
  )
  (_component
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~132 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 27 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal litere_cuv ~std_logic_vector{27~downto~0}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera0 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27{27~downto~21}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 21))))))
    (_type (_internal ~std_logic_vector{27{20~downto~14}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 14))))))
    (_type (_internal ~std_logic_vector{27{13~downto~7}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 13)(i 7))))))
    (_type (_internal ~std_logic_vector{27{6~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 35 (_process 4 ((i 0)))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_alias((litera3)(litere_cuv(d_27_21))))(_target(5))(_sensitivity(4(d_27_21))))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((litera2)(litere_cuv(d_20_14))))(_target(6))(_sensitivity(4(d_20_14))))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((litera1)(litere_cuv(d_13_7))))(_target(7))(_sensitivity(4(d_13_7))))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((litera0)(litere_cuv(d_6_0))))(_target(8))(_sensitivity(4(d_6_0))))))
      (line__34(_architecture 4 0 34 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . arh_reclama 5 -1
  )
)
I 000055 55 2911          1460830274007 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1460830274006 2016.04.16 21:11:14)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 7412          1460830680105 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1460830680104 2016.04.16 21:18:00)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1316 0 46 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1320 0 53 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1322 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 67 (_component animatie0 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuvant_rezultat(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 68 (_component animatie1 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuvant_rezultat(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 69 (_component animatie2 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuvant_rezultat(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 70 (_component animatie3 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuvant_rezultat(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 71 (_component animatie4 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuvant_rezultat(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 72 (_component animatie5 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuvant_rezultat(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 73 (_component animatie6 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuvant_rezultat(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1326 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 63 (_array ~std_logic_vector{27~downto~0}~1326 ((_to (i 0)(i 6))))))
    (_signal (_internal cuvant_rezultat matrice 0 64 (_architecture (_uni ))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(2))(_sensitivity(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000052 55 4862          1460830719964 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1460830719963 2016.04.16 21:18:39)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460830719808)
    (_use )
  )
  (_component
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 27 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal anod0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera0 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 35 (_process 4 ((i 0)))))
    (_process
      (line__29(_architecture 0 0 29 (_assignment (_simple)(_alias((litera0)(litere_cuv(t_0_6))))(_target(8))(_sensitivity(7(t_0_6))))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_7_13))))(_target(9))(_sensitivity(7(t_7_13))))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_14_20))))(_target(10))(_sensitivity(7(t_14_20))))))
      (line__32(_architecture 3 0 32 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_21_27))))(_target(11))(_sensitivity(7(t_21_27))))))
      (line__34(_architecture 4 0 34 (_process (_simple)(_target(12)(6)(4)(3)(2)(5))(_sensitivity(0))(_read(8)(9)(10)(11)(12)(4)(3)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reclama 5 -1
  )
)
I 000055 55 2715          1461045138645 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461045138645 2016.04.19 08:52:18)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461045138537)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~41}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 41))))))
    (_port (_internal cuv_in ~std_logic_vector{0~to~41}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuv_out ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 14 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 5))))))
    (_signal (_internal shift_litera litere 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_type (_internal ~std_logic_vector{0{35~to~41}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_to (i 35)(i 41))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3(5))(3(4))(3(3))(3(2))(3(1))(3(0)))(_sensitivity(0)(1))(_read(3(0))(3(5))(3(4))(3(3))(3(2))(3(1))))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((cuv_out)(shift_litera(0))(shift_litera(1))(shift_litera(2))(shift_litera(3))))(_target(2))(_sensitivity(3(3))(3(2))(3(1))(3(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 2 -1
  )
)
V 000055 55 1538          1461045675521 comportamental
(_unit VHDL (div_frecv 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1461045675520 2016.04.19 09:01:15)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461045675224)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~{{10**8}/2}~13 0 13 (_scalar (_to (i 0)(i 50000000)))))
    (_signal (_internal counter ~INTEGER~range~0~to~{{10**8}/2}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1459          1461045751662 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1461045751661 2016.04.19 09:02:31)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461045751568)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~{{10**8}/2}~13 0 13 (_scalar (_to (i 0)(i 50000000)))))
    (_signal (_internal counter ~INTEGER~range~0~to~{{10**8}/2}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((LED)(temp)))(_target(1))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 2919          1461045892209 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1461045892208 2016.04.19 09:04:52)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 6580          1461045901568 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1461045901567 2016.04.19 09:05:01)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460750106314)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal cuv_in ~std_logic_vector{0~to~41}~13 0 40 (_entity (_in ))))
        (_port (_internal cuv_out ~std_logic_vector{27~downto~0}~134 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 53 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 55 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 56 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit5))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation SR 0 63 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((cuv_in)(cuv_anim_shift))
      ((cuv_out)(cuv_anim_x))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit5 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{41~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 0))))))
    (_signal (_internal cuv_anim_shift ~std_logic_vector{41~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal cuv_anim_x ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~41}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 41))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((cuv_anim_shift)(lit1)(lit2)(lit3)(lit4)(lit5)(lit5)))(_target(10))(_sensitivity(5)(6)(7)(8)(9)))))
      (line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((cuvant_anim1)(cuv_anim_x)))(_target(2))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000052 55 4862          1461045974063 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1461045974062 2016.04.19 09:06:14)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460830719808)
    (_use )
  )
  (_component
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 28 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal anod0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera0 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 36 (_process 4 ((i 0)))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((litera0)(litere_cuv(t_0_6))))(_target(8))(_sensitivity(7(t_0_6))))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_7_13))))(_target(9))(_sensitivity(7(t_7_13))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_14_20))))(_target(10))(_sensitivity(7(t_14_20))))))
      (line__33(_architecture 3 0 33 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_21_27))))(_target(11))(_sensitivity(7(t_21_27))))))
      (line__35(_architecture 4 0 35 (_process (_simple)(_target(12)(5)(4)(3)(6)(2))(_sensitivity(0))(_read(8)(9)(10)(11)(12)(5)(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reclama 5 -1
  )
)
I 000055 55 2919          1461045974579 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1461045974578 2016.04.19 09:06:14)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 4200          1461045975141 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 14 ))
  (_version v33)
  (_time 1461045975140 2016.04.19 09:06:15)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460748857456)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((cuvant_anim0)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 2 -1
  )
)
I 000046 55 6580          1461045975688 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1461045975687 2016.04.19 09:06:15)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460750106314)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal cuv_in ~std_logic_vector{0~to~41}~13 0 40 (_entity (_in ))))
        (_port (_internal cuv_out ~std_logic_vector{27~downto~0}~134 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 53 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 55 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 56 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 10)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit5))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation SR 0 63 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((cuv_in)(cuv_anim_shift))
      ((cuv_out)(cuv_anim_x))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit5 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{41~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 41)(i 0))))))
    (_signal (_internal cuv_anim_shift ~std_logic_vector{41~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal cuv_anim_x ~std_logic_vector{27~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~41}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 41))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((cuv_anim_shift)(lit1)(lit2)(lit3)(lit4)(lit5)(lit5)))(_target(10))(_sensitivity(5)(6)(7)(8)(9)))))
      (line__65(_architecture 2 0 65 (_assignment (_simple)(_alias((cuvant_anim1)(cuv_anim_x)))(_target(2))(_sensitivity(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000046 55 4194          1461045976235 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1461045976234 2016.04.19 09:06:16)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 15)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 11)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 9)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
  )
  (_model . anim2 2 -1
  )
)
I 000046 55 4194          1461045976735 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1461045976734 2016.04.19 09:06:16)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749336636)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim3)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
  )
  (_model . anim3 2 -1
  )
)
I 000046 55 4193          1461045977235 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1461045977234 2016.04.19 09:06:17)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
  )
  (_model . anim4 2 -1
  )
)
I 000046 55 4193          1461045977782 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1461045977781 2016.04.19 09:06:17)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
  )
  (_model . anim5 2 -1
  )
)
I 000046 55 4192          1461045978344 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1461045978343 2016.04.19 09:06:18)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
  )
  (_model . anim6 2 -1
  )
)
I 000055 55 7412          1461045978891 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461045978890 2016.04.19 09:06:18)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1316 0 46 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1320 0 53 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1322 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 67 (_component animatie0 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuvant_rezultat(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 68 (_component animatie1 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuvant_rezultat(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 69 (_component animatie2 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuvant_rezultat(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 70 (_component animatie3 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuvant_rezultat(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 71 (_component animatie4 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuvant_rezultat(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 72 (_component animatie5 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuvant_rezultat(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 73 (_component animatie6 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuvant_rezultat(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1326 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 63 (_array ~std_logic_vector{27~downto~0}~1326 ((_to (i 0)(i 6))))))
    (_signal (_internal cuvant_rezultat matrice 0 64 (_architecture (_uni ))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2715          1461045979407 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461045979406 2016.04.19 09:06:19)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461045138537)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~41}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 41))))))
    (_port (_internal cuv_in ~std_logic_vector{0~to~41}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuv_out ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 14 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 5))))))
    (_signal (_internal shift_litera litere 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_type (_internal ~std_logic_vector{0{35~to~41}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_to (i 35)(i 41))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3(5))(3(4))(3(3))(3(2))(3(1))(3(0)))(_sensitivity(0)(1))(_read(3(0))(3(5))(3(4))(3(3))(3(2))(3(1))))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((cuv_out)(shift_litera(0))(shift_litera(1))(shift_litera(2))(shift_litera(3))))(_target(2))(_sensitivity(3(3))(3(2))(3(1))(3(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1459          1461045980032 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1461045980031 2016.04.19 09:06:20)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461045751568)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~{{10**8}/2}~13 0 13 (_scalar (_to (i 0)(i 50000000)))))
    (_signal (_internal counter ~INTEGER~range~0~to~{{10**8}/2}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 3))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((LED)(temp)))(_target(1))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 3739          1461047306698 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461047306697 2016.04.19 09:28:26)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461045138537)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~41}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 41))))))
    (_port (_internal cuv_in ~std_logic_vector{0~to~41}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuv_out ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 14 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 5))))))
    (_signal (_internal shift_litera litere 0 15 (_architecture (_uni ))))
    (_signal (_internal aux litere 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_type (_internal ~std_logic_vector{0{35~to~41}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 35)(i 41))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((shift_litera(0))(cuv_in(t_0_6))))(_target(3(0)))(_sensitivity(1(t_0_6))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_alias((shift_litera(1))(cuv_in(t_7_13))))(_target(3(1)))(_sensitivity(1(t_7_13))))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_alias((shift_litera(2))(cuv_in(t_14_20))))(_target(3(2)))(_sensitivity(1(t_14_20))))))
      (line__21(_architecture 3 0 21 (_assignment (_simple)(_alias((shift_litera(3))(cuv_in(t_21_27))))(_target(3(3)))(_sensitivity(1(t_21_27))))))
      (line__22(_architecture 4 0 22 (_assignment (_simple)(_alias((shift_litera(4))(cuv_in(t_28_34))))(_target(3(4)))(_sensitivity(1(t_28_34))))))
      (line__23(_architecture 5 0 23 (_assignment (_simple)(_alias((shift_litera(5))(cuv_in(t_35_41))))(_target(3(5)))(_sensitivity(1(t_35_41))))))
      (line__25(_architecture 6 0 25 (_process (_simple)(_target(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(5))(4(4))(4(3))(4(2))(4(1))(4(0)))(_sensitivity(0))(_read(3(5))(3(4))(3(3))(3(2))(3(1))(3(0))(4(0))(4(5))(4(4))(4(3))(4(2))(4(1))))))
      (line__44(_architecture 7 0 44 (_assignment (_simple)(_alias((cuv_out)(shift_litera(0))(shift_litera(1))(shift_litera(2))(shift_litera(3))))(_target(2))(_sensitivity(3(3))(3(2))(3(1))(3(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 8 -1
  )
)
I 000055 55 3600          1461047793640 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461047793639 2016.04.19 09:36:33)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461045138537)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~41}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 41))))))
    (_port (_internal cuv_in ~std_logic_vector{0~to~41}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuv_out ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 14 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 5))))))
    (_signal (_internal shift_litera litere 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_type (_internal ~std_logic_vector{0{35~to~41}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 35)(i 41))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((shift_litera(0))(cuv_in(t_0_6))))(_target(3(0)))(_sensitivity(1(t_0_6))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_alias((shift_litera(1))(cuv_in(t_7_13))))(_target(3(1)))(_sensitivity(1(t_7_13))))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_alias((shift_litera(2))(cuv_in(t_14_20))))(_target(3(2)))(_sensitivity(1(t_14_20))))))
      (line__21(_architecture 3 0 21 (_assignment (_simple)(_alias((shift_litera(3))(cuv_in(t_21_27))))(_target(3(3)))(_sensitivity(1(t_21_27))))))
      (line__22(_architecture 4 0 22 (_assignment (_simple)(_alias((shift_litera(4))(cuv_in(t_28_34))))(_target(3(4)))(_sensitivity(1(t_28_34))))))
      (line__23(_architecture 5 0 23 (_assignment (_simple)(_alias((shift_litera(5))(cuv_in(t_35_41))))(_target(3(5)))(_sensitivity(1(t_35_41))))))
      (line__25(_architecture 6 0 25 (_process (_simple)(_target(3(5))(3(4))(3(3))(3(2))(3(1))(3(0)))(_sensitivity(0))(_read(3(0))(3(5))(3(4))(3(3))(3(2))(3(1))))))
      (line__37(_architecture 7 0 37 (_assignment (_simple)(_alias((cuv_out)(shift_litera(0))(shift_litera(1))(shift_litera(2))(shift_litera(3))))(_target(2))(_sensitivity(3(3))(3(2))(3(1))(3(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 8 -1
  )
)
I 000055 55 3560          1461049944570 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461049944569 2016.04.19 10:12:24)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461045138537)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~41}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 41))))))
    (_port (_internal cuv_in ~std_logic_vector{0~to~41}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuv_out ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 14 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 5))))))
    (_signal (_internal shift_litera litere 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_type (_internal ~std_logic_vector{0{35~to~41}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 35)(i 41))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((shift_litera(0))(cuv_in(t_0_6))))(_target(3(0)))(_sensitivity(1(t_0_6))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_alias((shift_litera(1))(cuv_in(t_7_13))))(_target(3(1)))(_sensitivity(1(t_7_13))))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_alias((shift_litera(2))(cuv_in(t_14_20))))(_target(3(2)))(_sensitivity(1(t_14_20))))))
      (line__21(_architecture 3 0 21 (_assignment (_simple)(_alias((shift_litera(3))(cuv_in(t_21_27))))(_target(3(3)))(_sensitivity(1(t_21_27))))))
      (line__22(_architecture 4 0 22 (_assignment (_simple)(_alias((shift_litera(4))(cuv_in(t_28_34))))(_target(3(4)))(_sensitivity(1(t_28_34))))))
      (line__23(_architecture 5 0 23 (_assignment (_simple)(_alias((shift_litera(5))(cuv_in(t_35_41))))(_target(3(5)))(_sensitivity(1(t_35_41))))))
      (line__25(_architecture 6 0 25 (_process (_simple)(_target(3(5))(3(4))(3(3))(3(2))(3(1))(3(0)))(_sensitivity(3)(0)))))
      (line__37(_architecture 7 0 37 (_assignment (_simple)(_alias((cuv_out)(shift_litera(0))(shift_litera(1))(shift_litera(2))(shift_litera(3))))(_target(2))(_sensitivity(3(3))(3(2))(3(1))(3(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 8 -1
  )
)
I 000046 55 4953          1461216400503 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1461216400502 2016.04.21 08:26:40)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460750106314)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal litere_anim1 int 0 40 (_entity (_inout ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 52 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation SR 0 53 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((litere_anim1)(nr_litere))
    )
  )
  (_instantiation R1 0 55 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 56 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4))(_read(9(0))(9(5))(9(4))(9(3))(9(2))(9(1))))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000046 55 4603          1461216685990 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1461216685989 2016.04.21 08:31:25)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460750106314)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 52 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 55 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 56 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4))(_read(9(0))(9(5))(9(4))(9(3))(9(2))(9(1))))))
      (line__72(_architecture 2 0 72 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000046 55 4940          1461217600037 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1461217600036 2016.04.21 08:46:40)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 48 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 82 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 83 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 84 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 85 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 15))((i 14))((i 11))((i 9)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal aprins ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal stins ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_variable (_internal counter1 ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
    (_variable (_internal counter2 ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4))(_read(10)(11)))))
      (line__87(_architecture 2 0 87 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
    (15 14 11 9 )
    (0 0 0 0 )
  )
  (_model . anim2 3 -1
  )
)
I 000046 55 4940          1461217654678 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1461217654677 2016.04.21 08:47:34)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 48 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 80 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 81 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 82 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 83 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 15))((i 14))((i 11))((i 9)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal aprins ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal stins ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_variable (_internal counter1 ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
    (_variable (_internal counter2 ~extSTD.STANDARD.INTEGER 0 51 (_process 1 ((i 0)))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4))(_read(10)(11)))))
      (line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
    (15 14 11 9 )
    (0 0 0 0 )
  )
  (_model . anim2 3 -1
  )
)
I 000052 55 4862          1461220213985 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1461220213984 2016.04.21 09:30:13)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460830719808)
    (_use )
  )
  (_component
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 28 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal anod0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera0 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 36 (_process 4 ((i 0)))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((litera0)(litere_cuv(t_0_6))))(_target(8))(_sensitivity(7(t_0_6))))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_7_13))))(_target(9))(_sensitivity(7(t_7_13))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_14_20))))(_target(10))(_sensitivity(7(t_14_20))))))
      (line__33(_architecture 3 0 33 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_21_27))))(_target(11))(_sensitivity(7(t_21_27))))))
      (line__35(_architecture 4 0 35 (_process (_simple)(_target(12)(6)(4)(3)(5)(2))(_sensitivity(0))(_read(8)(9)(10)(11)(12)(4)(3)(5)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reclama 5 -1
  )
)
I 000055 55 2919          1461220214517 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1461220214516 2016.04.21 09:30:14)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 4200          1461220215110 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 14 ))
  (_version v33)
  (_time 1461220215109 2016.04.21 09:30:15)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460748857456)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((cuvant_anim0)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 2 -1
  )
)
I 000046 55 4680          1461220217550 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 17 ))
  (_version v33)
  (_time 1461220217547 2016.04.21 09:30:17)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460750106314)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 56 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
  )
  (_instantiation R1 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 62 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_type (_internal int 0 22 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere int 0 23 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__64(_architecture 1 0 64 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4))(_read(9(0))(9(5))(9(4))(9(3))(9(2))(9(1))))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000046 55 4819          1461220218048 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1461220218047 2016.04.21 09:30:18)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 49 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
  )
  (_instantiation R1 0 72 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 73 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 74 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 75 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 15))((i 14))((i 11))((i 9)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__51(_architecture 1 0 51 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4)(10)(11)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
    (15 14 11 9 )
    (0 0 0 0 )
  )
  (_model . anim2 3 -1
  )
)
I 000046 55 4194          1461220218642 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1461220218641 2016.04.21 09:30:18)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749336636)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim3)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
  )
  (_model . anim3 2 -1
  )
)
I 000046 55 4193          1461220219157 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1461220219156 2016.04.21 09:30:19)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 22)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
  )
  (_model . anim4 2 -1
  )
)
I 000046 55 4193          1461220219657 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1461220219656 2016.04.21 09:30:19)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 18)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
  )
  (_model . anim5 2 -1
  )
)
I 000046 55 4192          1461220220173 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1461220220172 2016.04.21 09:30:20)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
  )
  (_model . anim6 2 -1
  )
)
I 000055 55 7412          1461220220767 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461220220766 2016.04.21 09:30:20)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1316 0 46 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1320 0 53 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1322 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 67 (_component animatie0 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuvant_rezultat(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 68 (_component animatie1 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuvant_rezultat(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 69 (_component animatie2 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuvant_rezultat(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 70 (_component animatie3 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuvant_rezultat(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 71 (_component animatie4 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuvant_rezultat(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 72 (_component animatie5 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuvant_rezultat(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 73 (_component animatie6 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuvant_rezultat(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1326 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 63 (_array ~std_logic_vector{27~downto~0}~1326 ((_to (i 0)(i 6))))))
    (_signal (_internal cuvant_rezultat matrice 0 64 (_architecture (_uni ))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1549          1461220221282 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461220221281 2016.04.21 09:30:21)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461220221253)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~{{10**8}/2}~13 0 14 (_scalar (_to (i 0)(i 50000000)))))
    (_signal (_internal counter ~INTEGER~range~0~to~{{10**8}/2}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 2 -1
  )
)
I 000046 55 4730          1461220247110 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 17 ))
  (_version v33)
  (_time 1461220247109 2016.04.21 09:30:47)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460750106314)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 56 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 62 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_type (_internal int 0 22 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere int 0 23 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__64(_architecture 1 0 64 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4))(_read(9(0))(9(5))(9(4))(9(3))(9(2))(9(1))))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000046 55 4869          1461220255642 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1461220255641 2016.04.21 09:30:55)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 49 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 72 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 73 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 74 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 75 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 15))((i 14))((i 11))((i 9)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__51(_architecture 1 0 51 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4)(10)(11)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
    (15 14 11 9 )
    (0 0 0 0 )
  )
  (_model . anim2 3 -1
  )
)
I 000055 55 1629          1461221661515 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1461221661514 2016.04.21 09:54:21)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461221661422)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal alfa ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~{{10**8}/2}~13 0 15 (_scalar (_to (i 0)(i 50000000)))))
    (_signal (_internal counter ~INTEGER~range~0~to~{{10**8}/2}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((LED)(temp)))(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1549          1461222229854 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461222229853 2016.04.21 10:03:49)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~{{10**8}/2}~13 0 14 (_scalar (_to (i 0)(i 50000000)))))
    (_signal (_internal counter ~INTEGER~range~0~to~{{10**8}/2}~13 0 14 (_architecture (_uni ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 2 -1
  )
)
I 000046 55 4232          1461224364983 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1461224364982 2016.04.21 10:39:24)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 53 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 54 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 55 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 56 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 1))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 59 (_process 1 ((i 0)))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4))(_read(9(0))(9(3))(9(2))(9(1))))))
      (line__81(_architecture 2 0 81 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
  )
  (_model . anim5 3 -1
  )
)
I 000046 55 4869          1461226958128 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1461226958127 2016.04.21 11:22:38)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 49 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 72 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 73 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 74 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 75 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 15))((i 14))((i 11))((i 9)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__51(_architecture 1 0 51 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4)(10)(11)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
    (15 14 11 9 )
    (0 0 0 0 )
  )
  (_model . anim2 3 -1
  )
)
I 000046 55 4690          1461226963378 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 17 ))
  (_version v33)
  (_time 1461226963377 2016.04.21 11:22:43)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460750106314)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 58 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 62 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 63 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 64 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_type (_internal int 0 22 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere int 0 23 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__66(_architecture 1 0 66 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4)(9)))))
      (line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000046 55 4192          1461227147863 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1461227147877 2016.04.21 11:25:47)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 37 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
  )
  (_model . anim6 2 -1
  )
)
I 000046 55 5816          1461228269666 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1461228269665 2016.04.21 11:44:29)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 46 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 48 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 49 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 50 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 51 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal copie_lit1 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit2 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit3 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit4 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal nivel ~extSTD.STANDARD.INTEGER 0 54 (_process 1 ((i 0)))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(4))(_read(9)(10)(11)(12)))))
      (line__97(_architecture 2 0 97 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 )
    (3 3 3 )
    (3 )
    (3 3 3 )
    (3 )
    (3 3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 )
    (3 )
    (3 )
    (3 )
  )
  (_model . anim6 3 -1
  )
)
I 000046 55 7024          1461232193973 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1461232193972 2016.04.21 12:49:53)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749336636)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 46 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 48 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 20)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 49 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 50 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 51 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 13)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal copie_lit1 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit2 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit3 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit4 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal nivel ~extSTD.STANDARD.INTEGER 0 54 (_process 1 ((i 1)))))
    (_variable (_internal nr_litera ~extSTD.STANDARD.INTEGER 0 54 (_process 1 ((i 1)))))
    (_variable (_internal fade_in ~extSTD.STANDARD.INTEGER 0 55 (_process 1 ((i 1)))))
    (_variable (_internal fade_out ~extSTD.STANDARD.INTEGER 0 56 (_process 1 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{4~to~5}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 5))))))
    (_type (_internal ~std_logic_vector{0{1~to~2}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 2))))))
    (_type (_internal ~std_logic_vector{0{3~to~6}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0{4~to~5}~133 0 89 (_array ~extieee.std_logic_1164.std_logic ((_to (i 4)(i 5))))))
    (_type (_internal ~std_logic_vector{0{1~to~2}~134 0 90 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 2))))))
    (_type (_internal ~std_logic_vector{0{3~to~6}~135 0 97 (_array ~extieee.std_logic_1164.std_logic ((_to (i 3)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~136 0 98 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(4))(_read(9)(10)(11(6))(11(t_0_3))(11(t_1_2))(12)))))
      (line__119(_architecture 2 0 119 (_assignment (_simple)(_alias((cuvant_anim3)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
    (3 3 3 3 )
    (3 )
    (3 )
    (3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 )
    (3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 )
    (3 )
    (3 )
    (3 3 3 3 )
    (3 3 )
    (3 3 )
  )
  (_model . anim3 3 -1
  )
)
I 000034 55 522 0 nr_litere_anim1
(_unit VHDL (nr_litere_anim1 0 15 (nr_litere_anim1 0 19 ))
  (_version v33)
  (_time 1461699245974 2016.04.26 22:34:05)
  (_source (\./src/nr_litere_anim1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461699245585)
    (_use )
  )
  (_object
    (_type (_internal int 0 16 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000046 55 4713          1461699253164 anim1
(_unit VHDL (animatie1 0 11 (anim1 0 17 ))
  (_version v33)
  (_time 1461699253164 2016.04.26 22:34:13)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461699253001)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 37 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 58 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 62 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 63 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 64 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 14 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_type (_internal int 0 22 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere int 0 23 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__66(_architecture 1 0 66 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4)(9)))))
      (line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000055 55 1205          1461699262201 comportamental
(_unit VHDL (registru_inel 0 9 (comportamental 0 14 ))
  (_version v33)
  (_time 1461699262201 2016.04.26 22:34:22)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461699262128)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int 0 11 (_entity (_inout ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1(5))(1(4))(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0))(_read(1(0))(1(5))(1(4))(1(3))(1(2))(1(1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extreclama.nr_litere_anim1.int (. nr_litere_anim1 int)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000034 55 528 0 nr_litere_anim1
(_unit VHDL (nr_litere_anim1 0 15 (nr_litere_anim1 0 19 ))
  (_version v33)
  (_time 1461737922118 2016.04.27 09:18:42)
  (_source (\./src/nr_litere_anim1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461737922057)
    (_use )
  )
  (_object
    (_type (_internal int_array 0 16 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000046 55 4753          1461737958728 anim1
(_unit VHDL (animatie1 0 11 (anim1 0 17 ))
  (_version v33)
  (_time 1461737958743 2016.04.27 09:19:18)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461737934088)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 33 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 56 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 62 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 14 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr_litere ~extreclama.nr_litere_anim1.int_array 0 22 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__64(_architecture 1 0 64 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4)(9)))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extreclama.nr_litere_anim1.int_array (. nr_litere_anim1 int_array)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000046 55 4753          1461737965323 anim1
(_unit VHDL (animatie1 0 11 (anim1 0 17 ))
  (_version v33)
  (_time 1461737965322 2016.04.27 09:19:25)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461737934088)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 33 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 56 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 62 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 14 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr_litere ~extreclama.nr_litere_anim1.int_array 0 22 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__64(_architecture 1 0 64 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4)(9)))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extreclama.nr_litere_anim1.int_array (. nr_litere_anim1 int_array)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000055 55 1183          1461737970807 comportamental
(_unit VHDL (registru_inel 0 9 (comportamental 0 14 ))
  (_version v33)
  (_time 1461737970806 2016.04.27 09:19:30)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461737970713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int_array 0 11 (_entity (_inout ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(5))(1(4))(1(3))(1(2))(1(1))(1(0)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extreclama.nr_litere_anim1.int_array (. nr_litere_anim1 int_array)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000034 55 528 0 nr_litere_anim1
(_unit VHDL (nr_litere_anim1 0 15 (nr_litere_anim1 0 19 ))
  (_version v33)
  (_time 1461738222677 2016.04.27 09:23:42)
  (_source (\./src/nr_litere_anim1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461737922057)
    (_use )
  )
  (_object
    (_type (_internal int_array 0 16 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000055 55 1183          1461738301833 comportamental
(_unit VHDL (registru_inel 0 9 (comportamental 0 14 ))
  (_version v33)
  (_time 1461738301832 2016.04.27 09:25:01)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461737970713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int_array 0 11 (_entity (_inout ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(5))(1(4))(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extreclama.nr_litere_anim1.int_array (. nr_litere_anim1 int_array)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1183          1461738319255 comportamental
(_unit VHDL (registru_inel 0 9 (comportamental 0 14 ))
  (_version v33)
  (_time 1461738319254 2016.04.27 09:25:19)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461737970713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int_array 0 11 (_entity (_inout ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(5))(1(4))(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extreclama.nr_litere_anim1.int_array (. nr_litere_anim1 int_array)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 5047          1461738423295 anim1
(_unit VHDL (animatie1 0 11 (anim1 0 17 ))
  (_version v33)
  (_time 1461738423295 2016.04.27 09:27:03)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461737934088)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int_array 0 43 (_entity (_inout ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 33 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 56 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation SR 0 57 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((litere_anim1)(nr_litere))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_instantiation R1 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 62 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 14 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr_litere ~extreclama.nr_litere_anim1.int_array 0 22 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__66(_architecture 1 0 66 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extreclama.nr_litere_anim1.int_array (. nr_litere_anim1 int_array)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 2 -1
  )
)
I 000055 55 1183          1461738520538 comportamental
(_unit VHDL (registru_inel 0 9 (comportamental 0 14 ))
  (_version v33)
  (_time 1461738520537 2016.04.27 09:28:40)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461737970713)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int_array 0 11 (_entity (_inout ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(5))(1(4))(1(3))(1(2))(1(1))(1(0)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extreclama.nr_litere_anim1.int_array (. nr_litere_anim1 int_array)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000034 55 522 0 nr_litere_anim1
(_unit VHDL (nr_litere_anim1 0 15 (nr_litere_anim1 0 19 ))
  (_version v33)
  (_time 1461738736141 2016.04.27 09:32:16)
  (_source (\./src/nr_litere_anim1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738735844)
    (_use )
  )
  (_object
    (_type (_internal int 0 16 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000055 55 1165          1461738743703 comportamental
(_unit VHDL (registru_inel 0 9 (comportamental 0 14 ))
  (_version v33)
  (_time 1461738743702 2016.04.27 09:32:23)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738743609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int 0 11 (_entity (_inout ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(5))(1(4))(1(3))(1(2))(1(1))(1(0)))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extreclama.nr_litere_anim1.int (. nr_litere_anim1 int)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 4735          1461738755891 anim1
(_unit VHDL (animatie1 0 11 (anim1 0 17 ))
  (_version v33)
  (_time 1461738755890 2016.04.27 09:32:35)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738750906)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 33 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 56 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 62 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 14 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr_litere ~extreclama.nr_litere_anim1.int 0 22 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__64(_architecture 1 0 64 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4)(9)))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extreclama.nr_litere_anim1.int (. nr_litere_anim1 int)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 3 -1
  )
)
I 000046 55 5003          1461739212687 anim1
(_unit VHDL (animatie1 0 11 (anim1 0 17 ))
  (_version v33)
  (_time 1461739212687 2016.04.27 09:40:12)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738750906)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int 0 43 (_entity (_inout ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 33 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 56 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation SR 0 57 (_component registru_inel )
    (_port
      ((CLK)(CLK))
      ((litere_anim1)(nr_litere))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_instantiation R1 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 62 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 14 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr_litere ~extreclama.nr_litere_anim1.int 0 22 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extreclama.nr_litere_anim1.int (. nr_litere_anim1 int)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
  )
  (_model . anim1 2 -1
  )
)
I 000055 55 1165          1461739217704 comportamental
(_unit VHDL (registru_inel 0 9 (comportamental 0 14 ))
  (_version v33)
  (_time 1461739217703 2016.04.27 09:40:17)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738743609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int 0 11 (_entity (_inout ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(5))(1(4))(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extreclama.nr_litere_anim1.int (. nr_litere_anim1 int)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 4876          1461777872463 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1461777872463 2016.04.27 20:24:32)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 78 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 79 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 80 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 81 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ((i 2))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4)(10)(11))(_read(3)))))
      (line__83(_architecture 2 0 83 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
    (15 14 11 9 )
    (0 0 0 0 )
  )
  (_model . anim2 3 -1
  )
)
I 000055 55 1165          1461831454580 comportamental
(_unit VHDL (registru_inel 0 9 (comportamental 0 14 ))
  (_version v33)
  (_time 1461831454580 2016.04.28 11:17:34)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738743609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int 0 11 (_entity (_inout ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(5))(1(4))(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extreclama.nr_litere_anim1.int (. nr_litere_anim1 int)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 6311          1461831537332 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1461831537332 2016.04.28 11:18:57)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 46 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 48 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 49 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 50 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 51 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal copie_lit1 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit2 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit3 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit4 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal nivel ~extSTD.STANDARD.INTEGER 0 54 (_process 1 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~133 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~134 0 84 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~135 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(4))(_read(9)(10)(11)(12)))))
      (line__97(_architecture 2 0 97 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 )
    (3 3 3 )
    (3 )
    (3 3 3 )
    (3 )
    (3 3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 )
    (3 )
    (3 )
    (3 )
  )
  (_model . anim6 3 -1
  )
)
I 000046 55 6870          1461832473683 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1461832473683 2016.04.28 11:34:33)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 46 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 48 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 49 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 50 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 51 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal copie_lit1 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit2 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit3 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit4 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal nivel ~extSTD.STANDARD.INTEGER 0 54 (_process 1 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{2~to~4}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2)(i 4))))))
    (_type (_internal ~std_logic_vector{0{2~to~4}~133 0 77 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2)(i 4))))))
    (_type (_internal ~std_logic_vector{0{2~to~4}~134 0 78 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2)(i 4))))))
    (_type (_internal ~std_logic_vector{0{2~to~4}~135 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 2)(i 4))))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~136 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~137 0 84 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_type (_internal ~std_logic_vector{0{1~to~6}~138 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 6))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(4))(_read(9)(10)(11)(12)))))
      (line__97(_architecture 2 0 97 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 3 )
    (3 3 )
    (3 3 )
    (3 3 )
    (3 3 )
    (3 3 )
    (3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 )
    (3 )
    (3 )
    (3 )
  )
  (_model . anim6 3 -1
  )
)
I 000055 55 1778          1461841254698 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461841254697 2016.04.28 14:00:54)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1782          1461841324198 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461841324197 2016.04.28 14:02:04)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~25}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_signal (_internal counter ~std_logic_vector{0~to~25}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000046 55 5654          1461841720928 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1461841720927 2016.04.28 14:08:40)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (divizor_anim4_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (divizor_anim4_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV1 0 61 (_component divizor_anim4_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_div1))
      ((LED)(CLK_new))
    )
  )
  (_instantiation DV2 0 62 (_component divizor_anim4_2 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_div2))
      ((LED)(CLK_new2))
    )
  )
  (_instantiation R1 0 94 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 95 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 96 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 97 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_signal (_internal CLK_new2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 2))((i 22))((i 19))((i 5)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal enable_div1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_div2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 44 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_uni ((i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(3)(11)(12))(_sensitivity(1)(0)))))
      (line__64(_architecture 1 0 64 (_process (_simple)(_target(10)(13)(14))(_sensitivity(4)(5)(13)(14))(_read(3)(11)(12)))))
      (line__99(_architecture 2 0 99 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
    (2 22 19 5 )
    (2 22 19 5 )
    (0 0 0 0 )
  )
  (_model . anim4 3 -1
  )
)
I 000055 55 1774          1461841729381 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461841729380 2016.04.28 14:08:49)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~23}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 23))))))
    (_signal (_internal counter ~std_logic_vector{0~to~23}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1782          1461841729991 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461841729990 2016.04.28 14:08:49)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~25}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_signal (_internal counter ~std_logic_vector{0~to~25}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000046 55 5654          1461841733053 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1461841733052 2016.04.28 14:08:53)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (divizor_anim4_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (divizor_anim4_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV1 0 61 (_component divizor_anim4_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_div1))
      ((LED)(CLK_new))
    )
  )
  (_instantiation DV2 0 62 (_component divizor_anim4_2 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_div2))
      ((LED)(CLK_new2))
    )
  )
  (_instantiation R1 0 94 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 95 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 96 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 97 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_signal (_internal CLK_new2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 2))((i 22))((i 19))((i 5)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal enable_div1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_div2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 44 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_uni ((i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(3)(11)(12))(_sensitivity(0)(1)))))
      (line__64(_architecture 1 0 64 (_process (_simple)(_target(10)(13)(14))(_sensitivity(4)(5)(13)(14))(_read(3)(11)(12)))))
      (line__99(_architecture 2 0 99 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
    (2 22 19 5 )
    (2 22 19 5 )
    (0 0 0 0 )
  )
  (_model . anim4 3 -1
  )
)
I 000055 55 1774          1461841770038 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461841770037 2016.04.28 14:09:30)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~23}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 23))))))
    (_signal (_internal counter ~std_logic_vector{0~to~23}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1782          1461841770539 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461841770537 2016.04.28 14:09:30)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~25}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_signal (_internal counter ~std_logic_vector{0~to~25}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1774          1461841792710 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461841792709 2016.04.28 14:09:52)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~23}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 23))))))
    (_signal (_internal counter ~std_logic_vector{0~to~23}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1782          1461841793289 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461841793288 2016.04.28 14:09:53)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~25}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_signal (_internal counter ~std_logic_vector{0~to~25}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000046 55 5746          1461841797710 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1461841797709 2016.04.28 14:09:57)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (divizor_anim4_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (divizor_anim4_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV1 0 61 (_component divizor_anim4_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_div1))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_anim4_1)
    )
  )
  (_instantiation DV2 0 62 (_component divizor_anim4_2 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_div2))
      ((LED)(CLK_new2))
    )
    (_use (_entity . divizor_anim4_2)
    )
  )
  (_instantiation R1 0 94 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 95 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 96 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 97 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_signal (_internal CLK_new2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 2))((i 22))((i 19))((i 5)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal enable_div1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_div2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 44 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_uni ((i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(3)(11)(12))(_sensitivity(0)(1)))))
      (line__64(_architecture 1 0 64 (_process (_simple)(_target(10)(13)(14))(_sensitivity(4)(5)(13)(14))(_read(3)(11)(12)))))
      (line__99(_architecture 2 0 99 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
    (2 22 19 5 )
    (2 22 19 5 )
    (0 0 0 0 )
  )
  (_model . anim4 3 -1
  )
)
I 000046 55 5872          1461842095274 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1461842095273 2016.04.28 14:14:55)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (divizor_anim4_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (divizor_anim4_2
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 36 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV1 0 61 (_component divizor_anim4_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_div1))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_anim4_1)
    )
  )
  (_instantiation DV2 0 62 (_component divizor_anim4_2 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_div2))
      ((LED)(CLK_new2))
    )
    (_use (_entity . divizor_anim4_2)
    )
  )
  (_instantiation R1 0 103 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 104 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 105 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 106 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_signal (_internal CLK_new2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 2))((i 22))((i 19))((i 5)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal enable_div1 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_div2 ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 44 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 45 (_architecture (_uni ((i 2))))))
    (_variable (_internal nr_impulsuri ~extSTD.STANDARD.INTEGER 0 65 (_process 1 ((i 0)))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(3)(11)(12))(_sensitivity(0)(1)))))
      (line__64(_architecture 1 0 64 (_process (_simple)(_target(10)(11)(12)(13)(14))(_sensitivity(4)(5)(13)(14))(_read(3)(11)(12)))))
      (line__108(_architecture 2 0 108 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
    (2 22 19 5 )
    (2 22 19 5 )
    (0 0 0 0 )
    (2 22 19 15 )
  )
  (_model . anim4 3 -1
  )
)
I 000052 55 4862          1461860948502 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1461860948501 2016.04.28 19:29:08)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460830719808)
    (_use )
  )
  (_component
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 28 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal anod0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera0 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_variable (_internal p ~extSTD.STANDARD.INTEGER 0 36 (_process 4 ((i 0)))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((litera0)(litere_cuv(t_0_6))))(_target(8))(_sensitivity(7(t_0_6))))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_7_13))))(_target(9))(_sensitivity(7(t_7_13))))))
      (line__32(_architecture 2 0 32 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_14_20))))(_target(10))(_sensitivity(7(t_14_20))))))
      (line__33(_architecture 3 0 33 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_21_27))))(_target(11))(_sensitivity(7(t_21_27))))))
      (line__35(_architecture 4 0 35 (_process (_simple)(_target(12)(4)(6)(3)(2)(5))(_sensitivity(0))(_read(8)(9)(10)(11)(12)(4)(3)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reclama 5 -1
  )
)
I 000055 55 2919          1461860949425 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1461860949426 2016.04.28 19:29:09)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 4200          1461860950035 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 14 ))
  (_version v33)
  (_time 1461860950035 2016.04.28 19:29:10)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460748857456)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((cuvant_anim0)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 2 -1
  )
)
I 000046 55 4764          1461860950778 anim1
(_unit VHDL (animatie1 0 11 (anim1 0 17 ))
  (_version v33)
  (_time 1461860950778 2016.04.28 19:29:10)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738750906)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 33 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 36 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 56 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 75 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 76 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 77 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 78 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 14 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal nr_litere ~extreclama.nr_litere_anim1.int 0 22 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__59(_architecture 1 0 59 (_process (_simple)(_target(9(5))(9(4))(9(3))(9(2))(9(1))(9(0))(9))(_sensitivity(3)(4)(9)))))
      (line__80(_architecture 2 0 80 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extreclama.nr_litere_anim1.int (. nr_litere_anim1 int)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 )
    (3 11 20 10 0 0 )
  )
  (_model . anim1 3 -1
  )
)
I 000046 55 4892          1461860951496 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1461860951496 2016.04.28 19:29:11)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 79 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 80 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 81 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 82 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ((i 2))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4)(10)(11))(_read(3)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
    (0 0 0 0 )
    (15 14 11 9 )
    (0 0 0 0 )
  )
  (_model . anim2 3 -1
  )
)
I 000046 55 4921          1461860952177 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1461860952177 2016.04.28 19:29:12)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749336636)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 48 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 50 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 51 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 52 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 53 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 20 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 21 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 56 (_process 1 ((i 0)))))
    (_variable (_internal fade_in ~extSTD.STANDARD.INTEGER 0 58 (_process 1 ((i 1)))))
    (_variable (_internal fade_out ~extSTD.STANDARD.INTEGER 0 59 (_process 1 ((i 0)))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__55(_architecture 1 0 55 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0)))(_sensitivity(4)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((cuvant_anim3)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
  )
  (_model . anim3 3 -1
  )
)
I 000046 55 5333          1461860952888 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1461860952888 2016.04.28 19:29:12)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 120 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 121 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 122 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 123 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_signal (_internal CLK_new2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 2))((i 22))((i 19))((i 5)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 37 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 2))))))
    (_variable (_internal nr_impulsuri ~extSTD.STANDARD.INTEGER 0 53 (_process 1 ((i 0)))))
    (_variable (_internal enable_div1 ~extieee.std_logic_1164.std_logic 0 54 (_process 1 ((i 3)))))
    (_variable (_internal enable_div2 ~extieee.std_logic_1164.std_logic 0 55 (_process 1 ((i 2)))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(10)(11)(12))(_sensitivity(4)(5)(11)(12))(_read(3)))))
      (line__125(_architecture 2 0 125 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
    (2 22 19 5 )
    (2 22 19 5 )
    (0 0 0 0 )
    (2 22 19 5 )
    (0 0 0 0 )
  )
  (_model . anim4 3 -1
  )
)
I 000046 55 4797          1461860953480 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1461860953480 2016.04.28 19:29:13)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 53 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 55 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 56 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 1))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 61 (_process 1 ((i 0)))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(9))(_sensitivity(4))(_read(3)(9(2))(9(1))(9(0))(9(3))))))
      (line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
    (1 0 0 0 )
  )
  (_model . anim5 3 -1
  )
)
I 000046 55 5880          1461860954069 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1461860954069 2016.04.28 19:29:14)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 46 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 48 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 49 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 50 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 51 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal copie_lit1 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit2 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit3 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal copie_lit4 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal nivel ~extSTD.STANDARD.INTEGER 0 54 (_process 1 ((i 0)))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(4))(_read(9)(10)(11)(12)))))
      (line__97(_architecture 2 0 97 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
  )
  (_model . anim6 3 -1
  )
)
I 000055 55 7412          1461860954669 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461860954668 2016.04.28 19:29:14)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1316 0 46 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1320 0 53 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1322 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 67 (_component animatie0 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuvant_rezultat(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 68 (_component animatie1 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuvant_rezultat(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 69 (_component animatie2 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuvant_rezultat(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 70 (_component animatie3 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuvant_rezultat(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 71 (_component animatie4 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuvant_rezultat(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 72 (_component animatie5 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuvant_rezultat(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 73 (_component animatie6 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuvant_rezultat(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1326 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 63 (_array ~std_logic_vector{27~downto~0}~1326 ((_to (i 0)(i 6))))))
    (_signal (_internal cuvant_rezultat matrice 0 64 (_architecture (_uni ))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1165          1461860955288 comportamental
(_unit VHDL (registru_inel 0 9 (comportamental 0 14 ))
  (_version v33)
  (_time 1461860955288 2016.04.28 19:29:15)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(.(nr_litere_anim1))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738743609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal litere_anim1 ~extreclama.nr_litere_anim1.int 0 11 (_entity (_inout ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(5))(1(4))(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extreclama.nr_litere_anim1.int (. nr_litere_anim1 int)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1749          1461860955939 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1461860955938 2016.04.28 19:29:15)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000034 55 522 0 nr_litere_anim1
(_unit VHDL (nr_litere_anim1 0 15 (nr_litere_anim1 0 19 ))
  (_version v33)
  (_time 1461860956661 2016.04.28 19:29:16)
  (_source (\./src/nr_litere_anim1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738735844)
    (_use )
  )
  (_object
    (_type (_internal int 0 16 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000055 55 1774          1461860956785 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461860956784 2016.04.28 19:29:16)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~23}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 23))))))
    (_signal (_internal counter ~std_logic_vector{0~to~23}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1782          1461860957341 comportamental
(_unit VHDL (divizor_frecventa_1 1 6 (comportamental 1 12 ))
  (_version v33)
  (_time 1461860957341 2016.04.28 19:29:17)
  (_source (\./src/divizor_frecventa_1.vhd\(\./src/divizor_anim4_2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~25}~13 1 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 25))))))
    (_signal (_internal counter ~std_logic_vector{0~to~25}~13 1 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 1 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 1 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
V 000034 55 522 0 nr_litere_anim1
(_unit VHDL (nr_litere_anim1 0 15 (nr_litere_anim1 0 19 ))
  (_version v33)
  (_time 1462024458934 2016.04.30 16:54:18)
  (_source (\./src/nr_litere_anim1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461738735844)
    (_use )
  )
  (_object
    (_type (_internal int 0 16 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000044 55 1533          1462024692644 arh
(_unit VHDL (pwm 0 6 (arh 0 11 ))
  (_version v33)
  (_time 1462024692643 2016.04.30 16:58:12)
  (_source (\./src/pmw.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462024692550)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000~13 0 15 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal count ~INTEGER~range~0~to~50000~13 0 15 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~50000~131 0 16 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal duty_cycle ~INTEGER~range~0~to~50000~131 0 16 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 17 (_scalar (_to (i 0)(i 1)))))
    (_variable (_internal flag ~INTEGER~range~0~to~1~13 0 17 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000055 55 1628          1462108058492 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462108058491 2016.05.01 16:07:38)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462108058414)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal nr1 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_port (_internal nr2 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_port (_internal nr3 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_port (_internal nr4 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_type (_internal int 0 14 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere int 0 15 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(2)(4)(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(6)(5))(_sensitivity(0)(6))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 11 20 10 0 0 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1628          1462108132884 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462108132883 2016.05.01 16:08:52)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462108058414)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal nr1 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_port (_internal nr2 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_port (_internal nr3 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_port (_internal nr4 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_type (_internal int 0 14 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere int 0 15 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10))((i 0))((i 0)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4)(2)(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(6)(5))(_sensitivity(0)(6))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 11 20 10 0 0 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1117          1462109268226 comportamental
(_unit VHDL (is_enable 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462109268226 2016.05.01 16:27:48)
  (_source (\./src/is_enable.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109257633)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable_in ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal cod ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1478          1462109726628 comportamental
(_unit VHDL (is_enable 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462109726627 2016.05.01 16:35:26)
  (_source (\./src/is_enable.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109726519)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal cod ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 6510          1462109730691 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1462109730705 2016.05.01 16:35:30)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109625913)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal nr1 ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
        (_port (_internal nr2 ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
        (_port (_internal nr3 ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
        (_port (_internal nr4 ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 53 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"001"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 54 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RI 0 55 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((nr1)(nr_litere(0)))
      ((nr2)(nr_litere(1)))
      ((nr3)(nr_litere(2)))
      ((nr4)(nr_litere(3)))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_instantiation R1 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal nat_vect 0 19 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere nat_vect 0 20 (_architecture (_uni (((i 3))((i 11))((i 20))((i 10)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim1 1 -1
  )
)
I 000055 55 2919          1462110111141 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462110111141 2016.05.01 16:41:51)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 4200          1462110111767 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 14 ))
  (_version v33)
  (_time 1462110111766 2016.05.01 16:41:51)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460748857456)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 38 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((cuvant_anim0)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 )
  )
  (_model . anim0 2 -1
  )
)
I 000055 55 7412          1462110112391 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462110112391 2016.05.01 16:41:52)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1316 0 46 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1320 0 53 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1322 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 67 (_component animatie0 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuvant_rezultat(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 68 (_component animatie1 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuvant_rezultat(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 69 (_component animatie2 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuvant_rezultat(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 70 (_component animatie3 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuvant_rezultat(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 71 (_component animatie4 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuvant_rezultat(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 72 (_component animatie5 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuvant_rezultat(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 73 (_component animatie6 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuvant_rezultat(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1326 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 63 (_array ~std_logic_vector{27~downto~0}~1326 ((_to (i 0)(i 6))))))
    (_signal (_internal cuvant_rezultat matrice 0 64 (_architecture (_uni ))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000044 55 1630          1462110113548 arh
(_unit VHDL (pwm 0 6 (arh 0 12 ))
  (_version v33)
  (_time 1462110113547 2016.05.01 16:41:53)
  (_source (\./src/pmw.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462110113501)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000~13 0 16 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal count ~INTEGER~range~0~to~50000~13 0 16 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~50000~131 0 17 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal duty_cycle ~INTEGER~range~0~to~50000~131 0 17 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 18 (_scalar (_to (i 0)(i 1)))))
    (_variable (_internal flag ~INTEGER~range~0~to~1~13 0 18 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000055 55 1478          1462110114095 comportamental
(_unit VHDL (is_enable 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462110114094 2016.05.01 16:41:54)
  (_source (\./src/is_enable.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109726519)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal cod ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 5269          1462110114611 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1462110114610 2016.05.01 16:41:54)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749336636)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 56 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 98 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 99 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 100 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 101 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2)))(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal fade_in ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 3))))))
    (_signal (_internal fade_out ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 60 (_process 1 ((i 0)))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4)(9))(_read(10)(11)))))
      (line__103(_architecture 2 0 103 (_assignment (_simple)(_alias((cuvant_anim3)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 )
    (0 0 0 0 )
    (20 0 0 0 )
    (20 19 0 0 )
    (20 19 3 0 )
    (20 19 3 13 )
    (20 19 3 13 )
    (0 0 0 0 )
    (20 0 0 0 )
    (20 19 0 0 )
    (20 19 3 0 )
    (20 19 3 13 )
    (20 19 3 13 )
  )
  (_model . anim3 3 -1
  )
)
I 000046 55 5431          1462110115111 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1462110115110 2016.05.01 16:41:55)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 120 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 121 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 122 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 123 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal CLK_new2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 2))((i 22))((i 19))((i 5)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 37 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 2))))))
    (_variable (_internal nr_impulsuri ~extSTD.STANDARD.INTEGER 0 53 (_process 1 ((i 0)))))
    (_variable (_internal enable_div1 ~extieee.std_logic_1164.std_logic 0 54 (_process 1 ((i 3)))))
    (_variable (_internal enable_div2 ~extieee.std_logic_1164.std_logic 0 55 (_process 1 ((i 2)))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(10)(11)(12))(_sensitivity(4)(5)(11)(12))(_read(3)))))
      (line__125(_architecture 2 0 125 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 2 )
    (2 22 19 5 )
    (2 22 19 5 )
    (0 0 0 0 )
    (2 22 19 5 )
    (0 0 0 0 )
  )
  (_model . anim4 3 -1
  )
)
I 000046 55 4888          1462110115658 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1462110115657 2016.05.01 16:41:55)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 31 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 53 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 55 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 56 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2)))(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 1))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 61 (_process 1 ((i 0)))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(9))(_sensitivity(4))(_read(3)(9(2))(9(1))(9(0))(9(3))))))
      (line__88(_architecture 2 0 88 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 )
    (1 0 0 0 )
  )
  (_model . anim5 3 -1
  )
)
I 000046 55 6055          1462110116283 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1462110116282 2016.05.01 16:41:56)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 30 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 33 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 46 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 48 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 49 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 50 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 51 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2)))(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit1 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit2 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit3 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit4 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal nivel ~extSTD.STANDARD.INTEGER 0 54 (_process 1 ((i 0)))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__53(_architecture 1 0 53 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(4))(_read(9)(10)(11)(12)))))
      (line__97(_architecture 2 0 97 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
  )
  (_model . anim6 3 -1
  )
)
I 000055 55 1702          1462110116798 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462110116797 2016.05.01 16:41:56)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462108058414)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal nr1 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_port (_internal nr2 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_port (_internal nr3 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_port (_internal nr4 ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
    (_type (_internal nat_vect 0 14 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere nat_vect 0 15 (_architecture (_uni (((i 3))((i 11))((i 4))((i 5))((i 0))((i 0)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(6)(2)(3)(5)(4))(_sensitivity(6)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 11 20 10 0 0 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1749          1462110117345 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462110117344 2016.05.01 16:41:57)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000052 55 4922          1462110117891 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1462110117891 2016.05.01 16:41:57)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460830719808)
    (_use )
  )
  (_component
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 35 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal anod0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera0 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal pwm_o ~std_logic_vector{0~to~3}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((litera0)(litere_cuv(t_0_6))))(_target(8))(_sensitivity(7(t_0_6))))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_7_13))))(_target(9))(_sensitivity(7(t_7_13))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_14_20))))(_target(10))(_sensitivity(7(t_14_20))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_21_27))))(_target(11))(_sensitivity(7(t_21_27))))))
      (line__42(_architecture 4 0 42 (_process (_simple)(_target(12)(6)(4)(2)(3)(5))(_sensitivity(1)(0))(_read(8)(9)(10)(11)(12)(4)(2)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reclama 5 -1
  )
)
I 000046 55 6508          1462110118423 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1462110118422 2016.05.01 16:41:58)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109625913)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal nr1 ~extSTD.STANDARD.INTEGER 0 50 (_entity (_out ))))
        (_port (_internal nr2 ~extSTD.STANDARD.INTEGER 0 50 (_entity (_out ))))
        (_port (_internal nr3 ~extSTD.STANDARD.INTEGER 0 50 (_entity (_out ))))
        (_port (_internal nr4 ~extSTD.STANDARD.INTEGER 0 50 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 39 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"001"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RI 0 56 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((nr1)(nr_litere(0)))
      ((nr2)(nr_litere(1)))
      ((nr3)(nr_litere(2)))
      ((nr4)(nr_litere(3)))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_instantiation R1 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal nat_vect 0 19 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere nat_vect 0 20 (_architecture (_uni (((i 3))((i 11))((i 4))((i 5)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim1 1 -1
  )
)
I 000046 55 4983          1462110119220 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1462110119219 2016.05.01 16:41:59)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 79 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 80 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 81 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 82 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2)))(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 38 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 39 (_architecture (_uni ((i 2))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4)(10)(11))(_read(3)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 )
    (0 0 0 0 )
    (15 14 11 9 )
    (0 0 0 0 )
  )
  (_model . anim2 3 -1
  )
)
I 000055 55 1882          1462111715148 comportamental
(_unit VHDL (stins_aprins 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462111715147 2016.05.01 17:08:35)
  (_source (\./src/stins_aprins.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462111715069)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_type (_internal nat_vect 0 14 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere nat_vect 0 15 (_architecture (_uni (((i 3))((i 14))((i 4))((i 5)))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 2))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(2)(3)(4)(6)(7)(8)(5))(_sensitivity(0)(1)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (0 0 0 0 )
    (3 14 4 5 )
    (0 0 0 0 )
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 6489          1462111822038 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1462111822037 2016.05.01 17:10:22)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (stins_aprins
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 49 (_entity (_out ))))
        (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 49 (_entity (_out ))))
        (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 49 (_entity (_out ))))
        (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 49 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 32 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 53 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"010"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 54 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation S_A 0 55 (_component stins_aprins )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((nr1)(nr_litere(0)))
      ((nr2)(nr_litere(1)))
      ((nr3)(nr_litere(2)))
      ((nr4)(nr_litere(3)))
    )
    (_use (_entity . stins_aprins)
    )
  )
  (_instantiation R1 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal nat_vect 0 19 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere nat_vect 0 20 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim2 1 -1
  )
)
I 000055 55 2919          1462112488788 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462112488787 2016.05.01 17:21:28)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460459605288)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 5131          1462112490116 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 14 ))
  (_version v33)
  (_time 1462112490115 2016.05.01 17:21:30)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460748857456)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 29 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 37 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"000"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation R1 0 39 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 40 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 41 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 42 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_alias((cuvant_anim0)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim0 1 -1
  )
)
I 000055 55 7412          1462112490694 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462112490693 2016.05.01 17:21:30)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460746617250)
    (_use )
  )
  (_component
    (animatie0
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 16 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~13 0 18 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~134 0 25 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~138 0 32 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1310 0 37 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1312 0 39 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1314 0 44 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1316 0 46 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1318 0 51 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1320 0 53 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1322 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1324 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation A0 0 67 (_component animatie0 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuvant_rezultat(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 68 (_component animatie1 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuvant_rezultat(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 69 (_component animatie2 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuvant_rezultat(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 70 (_component animatie3 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuvant_rezultat(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 71 (_component animatie4 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuvant_rezultat(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 72 (_component animatie5 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuvant_rezultat(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 73 (_component animatie6 )
    (_port
      ((enable_in)(sel))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuvant_rezultat(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~138 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1310 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1326 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 63 (_array ~std_logic_vector{27~downto~0}~1326 ((_to (i 0)(i 6))))))
    (_signal (_internal cuvant_rezultat matrice 0 64 (_architecture (_uni ))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000044 55 1630          1462112491319 arh
(_unit VHDL (pwm 0 6 (arh 0 12 ))
  (_version v33)
  (_time 1462112491318 2016.05.01 17:21:31)
  (_source (\./src/pmw.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462110113501)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000~13 0 16 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal count ~INTEGER~range~0~to~50000~13 0 16 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~50000~131 0 17 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal duty_cycle ~INTEGER~range~0~to~50000~131 0 17 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 18 (_scalar (_to (i 0)(i 1)))))
    (_variable (_internal flag ~INTEGER~range~0~to~1~13 0 18 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000055 55 1478          1462112491944 comportamental
(_unit VHDL (is_enable 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462112491943 2016.05.01 17:21:31)
  (_source (\./src/is_enable.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109726519)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal cod ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 6508          1462112492522 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 14 ))
  (_version v33)
  (_time 1462112492521 2016.05.01 17:21:32)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109625913)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 39 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"001"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RI 0 56 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((nr1)(nr_litere(0)))
      ((nr2)(nr_litere(1)))
      ((nr3)(nr_litere(2)))
      ((nr4)(nr_litere(3)))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_instantiation R1 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal nat_vect 0 19 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere nat_vect 0 20 (_architecture (_uni (((i 3))((i 11))((i 4))((i 5)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((cuvant_anim1)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim1 1 -1
  )
)
I 000046 55 6489          1462112493100 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 14 ))
  (_version v33)
  (_time 1462112493099 2016.05.01 17:21:33)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749402180)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (stins_aprins
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 32 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 35 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"010"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation S_A 0 56 (_component stins_aprins )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((nr1)(nr_litere(0)))
      ((nr2)(nr_litere(1)))
      ((nr3)(nr_litere(2)))
      ((nr4)(nr_litere(3)))
    )
    (_use (_entity . stins_aprins)
    )
  )
  (_instantiation R1 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal nat_vect 0 19 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere nat_vect 0 20 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((cuvant_anim2)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim2 1 -1
  )
)
I 000046 55 5844          1462112493647 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1462112493646 2016.05.01 17:21:33)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 39 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 53 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"101"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 54 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 56 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2)))(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 1))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 62 (_process 0 ((i 0)))))
    (_process
      (line__61(_architecture 0 0 61 (_process (_simple)(_target(9(3))(9(2))(9(1))(9(0))(9))(_sensitivity(4))(_read(3)(9(2))(9(1))(9(0))(9(3))))))
      (line__89(_architecture 1 0 89 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (1 0 0 0 )
  )
  (_model . anim5 2 -1
  )
)
I 000046 55 7011          1462112494381 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1462112494380 2016.05.01 17:21:34)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"110"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 47 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 49 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 19)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 50 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 51 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 52 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 8)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2)))(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit1 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit2 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit3 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit4 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_variable (_internal nivel ~extSTD.STANDARD.INTEGER 0 55 (_process 0 ((i 0)))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(4))(_read(9)(10)(11)(12)))))
      (line__98(_architecture 1 0 98 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
  )
  (_model . anim6 2 -1
  )
)
I 000055 55 1700          1462112494991 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462112494990 2016.05.01 17:21:34)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462112494945)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_type (_internal nat_vect 0 14 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 5))))))
    (_signal (_internal nr_litere nat_vect 0 15 (_architecture (_uni (((i 3))((i 14))((i 4))((i 5))((i 0))((i 0)))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6(5))(6(4))(6(3))(6(2))(6(1))(6(0))(6)(4)(2)(3)(5))(_sensitivity(6)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 14 4 5 0 0 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1749          1462112495835 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462112495834 2016.05.01 17:21:35)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000052 55 4922          1462112496538 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1462112496537 2016.05.01 17:21:36)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460830719808)
    (_use )
  )
  (_component
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 35 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal anod0 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod2 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_port (_internal anod3 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera0 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{12~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 0))))))
    (_signal (_internal CTR ~std_logic_vector{12~downto~0}~13 0 31 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal pwm_o ~std_logic_vector{0~to~3}~13 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_process
      (line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((litera0)(litere_cuv(t_0_6))))(_target(8))(_sensitivity(7(t_0_6))))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_7_13))))(_target(9))(_sensitivity(7(t_7_13))))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_14_20))))(_target(10))(_sensitivity(7(t_14_20))))))
      (line__40(_architecture 3 0 40 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_21_27))))(_target(11))(_sensitivity(7(t_21_27))))))
      (line__42(_architecture 4 0 42 (_process (_simple)(_target(12)(6)(3)(4)(2)(5))(_sensitivity(1)(0))(_read(8)(9)(10)(11)(12)(3)(4)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_reclama 5 -1
  )
)
I 000046 55 6226          1462112497147 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 14 ))
  (_version v33)
  (_time 1462112497146 2016.05.01 17:21:37)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749336636)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 35 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 24 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 56 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"011"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 57 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 99 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 100 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 101 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 102 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2)))(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal fade_in ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ((i 3))))))
    (_signal (_internal fade_out ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ((i 2))))))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 61 (_process 0 ((i 0)))))
    (_process
      (line__60(_architecture 0 0 60 (_process (_simple)(_target(9)(10)(11))(_sensitivity(4)(9))(_read(10)(11)))))
      (line__104(_architecture 1 0 104 (_assignment (_simple)(_alias((cuvant_anim3)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (0 0 0 0 )
    (20 0 0 0 )
    (20 19 0 0 )
    (20 19 3 0 )
    (20 19 3 13 )
    (20 19 3 13 )
    (0 0 0 0 )
    (20 0 0 0 )
    (20 19 0 0 )
    (20 19 3 0 )
    (20 19 3 13 )
    (20 19 3 13 )
  )
  (_model . anim3 2 -1
  )
)
I 000046 55 6387          1462112497772 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1462112497771 2016.05.01 17:21:37)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 39 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 50 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 51 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 121 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 122 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 123 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 124 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal CLK_new2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 2))((i 22))((i 19))((i 5)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 46 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 47 (_architecture (_uni ((i 2))))))
    (_variable (_internal nr_impulsuri ~extSTD.STANDARD.INTEGER 0 54 (_process 0 ((i 0)))))
    (_variable (_internal enable_div1 ~extieee.std_logic_1164.std_logic 0 55 (_process 0 ((i 3)))))
    (_variable (_internal enable_div2 ~extieee.std_logic_1164.std_logic 0 56 (_process 0 ((i 2)))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(10)(11)(12))(_sensitivity(4)(5)(11)(12))(_read(3)))))
      (line__126(_architecture 1 0 126 (_assignment (_simple)(_alias((cuvant_anim4)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(6)(7)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 22 19 5 )
    (2 22 19 5 )
    (0 0 0 0 )
    (2 22 19 5 )
    (0 0 0 0 )
  )
  (_model . anim4 2 -1
  )
)
I 000055 55 1882          1462112498428 comportamental
(_unit VHDL (stins_aprins 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462112498427 2016.05.01 17:21:38)
  (_source (\./src/stins_aprins.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462111715069)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_type (_internal nat_vect 0 14 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere nat_vect 0 15 (_architecture (_uni (((i 3))((i 14))((i 4))((i 5)))))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 2))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(7)(8)(4)(2)(5)(3))(_sensitivity(6)(7)(8)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (0 0 0 0 )
    (3 14 4 5 )
    (0 0 0 0 )
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 6489          1462113192544 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1462113192544 2016.05.01 17:33:12)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (registru_inel_schimbare_litera
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 39 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"101"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RISL 0 56 (_component registru_inel_schimbare_litera )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((nr1)(nr_litere(0)))
      ((nr2)(nr_litere(1)))
      ((nr3)(nr_litere(2)))
      ((nr4)(nr_litere(3)))
    )
  )
  (_instantiation R1 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 1))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . anim5 1 -1
  )
)
I 000055 55 1805          1462113249451 comportamental
(_unit VHDL (registru_inel_schimbare_litera 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462113249450 2016.05.01 17:34:09)
  (_source (\./src/registru_inel_schimbare_litera.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462113249326)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_type (_internal nat_vect 0 14 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere nat_vect 0 15 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 19 (_process 0 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(3)(6(3))(6(2))(6(1))(6(0))(6)(5)(4))(_sensitivity(1)(0)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (0 0 0 0 )
    (3 14 4 5 )
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 6550          1462113289716 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1462113289716 2016.05.01 17:34:49)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (registru_inel_schimbare_litera
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 39 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"101"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RISL 0 56 (_component registru_inel_schimbare_litera )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((nr1)(nr_litere(0)))
      ((nr2)(nr_litere(1)))
      ((nr3)(nr_litere(2)))
      ((nr4)(nr_litere(3)))
    )
    (_use (_entity . registru_inel_schimbare_litera)
    )
  )
  (_instantiation R1 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 1))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . anim5 1 -1
  )
)
I 000046 55 6550          1462113293122 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 14 ))
  (_version v33)
  (_time 1462113293122 2016.05.01 17:34:53)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337842)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (registru_inel_schimbare_litera
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
        (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 50 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 39 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"101"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RISL 0 56 (_component registru_inel_schimbare_litera )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((nr1)(nr_litere(0)))
      ((nr2)(nr_litere(1)))
      ((nr3)(nr_litere(2)))
      ((nr4)(nr_litere(3)))
    )
    (_use (_entity . registru_inel_schimbare_litera)
    )
  )
  (_instantiation R1 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit1))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R2 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(1)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit2))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R3 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(2)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit3))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_instantiation R4 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)(nr_litere(3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK_new))
      ((out_ROM)(lit4))
    )
    (_use (_entity . memorie_rom)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal int 0 19 (_array ~extSTD.STANDARD.INTEGER ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere int 0 20 (_architecture (_uni (((i 1))((i 0))((i 0))((i 0)))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__63(_architecture 0 0 63 (_assignment (_simple)(_alias((cuvant_anim5)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . anim5 1 -1
  )
)
I 000055 55 2496          1462113880530 comportamental
(_unit VHDL (curgere 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462113880529 2016.05.01 17:44:40)
  (_source (\./src/curgere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462113880280)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_variable (_internal nivel ~extSTD.STANDARD.INTEGER 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8)(5)(7)(6))(_sensitivity(1)(3)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2747          1462114032358 comportamental
(_unit VHDL (curgere 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462114032357 2016.05.01 17:47:12)
  (_source (\./src/curgere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462114032186)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_variable (_internal nivel ~extSTD.STANDARD.NATURAL 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(3)(1)(4)(5)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 7945          1462114293139 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 14 ))
  (_version v33)
  (_time 1462114293138 2016.05.01 17:51:33)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749338441)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 41 (_entity (_out ))))
      )
    )
    (curgere
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~1312 0 48 (_entity (_in ))))
        (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~1312 0 48 (_entity (_in ))))
        (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~1312 0 48 (_entity (_in ))))
        (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~1312 0 48 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1320 0 49 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1320 0 49 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1320 0 49 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1320 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"110"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit1))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit2))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit3))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(copie_lit4))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation C 0 62 (_component curgere )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((copie_lit1)(copie_lit1))
      ((copie_lit2)(copie_lit2))
      ((copie_lit3)(copie_lit3))
      ((copie_lit4)(copie_lit4))
      ((lit1)(lit1))
      ((lit2)(lit2))
      ((lit3)(lit3))
      ((lit4)(lit4))
    )
    (_use (_entity . curgere)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal lit1 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit2 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit3 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal lit4 ~std_logic_vector{0~to~6}~13 0 18 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit1 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit2 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit3 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_signal (_internal copie_lit4 ~std_logic_vector{0~to~6}~13 0 19 (_architecture (_uni (_string \"1111111"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1320 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((cuvant_anim6)(lit1)(lit2)(lit3)(lit4)))(_target(2))(_sensitivity(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim6 1 -1
  )
)
I 000055 55 1805          1462114758588 comportamental
(_unit VHDL (registru_inel_schimbare_litera 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462114758587 2016.05.01 17:59:18)
  (_source (\./src/registru_inel_schimbare_litera.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462113249326)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal nr1 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr2 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr3 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_port (_internal nr4 ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_type (_internal nat_vect 0 14 (_array ~extSTD.STANDARD.NATURAL ((_to (i 0)(i 3))))))
    (_signal (_internal nr_litere nat_vect 0 15 (_architecture (_uni (((i 0))((i 0))((i 0))((i 0)))))))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 19 (_process 0 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(2)(6(3))(6(2))(6(1))(6(0))(6)(4)(5))(_sensitivity(1)(0)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (0 0 0 0 )
    (3 14 4 5 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 3467          1462128006644 comportamental
(_unit VHDL (afisor 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462128006644 2016.05.01 21:40:06)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462128006575)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_variable (_internal p ~extSTD.STANDARD.NATURAL 0 24 (_process 4 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_0_6))))(_target(4))(_sensitivity(1(t_0_6))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_7_13))))(_target(5))(_sensitivity(1(t_7_13))))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_14_20))))(_target(6))(_sensitivity(1(t_14_20))))))
      (line__21(_architecture 3 0 21 (_assignment (_simple)(_alias((litera4)(litere_cuv(t_21_27))))(_target(7))(_sensitivity(1(t_21_27))))))
      (line__23(_architecture 4 0 23 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . comportamental 5 -1
  )
)
I 000046 55 7777          1462715738398 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1462715738430 2016.05.08 16:55:38)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 41 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(0)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(1)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(2)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(3)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(4)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation RA 0 63 (_component ritm_alert )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 18 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 19 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_alias((cuvant_anim4)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(2))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim4 1 -1
  )
)
I 000046 55 7777          1462715742931 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1462715742930 2016.05.08 16:55:42)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 41 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(0)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(1)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(2)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(3)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(4)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation RA 0 63 (_component ritm_alert )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 18 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 19 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_alias((cuvant_anim4)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(2))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim4 1 -1
  )
)
I 000055 55 3007          1462715775977 comportamental
(_unit VHDL (ritm_alert 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462715775976 2016.05.08 16:56:15)
  (_source (\./src/ritm_alert.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462715764618)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 9 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 9 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 9 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ((i 2))))))
    (_variable (_internal nr_impulsuri ~extSTD.STANDARD.INTEGER 0 23 (_process 0 ((i 0)))))
    (_variable (_internal enable_div1 ~extieee.std_logic_1164.std_logic 0 24 (_process 0 ((i 3)))))
    (_variable (_internal enable_div2 ~extieee.std_logic_1164.std_logic 0 25 (_process 0 ((i 2)))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(11(3))(11(2))(11(1))(11(0))(12)(13)(9)(8)(7)(10))(_sensitivity(12)(13)(1)(0))(_read(11(3))(11(2))(11(1))(11(0))(3)(4)(6)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 7818          1462715783164 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1462715783164 2016.05.08 16:56:23)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 41 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(0)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(1)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(2)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(3)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(4)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation RA 0 63 (_component ritm_alert )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . ritm_alert)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 18 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 19 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_alias((cuvant_anim4)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(2))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim4 1 -1
  )
)
I 000046 55 7818          1462715784743 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 14 ))
  (_version v33)
  (_time 1462715784742 2016.05.08 16:56:24)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1460749337251)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 38 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~134 0 41 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 48 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 54 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 55 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation R1 0 57 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(0)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 58 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(1)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 59 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(2)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 60 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(3)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 61 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)(enable_animatie))
      ((CLK)(CLK))
      ((out_ROM)(lit_in(4)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation RA 0 63 (_component ritm_alert )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . ritm_alert)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 11 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 18 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 19 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~134 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_process
      (line__65(_architecture 0 0 65 (_assignment (_simple)(_alias((cuvant_anim4)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(2))(_sensitivity(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . anim4 1 -1
  )
)
I 000055 55 2982          1462819977871 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462819977886 2016.05.09 21:52:57)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462819853769)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in_ROM ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2982          1462819986244 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462819986244 2016.05.09 21:53:06)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462819853769)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in_ROM ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 3138          1462820965599 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462820965598 2016.05.09 22:09:25)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462819853769)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in_ROM ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_variable (_internal nr ~extSTD.STANDARD.INTEGER 0 45 (_process 0 ((i 0)))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 3138          1462820999692 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462820999692 2016.05.09 22:09:59)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462819853769)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal in_ROM ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_variable (_internal nr ~extSTD.STANDARD.INTEGER 0 45 (_process 0 ((i 0)))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2231          1462860591394 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462860591394 2016.05.10 09:09:51)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860591223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal c0 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c1 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c2 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c3 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c4 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c5 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c6 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1214 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~1214 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(1)(3)(0)(4)(8)(2)(5)(7)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2518          1462860592302 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462860592301 2016.05.10 09:09:52)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860592240)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in6 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1218 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 5))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(10)(9)(11)(8)(12(5))(12(4))(12(3))(12(2))(12(1))(12(0)))(_sensitivity(0)(1)(3)(6)(5)(7)(4)(2)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1749          1462860592972 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462860592972 2016.05.10 09:09:52)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000044 55 1582          1462860593598 arh
(_unit VHDL (pwm 0 6 (arh 0 12 ))
  (_version v33)
  (_time 1462860593613 2016.05.10 09:09:53)
  (_source (\./src/pmw.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462110113501)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000~13 0 16 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal count ~INTEGER~range~0~to~50000~13 0 16 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~50000~131 0 17 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal duty_cycle ~INTEGER~range~0~to~50000~131 0 17 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 18 (_scalar (_to (i 0)(i 1)))))
    (_variable (_internal flag ~INTEGER~range~0~to~1~13 0 18 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000055 55 1478          1462860594255 comportamental
(_unit VHDL (is_enable 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462860594254 2016.05.10 09:09:54)
  (_source (\./src/is_enable.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109726519)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal cod ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2690          1462860595145 comportamental
(_unit VHDL (stins_aprins 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462860595144 2016.05.10 09:09:55)
  (_source (\./src/stins_aprins.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860595114)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ((i 2))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(7)(10)(9)(8)(11(3))(11(2))(11(1))(11(0))(12)(13))(_sensitivity(1)(0)(2)(4)(5)(3)(6)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2675          1462860595660 comportamental
(_unit VHDL (registru_inel_schimbare_litera 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462860595660 2016.05.10 09:09:55)
  (_source (\./src/registru_inel_schimbare_litera.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860595630)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_variable (_internal index ~extSTD.STANDARD.NATURAL 0 20 (_process 0 ((i 0)))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(11(3))(11(2))(11(1))(11(0))(7)(9)(8)(10))(_sensitivity(11)(4)(6)(3)(1)(2)(5)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2747          1462860596269 comportamental
(_unit VHDL (curgere 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462860596269 2016.05.10 09:09:56)
  (_source (\./src/curgere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462114032186)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_variable (_internal nivel ~extSTD.STANDARD.NATURAL 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(8)(7)(9))(_sensitivity(2)(1)(3)(4)(5)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1475          1462860596864 comportamental
(_unit VHDL (divizor_reclama 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462860596863 2016.05.10 09:09:56)
  (_source (\./src/divizor_reclama.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860596818)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~12}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 12))))))
    (_signal (_internal counter ~std_logic_vector{0~to~12}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 3555          1462860597427 comportamental
(_unit VHDL (afisor 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462860597426 2016.05.10 09:09:57)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860597380)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_variable (_internal p ~extSTD.STANDARD.NATURAL 0 24 (_process 4 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_0_6))))(_target(5))(_sensitivity(2(t_0_6))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_7_13))))(_target(6))(_sensitivity(2(t_7_13))))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_14_20))))(_target(7))(_sensitivity(2(t_14_20))))))
      (line__21(_architecture 3 0 21 (_assignment (_simple)(_alias((litera4)(litere_cuv(t_21_27))))(_target(8))(_sensitivity(2(t_21_27))))))
      (line__23(_architecture 4 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0))(_read(1)(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . comportamental 5 -1
  )
)
I 000055 55 2976          1462860597957 comportamental
(_unit VHDL (ritm_alert 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462860597957 2016.05.10 09:09:57)
  (_source (\./src/ritm_alert.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462715764618)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 9 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 9 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 9 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ((i 2))))))
    (_variable (_internal nr_impulsuri ~extSTD.STANDARD.INTEGER 0 23 (_process 0 ((i 0)))))
    (_variable (_internal enable_div1 ~extieee.std_logic_1164.std_logic 0 24 (_process 0 ((i 3)))))
    (_variable (_internal enable_div2 ~extieee.std_logic_1164.std_logic 0 25 (_process 0 ((i 2)))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(7)(10)(8)(9)(11(3))(11(2))(11(1))(11(0))(12)(13))(_sensitivity(3)(1)(0)(4)(5)(2)(6)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2919          1462860598848 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462860598847 2016.05.10 09:09:58)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860598818)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 3448          1462860599395 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 15 ))
  (_version v33)
  (_time 1462860599394 2016.05.10 09:09:59)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599334)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 28 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"000"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation is_enable2 0 29 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"111"\))
      ((enable_anim)(enable_animatie2))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_animatie2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~to~27}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_alias((cuvant_anim0)(cuv(t_0_27))))(_target(3))(_sensitivity(0(t_0_27))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim0 1 -1
  )
)
I 000046 55 7074          1462860600005 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 15 ))
  (_version v33)
  (_time 1462860600004 2016.05.10 09:10:00)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599927)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 41 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 41 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 41 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 41 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 41 (_entity (_in ))))
        (_port (_internal lit_in6 ~std_logic_vector{0~to~6}~1314 0 41 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 42 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 42 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 42 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"001"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 47 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RI 0 55 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_in6)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__56(_architecture 5 0 56 (_assignment (_simple)(_alias((cuvant_anim1)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim1 6 -1
  )
)
I 000046 55 6952          1462860600864 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 15 ))
  (_version v33)
  (_time 1462860600863 2016.05.10 09:10:00)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860600818)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (stins_aprins
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1320 0 42 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1320 0 42 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1320 0 42 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1320 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"010"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 47 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation S_A 0 55 (_component stins_aprins )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . stins_aprins)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__56(_architecture 5 0 56 (_assignment (_simple)(_alias((cuvant_anim2)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim2 6 -1
  )
)
I 000046 55 5090          1462860601458 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 15 ))
  (_version v33)
  (_time 1462860601457 2016.05.10 09:10:01)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860601396)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (pwm
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 38 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"011"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation PWM1 0 39 (_component pwm )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((pwm_out)(temp))
    )
    (_use (_entity . pwm)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__44(_architecture 3 0 44 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__45(_architecture 4 0 45 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__47(_architecture 5 0 47 (_assignment (_simple)(_target(3))(_sensitivity(5)(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim3 6 -1
  )
)
I 000046 55 6945          1462860602083 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 15 ))
  (_version v33)
  (_time 1462860602082 2016.05.10 09:10:02)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602037)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1320 0 41 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1320 0 41 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1320 0 41 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1320 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 47 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RA 0 55 (_component ritm_alert )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . ritm_alert)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1320 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__56(_architecture 5 0 56 (_assignment (_simple)(_alias((cuvant_anim4)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim4 6 -1
  )
)
I 000046 55 7007          1462860602614 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 15 ))
  (_version v33)
  (_time 1462860602613 2016.05.10 09:10:02)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602583)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (registru_inel_schimbare_litera
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1312 0 41 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1320 0 42 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1320 0 42 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1320 0 42 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1320 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"101"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 47 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RISL 0 55 (_component registru_inel_schimbare_litera )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . registru_inel_schimbare_litera)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__53(_architecture 4 0 53 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__57(_architecture 5 0 57 (_assignment (_simple)(_alias((cuvant_anim5)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim5 6 -1
  )
)
I 000046 55 6540          1462860603161 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 15 ))
  (_version v33)
  (_time 1462860603160 2016.05.10 09:10:03)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860603114)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (curgere
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"110"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 47 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation C 0 54 (_component curgere )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((copie_lit1)(lit_in(0)))
      ((copie_lit2)(lit_in(1)))
      ((copie_lit3)(lit_in(2)))
      ((copie_lit4)(lit_in(3)))
      ((lit1)(lit_out(0)))
      ((lit2)(lit_out(1)))
      ((lit3)(lit_out(2)))
      ((lit4)(lit_out(3)))
    )
    (_use (_entity . curgere)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1310 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((cuvant_anim6)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim6 5 -1
  )
)
I 000052 55 15927         1462860614723 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1462860614722 2016.05.10 09:10:14)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860590988)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 25 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 28 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1318 0 49 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1320 0 50 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~1322 0 52 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1324 0 57 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1326 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~1328 0 60 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1330 0 65 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~1334 0 68 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1336 0 73 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1340 0 76 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1342 0 81 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1344 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1346 0 84 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1348 0 89 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1350 0 90 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1352 0 92 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1354 0 97 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1356 0 98 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1358 0 100 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal c0 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c1 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c2 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c3 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c4 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c5 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c6 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~1316 0 37 (_entity (_out ))))
      )
    )
    (divizor_reclama
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~1360 0 106 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 107 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{0~to~6}~1362 0 108 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 115 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(0)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 116 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(1)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 117 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(2)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 118 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(3)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 119 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(4)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation A0 0 122 (_component animatie0 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuv(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 123 (_component animatie1 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuv(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 124 (_component animatie2 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuv(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 125 (_component animatie3 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuv(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 126 (_component animatie4 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuv(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 127 (_component animatie5 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuv(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 128 (_component animatie6 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuv(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_instantiation M1 0 130 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((c0)(cuv(0)))
      ((c1)(cuv(1)))
      ((c2)(cuv(2)))
      ((c3)(cuv(3)))
      ((c4)(cuv(4)))
      ((c5)(cuv(5)))
      ((c6)(cuv(6)))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation DR1 0 131 (_component divizor_reclama )
    (_port
      ((CLK)(CLK))
      ((enable)((i 3)))
      ((temp)(temp))
    )
    (_use (_entity . divizor_reclama)
      (_port
        ((CLK)(CLK))
        ((enable)(enable))
        ((temp)(temp))
      )
    )
  )
  (_instantiation AFIS 0 132 (_component afisor )
    (_port
      ((CLK)(CLK))
      ((temp)(temp))
      ((litere_cuv)(litere_cuv))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 17 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit litere 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~34}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_signal (_internal cuv_mem ~std_logic_vector{0~to~34}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1336 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1340 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1342 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1344 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1348 0 89 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1354 0 97 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1358 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1362 0 108 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1364 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 111 (_array ~std_logic_vector{27~downto~0}~1364 ((_to (i 0)(i 6))))))
    (_signal (_internal cuv matrice 0 112 (_architecture (_uni ))))
    (_process
      (line__120(_architecture 0 0 120 (_assignment (_simple)(_alias((cuv_mem)(lit(0))(lit(1))(lit(2))(lit(3))(lit(4))))(_target(7))(_sensitivity(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_reclama 1 -1
  )
)
I 000044 55 1537          1462861403674 arh
(_unit VHDL (text_anim0 0 6 (arh 0 14 ))
  (_version v33)
  (_time 1462861403673 2016.05.10 09:23:23)
  (_source (\./src/text_anim0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462861403596)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal cuv_in ~std_logic_vector{0~to~27}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~27}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal cuv_out ~std_logic_vector{0~to~27}~122 0 10 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000046 55 4287          1462861412908 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 15 ))
  (_version v33)
  (_time 1462861412907 2016.05.10 09:23:32)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599334)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (text_anim0
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal enable1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal enable2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal cuv_in ~std_logic_vector{0~to~27}~13 0 31 (_entity (_in ))))
        (_port (_internal cuv_out ~std_logic_vector{0~to~27}~134 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 37 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"000"\))
      ((enable_anim)(enable_animatie1))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation is_enable2 0 38 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"111"\))
      ((enable_anim)(enable_animatie2))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation TA0 0 39 (_component text_anim0 )
    (_port
      ((CLK)(CLK))
      ((enable1)(enable_animatie1))
      ((enable2)(enable_animatie2))
      ((cuv_in)(cuv(t_0_27)))
      ((cuv_out)(cuvant_anim0))
    )
    (_use (_entity . text_anim0)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_animatie2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{0~to~27}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{0{0~to~27}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 4287          1462861576944 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 15 ))
  (_version v33)
  (_time 1462861576943 2016.05.10 09:26:16)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599334)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (text_anim0
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal enable1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal enable2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal cuv_in ~std_logic_vector{0~to~27}~13 0 31 (_entity (_in ))))
        (_port (_internal cuv_out ~std_logic_vector{0~to~27}~134 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 37 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"000"\))
      ((enable_anim)(enable_animatie1))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation is_enable2 0 38 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"111"\))
      ((enable_anim)(enable_animatie2))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation TA0 0 39 (_component text_anim0 )
    (_port
      ((CLK)(CLK))
      ((enable1)(enable_animatie1))
      ((enable2)(enable_animatie2))
      ((cuv_in)(cuv(t_0_27)))
      ((cuv_out)(cuvant_anim0))
    )
    (_use (_entity . text_anim0)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_animatie2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{0~to~27}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{0{0~to~27}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 2919          1462864416477 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462864416476 2016.05.10 10:13:36)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462864416336)
    (_use )
  )
  (_object
    (_port (_internal in_ROM ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 16 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_signal (_internal litere alfabet 0 17 (_architecture (_uni ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2995          1462866667057 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462866667057 2016.05.10 10:51:07)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462866659015)
    (_use )
  )
  (_object
    (_type (_internal ~INTEGER~range~0~to~23~12 0 7 (_scalar (_to (i 0)(i 23)))))
    (_port (_internal in_ROM ~INTEGER~range~0~to~23~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 16 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_constant (_internal litere alfabet 0 17 (_architecture ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1792          1462904477942 comportamental
(_unit VHDL (fade 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462904477943 2016.05.10 21:21:17)
  (_source (\./src/fade.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462904477847)
    (_use )
  )
  (_object
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal cuv_out ~std_logic_vector{0~to~27}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7))(_sensitivity(1)(0)(2)(6)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1792          1462904482734 comportamental
(_unit VHDL (fade 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462904482734 2016.05.10 21:21:22)
  (_source (\./src/fade.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462904477847)
    (_use )
  )
  (_object
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal cuv_out ~std_logic_vector{0~to~27}~12 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7))(_sensitivity(5)(3)(6)(2)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 6255          1462904660498 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 15 ))
  (_version v33)
  (_time 1462904660498 2016.05.10 21:24:20)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860601396)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (pwm
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (fade
      (_object
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1312 0 40 (_entity (_in ))))
        (_port (_internal cuv_out ~std_logic_vector{0~to~27}~13 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 45 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"011"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation PWM1 0 46 (_component pwm )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((pwm_out)(temp))
    )
    (_use (_entity . pwm)
    )
  )
  (_instantiation FADE1 0 57 (_component fade )
    (_port
      ((temp)(temp))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((cuv_out)(cuvant_anim3))
    )
    (_use (_entity . fade)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__49(_architecture 1 0 49 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__52(_architecture 4 0 52 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim3 5 -1
  )
)
I 000055 55 2995          1462907333658 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462907333658 2016.05.10 22:08:53)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462866659015)
    (_use )
  )
  (_object
    (_type (_internal ~INTEGER~range~0~to~23~12 0 7 (_scalar (_to (i 0)(i 23)))))
    (_port (_internal in_ROM ~INTEGER~range~0~to~23~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 16 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_constant (_internal litere alfabet 0 17 (_architecture ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2995          1462907338112 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462907338111 2016.05.10 22:08:58)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462866659015)
    (_use )
  )
  (_object
    (_type (_internal ~INTEGER~range~0~to~23~12 0 7 (_scalar (_to (i 0)(i 23)))))
    (_port (_internal in_ROM ~INTEGER~range~0~to~23~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 16 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_constant (_internal litere alfabet 0 17 (_architecture ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000044 55 1917          1462907618642 arh
(_unit VHDL (luminozitate_procent 0 6 (arh 0 11 ))
  (_version v33)
  (_time 1462907618642 2016.05.10 22:13:38)
  (_source (\./src/luminozitate_procent.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462907618440)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal pwm ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal divizor ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~INTEGER~range~0~to~100~13 0 14 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal procent ~INTEGER~range~0~to~100~13 0 14 (_architecture (_uni ))))
    (_signal (_internal pwm_level ~INTEGER~range~0~to~100~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
    (_signal (_internal numar ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4)(5)(6)(2))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000046 55 7731          1462907656643 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 15 ))
  (_version v33)
  (_time 1462907656642 2016.05.10 22:14:16)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602037)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 43 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 43 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 43 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 43 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 43 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 44 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 44 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 44 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 44 (_entity (_out ))))
      )
    )
    (luminozitate_procent
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal pwm ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 56 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 57 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RA 0 65 (_component ritm_alert )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . ritm_alert)
    )
  )
  (_instantiation LP 0 66 (_component luminozitate_procent )
    (_port
      ((CLK)(CLK))
      ((CLK_new)(CLK_new))
      ((pwm)(pwm))
    )
    (_use (_entity . luminozitate_procent)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal pwm ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__67(_architecture 5 0 67 (_assignment (_simple)(_target(3))(_sensitivity(6(4))(7(3))(7(2))(7(1))(7(0))(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim4 6 -1
  )
)
I 000046 55 5019          1462952309550 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 15 ))
  (_version v33)
  (_time 1462952309550 2016.05.11 10:38:29)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860601396)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (pwm
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 38 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"011"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation PWM1 0 39 (_component pwm )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((pwm_out)(temp))
    )
    (_use (_entity . pwm)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__44(_architecture 3 0 44 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__45(_architecture 4 0 45 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__47(_architecture 5 0 47 (_assignment (_simple)(_target(3))(_sensitivity(5)(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim3 6 -1
  )
)
I 000055 55 1650          1462952340405 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462952340406 2016.05.11 10:39:00)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{0~to~0}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 )
    (2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1428          1462952356384 comportamental
(_unit VHDL (divizor_reclama 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462952356384 2016.05.11 10:39:16)
  (_source (\./src/divizor_reclama.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860596818)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal counter ~std_logic_vector{0~to~1}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000052 55 15907         1462952429978 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1462952429977 2016.05.11 10:40:29)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860590988)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~INTEGER~range~0~to~23~13 0 25 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 28 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1318 0 49 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1320 0 50 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~1322 0 52 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1324 0 57 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1326 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~1328 0 60 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1330 0 65 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~1334 0 68 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1336 0 73 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1340 0 76 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1342 0 81 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1344 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1346 0 84 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1348 0 89 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1350 0 90 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1352 0 92 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1354 0 97 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1356 0 98 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1358 0 100 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal c0 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c1 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c2 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c3 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c4 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c5 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c6 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~1316 0 37 (_entity (_out ))))
      )
    )
    (divizor_reclama
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~1360 0 106 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 107 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{0~to~6}~1362 0 108 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 115 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(0)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 116 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(1)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 117 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(2)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 118 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(3)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 119 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(4)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation A0 0 123 (_component animatie0 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuv(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 124 (_component animatie1 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuv(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 125 (_component animatie2 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuv(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 126 (_component animatie3 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuv(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 127 (_component animatie4 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuv(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 128 (_component animatie5 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuv(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 129 (_component animatie6 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuv(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_instantiation M1 0 131 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((c0)(cuv(0)))
      ((c1)(cuv(1)))
      ((c2)(cuv(2)))
      ((c3)(cuv(3)))
      ((c4)(cuv(4)))
      ((c5)(cuv(5)))
      ((c6)(cuv(6)))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation DR1 0 132 (_component divizor_reclama )
    (_port
      ((CLK)(CLK))
      ((enable)((i 3)))
      ((temp)(temp))
    )
    (_use (_entity . divizor_reclama)
      (_port
        ((CLK)(CLK))
        ((enable)(enable))
        ((temp)(temp))
      )
    )
  )
  (_instantiation AFIS 0 133 (_component afisor )
    (_port
      ((CLK)(CLK))
      ((temp)(temp))
      ((litere_cuv)(litere_cuv))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 17 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit litere 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~34}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_signal (_internal cuv_mem ~std_logic_vector{0~to~34}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~23~13 0 25 (_scalar (_to (i 0)(i 23)))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1336 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1340 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1342 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1344 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1348 0 89 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1354 0 97 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1358 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1362 0 108 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1364 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 111 (_array ~std_logic_vector{27~downto~0}~1364 ((_to (i 0)(i 6))))))
    (_signal (_internal cuv matrice 0 112 (_architecture (_uni ))))
    (_process
      (line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((cuv_mem)(lit(0))(lit(1))(lit(2))(lit(3))(lit(4))))(_target(6))(_sensitivity(5(4))(5(3))(5(2))(5(1))(5(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_reclama 1 -1
  )
)
I 000055 55 1475          1462952478666 comportamental
(_unit VHDL (divizor_reclama 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462952478665 2016.05.11 10:41:18)
  (_source (\./src/divizor_reclama.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860596818)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~12}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 12))))))
    (_signal (_internal counter ~std_logic_vector{0~to~12}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1749          1462952482228 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462952482227 2016.05.11 10:41:22)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 2083          1462990923785 comportamental
(_unit VHDL (cuvant4 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462990923785 2016.05.11 21:22:03)
  (_source (\./src/cuvant4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462990915286)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8)(7)(9)(10))(_sensitivity(2)(3)(0)(1)(4)(6)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 7932          1462991216941 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 15 ))
  (_version v33)
  (_time 1462991216941 2016.05.11 21:26:56)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602037)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 42 (_entity -1 )))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (cuvant4
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 53 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 53 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 53 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 53 (_entity (_out ))))
      )
    )
    (luminozitate_procent
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal pwm ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 64 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation RA 0 73 (_component ritm_alert )
    (_generic
      ((N)((i 24)))
    )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
  )
  (_instantiation CUV4 0 74 (_component cuvant4 )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . cuvant4)
    )
  )
  (_instantiation LP 0 75 (_component luminozitate_procent )
    (_port
      ((CLK)(CLK))
      ((CLK_new)(CLK_new))
      ((pwm)(pwm))
    )
    (_use (_entity . luminozitate_procent)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal pwm ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__69(_architecture 2 0 69 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__71(_architecture 4 0 71 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__76(_architecture 5 0 76 (_assignment (_simple)(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . anim4 6 -1
  )
)
I 000055 55 1732          1462991236848 comportamental
(_unit VHDL (ritm_alert 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462991236847 2016.05.11 21:27:16)
  (_source (\./src/ritm_alert.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462991236707)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 (_entity )))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~N}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(c 2))))))
    (_signal (_internal counter ~std_logic_vector{0~to~N}~13 0 15 (_architecture (_uni (_code 3)))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 3))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 4 -1
  )
)
I 000046 55 8022          1462991240285 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 15 ))
  (_version v33)
  (_time 1462991240285 2016.05.11 21:27:20)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602037)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 42 (_entity -1 )))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (cuvant4
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 52 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 53 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 53 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 53 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 53 (_entity (_out ))))
      )
    )
    (luminozitate_procent
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal pwm ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 64 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation RA 0 73 (_component ritm_alert )
    (_generic
      ((N)((i 24)))
    )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . ritm_alert)
      (_generic
        ((N)((i 24)))
      )
    )
  )
  (_instantiation CUV4 0 74 (_component cuvant4 )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . cuvant4)
    )
  )
  (_instantiation LP 0 75 (_component luminozitate_procent )
    (_port
      ((CLK)(CLK))
      ((CLK_new)(CLK_new))
      ((pwm)(pwm))
    )
    (_use (_entity . luminozitate_procent)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal pwm ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__69(_architecture 2 0 69 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__71(_architecture 4 0 71 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__76(_architecture 5 0 76 (_assignment (_simple)(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . anim4 6 -1
  )
)
I 000052 55 15907         1462996682445 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1462996682444 2016.05.11 22:58:02)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860590988)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~INTEGER~range~0~to~23~13 0 25 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 28 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1318 0 49 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1320 0 50 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~1322 0 52 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1324 0 57 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1326 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~1328 0 60 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1330 0 65 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~1334 0 68 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1336 0 73 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1340 0 76 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1342 0 81 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1344 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1346 0 84 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1348 0 89 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1350 0 90 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1352 0 92 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1354 0 97 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1356 0 98 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1358 0 100 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal c0 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c1 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c2 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c3 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c4 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c5 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c6 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~1316 0 37 (_entity (_out ))))
      )
    )
    (divizor_reclama
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~1360 0 106 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 107 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{0~to~6}~1362 0 108 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 115 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(0)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 116 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(1)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 117 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(2)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 118 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(3)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 119 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(4)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation A0 0 123 (_component animatie0 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuv(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 124 (_component animatie1 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuv(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 125 (_component animatie2 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuv(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 126 (_component animatie3 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuv(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 127 (_component animatie4 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuv(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 128 (_component animatie5 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuv(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 129 (_component animatie6 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuv(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_instantiation M1 0 131 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((c0)(cuv(0)))
      ((c1)(cuv(1)))
      ((c2)(cuv(2)))
      ((c3)(cuv(3)))
      ((c4)(cuv(4)))
      ((c5)(cuv(5)))
      ((c6)(cuv(6)))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation DR1 0 132 (_component divizor_reclama )
    (_port
      ((CLK)(CLK))
      ((enable)((i 3)))
      ((temp)(temp))
    )
    (_use (_entity . divizor_reclama)
      (_port
        ((CLK)(CLK))
        ((enable)(enable))
        ((temp)(temp))
      )
    )
  )
  (_instantiation AFIS 0 133 (_component afisor )
    (_port
      ((CLK)(CLK))
      ((temp)(temp))
      ((litere_cuv)(litere_cuv))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 17 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit litere 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~34}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_signal (_internal cuv_mem ~std_logic_vector{0~to~34}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~23~13 0 25 (_scalar (_to (i 0)(i 23)))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1336 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1340 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1342 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1344 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1348 0 89 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1354 0 97 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1358 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1362 0 108 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1364 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 111 (_array ~std_logic_vector{27~downto~0}~1364 ((_to (i 0)(i 6))))))
    (_signal (_internal cuv matrice 0 112 (_architecture (_uni ))))
    (_process
      (line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((cuv_mem)(lit(0))(lit(1))(lit(2))(lit(3))(lit(4))))(_target(6))(_sensitivity(5(4))(5(3))(5(2))(5(1))(5(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_reclama 1 -1
  )
)
I 000055 55 2518          1462996684399 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462996684398 2016.05.11 22:58:04)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860592240)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in6 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1218 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 5))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))(11)(9)(8)(10))(_sensitivity(12)(7)(5)(6)(2)(3)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1749          1462996685242 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462996685241 2016.05.11 22:58:05)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000044 55 1582          1462996686085 arh
(_unit VHDL (pwm 0 6 (arh 0 12 ))
  (_version v33)
  (_time 1462996686085 2016.05.11 22:58:06)
  (_source (\./src/pmw.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462110113501)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000~13 0 16 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal count ~INTEGER~range~0~to~50000~13 0 16 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~50000~131 0 17 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal duty_cycle ~INTEGER~range~0~to~50000~131 0 17 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 18 (_scalar (_to (i 0)(i 1)))))
    (_variable (_internal flag ~INTEGER~range~0~to~1~13 0 18 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000055 55 1478          1462996686899 comportamental
(_unit VHDL (is_enable 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462996686898 2016.05.11 22:58:06)
  (_source (\./src/is_enable.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109726519)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal cod ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2690          1462996687695 comportamental
(_unit VHDL (stins_aprins 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462996687694 2016.05.11 22:58:07)
  (_source (\./src/stins_aprins.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860595114)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ((i 2))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(11(3))(11(2))(11(1))(11(0))(12)(13)(10)(8)(9)(7))(_sensitivity(11)(12)(13)(3)(5)(6)(1)(2)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2675          1462996688179 comportamental
(_unit VHDL (registru_inel_schimbare_litera 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462996688179 2016.05.11 22:58:08)
  (_source (\./src/registru_inel_schimbare_litera.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860595630)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_variable (_internal index ~extSTD.STANDARD.NATURAL 0 20 (_process 0 ((i 0)))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(9)(10)(11(3))(11(2))(11(1))(11(0)))(_sensitivity(0)(2)(4)(6)(5)(1)(3)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2747          1462996688711 comportamental
(_unit VHDL (curgere 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462996688710 2016.05.11 22:58:08)
  (_source (\./src/curgere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462114032186)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_variable (_internal nivel ~extSTD.STANDARD.NATURAL 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8)(6)(9)(7))(_sensitivity(1)(0)(5)(2)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1475          1462996689211 comportamental
(_unit VHDL (divizor_reclama 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462996689210 2016.05.11 22:58:09)
  (_source (\./src/divizor_reclama.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860596818)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~12}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 12))))))
    (_signal (_internal counter ~std_logic_vector{0~to~12}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 3555          1462996690008 comportamental
(_unit VHDL (afisor 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462996690007 2016.05.11 22:58:10)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860597380)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_variable (_internal p ~extSTD.STANDARD.NATURAL 0 24 (_process 4 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_0_6))))(_target(5))(_sensitivity(2(t_0_6))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_7_13))))(_target(6))(_sensitivity(2(t_7_13))))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_14_20))))(_target(7))(_sensitivity(2(t_14_20))))))
      (line__21(_architecture 3 0 21 (_assignment (_simple)(_alias((litera4)(litere_cuv(t_21_27))))(_target(8))(_sensitivity(2(t_21_27))))))
      (line__23(_architecture 4 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0))(_read(5)(6)(7)(8)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . comportamental 5 -1
  )
)
I 000055 55 1731          1462996690835 comportamental
(_unit VHDL (ritm_alert 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1462996690835 2016.05.11 22:58:10)
  (_source (\./src/ritm_alert.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462996690775)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000044 55 2173          1462996691695 arh
(_unit VHDL (luminozitate_procent 0 6 (arh 0 11 ))
  (_version v33)
  (_time 1462996691694 2016.05.11 22:58:11)
  (_source (\./src/luminozitate_procent.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462907618440)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal pwm ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal divider ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal percent ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal pwm_level ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~INTEGER~range~0~to~4~13 0 19 (_scalar (_to (i 0)(i 4)))))
    (_variable (_internal numar ~INTEGER~range~0~to~4~13 0 19 (_process 0 )))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4)(5)(2))(_sensitivity(0)(1))(_read(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 2 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000055 55 2419          1462996692617 comportamental
(_unit VHDL (cuvant4 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462996692616 2016.05.11 22:58:12)
  (_source (\./src/cuvant4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462996692462)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal semnal ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 17 (_scalar (_to (i 0)(i 1)))))
    (_variable (_internal counter ~INTEGER~range~0~to~1~13 0 17 (_process 0 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(9)(10)(8)(11)(7))(_sensitivity(2)(5)(6)(1)(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2995          1462996693117 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1462996693116 2016.05.11 22:58:13)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462866659015)
    (_use )
  )
  (_object
    (_type (_internal ~INTEGER~range~0~to~23~12 0 7 (_scalar (_to (i 0)(i 23)))))
    (_port (_internal in_ROM ~INTEGER~range~0~to~23~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 16 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_constant (_internal litere alfabet 0 17 (_architecture ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 3706          1462996693945 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 15 ))
  (_version v33)
  (_time 1462996693944 2016.05.11 22:58:13)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599334)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 28 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"000"\))
      ((enable_anim)(enable_animatie1))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation is_enable2 0 29 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"111"\))
      ((enable_anim)(enable_animatie2))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_animatie1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_animatie2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~to~27}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(4))(_sensitivity(5)(6)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(3))(_sensitivity(4)(0(t_0_27))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . anim0 2 -1
  )
)
I 000046 55 7293          1462996694758 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 15 ))
  (_version v33)
  (_time 1462996694757 2016.05.11 22:58:14)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599927)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in6 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 49 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"001"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RI 0 58 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_in6)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__59(_architecture 5 0 59 (_assignment (_simple)(_alias((cuvant_anim1)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim1 6 -1
  )
)
I 000046 55 7171          1462996695304 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 15 ))
  (_version v33)
  (_time 1462996695304 2016.05.11 22:58:15)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860600818)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (stins_aprins
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 49 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"010"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation S_A 0 58 (_component stins_aprins )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . stins_aprins)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__59(_architecture 5 0 59 (_assignment (_simple)(_alias((cuvant_anim2)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim2 6 -1
  )
)
I 000046 55 5019          1462996695820 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 15 ))
  (_version v33)
  (_time 1462996695819 2016.05.11 22:58:15)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860601396)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (pwm
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 38 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"011"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation PWM1 0 39 (_component pwm )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((pwm_out)(temp))
    )
    (_use (_entity . pwm)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__44(_architecture 3 0 44 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__45(_architecture 4 0 45 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__47(_architecture 5 0 47 (_assignment (_simple)(_target(3))(_sensitivity(5)(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim3 6 -1
  )
)
I 000046 55 8001          1462996696320 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 15 ))
  (_version v33)
  (_time 1462996696319 2016.05.11 22:58:16)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602037)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (cuvant4
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 52 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 52 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 52 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 52 (_entity (_out ))))
        (_port (_internal semnal ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (luminozitate_procent
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal pwm ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 64 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation RA 0 73 (_component ritm_alert )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . ritm_alert)
    )
  )
  (_instantiation CUV4 0 74 (_component cuvant4 )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
      ((semnal)(semnal))
    )
    (_use (_entity . cuvant4)
    )
  )
  (_instantiation LP 0 75 (_component luminozitate_procent )
    (_port
      ((CLK)(CLK))
      ((CLK_new)(semnal))
      ((pwm)(pwm))
    )
    (_use (_entity . luminozitate_procent)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal pwm ~extieee.std_logic_1164.std_logic 0 61 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(7(0)))(_sensitivity(0(t_0_6))))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(7(1)))(_sensitivity(0(t_7_13))))))
      (line__69(_architecture 2 0 69 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(7(2)))(_sensitivity(0(t_14_20))))))
      (line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(7(3)))(_sensitivity(0(t_21_27))))))
      (line__71(_architecture 4 0 71 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(7(4)))(_sensitivity(0(t_28_34))))))
      (line__76(_architecture 5 0 76 (_assignment (_simple)(_target(3))(_sensitivity(8(3))(8(2))(8(1))(8(0))(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . anim4 6 -1
  )
)
I 000046 55 7226          1462996697133 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 15 ))
  (_version v33)
  (_time 1462996697132 2016.05.11 22:58:17)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602583)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (registru_inel_schimbare_litera
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 49 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"101"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RISL 0 58 (_component registru_inel_schimbare_litera )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . registru_inel_schimbare_litera)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_alias((cuvant_anim5)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim5 6 -1
  )
)
I 000046 55 6540          1462996697617 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 15 ))
  (_version v33)
  (_time 1462996697616 2016.05.11 22:58:17)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860603114)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (curgere
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"110"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 47 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation C 0 54 (_component curgere )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((copie_lit1)(lit_in(0)))
      ((copie_lit2)(lit_in(1)))
      ((copie_lit3)(lit_in(2)))
      ((copie_lit4)(lit_in(3)))
      ((lit1)(lit_out(0)))
      ((lit2)(lit_out(1)))
      ((lit3)(lit_out(2)))
      ((lit4)(lit_out(3)))
    )
    (_use (_entity . curgere)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1310 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((cuvant_anim6)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim6 5 -1
  )
)
I 000055 55 2231          1462996698461 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1462996698460 2016.05.11 22:58:18)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860591223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal c0 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c1 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c2 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c3 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c4 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c5 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c6 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1214 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~1214 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(5)(8)(4)(7)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000052 55 15907         1463040643525 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1463040643524 2016.05.12 11:10:43)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860590988)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~INTEGER~range~0~to~23~13 0 25 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 28 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1318 0 49 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1320 0 50 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~1322 0 52 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1324 0 57 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1326 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~1328 0 60 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1330 0 65 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~1334 0 68 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1336 0 73 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1340 0 76 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1342 0 81 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1344 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1346 0 84 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1348 0 89 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1350 0 90 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1352 0 92 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1354 0 97 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1356 0 98 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1358 0 100 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal c0 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c1 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c2 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c3 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c4 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c5 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c6 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~1316 0 37 (_entity (_out ))))
      )
    )
    (divizor_reclama
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~1360 0 106 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 107 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{0~to~6}~1362 0 108 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 115 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(0)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 116 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(1)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 117 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(2)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 118 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(3)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 119 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(4)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation A0 0 123 (_component animatie0 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuv(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 124 (_component animatie1 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuv(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 125 (_component animatie2 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuv(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 126 (_component animatie3 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuv(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 127 (_component animatie4 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuv(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 128 (_component animatie5 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuv(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 129 (_component animatie6 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuv(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_instantiation M1 0 131 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((c0)(cuv(0)))
      ((c1)(cuv(1)))
      ((c2)(cuv(2)))
      ((c3)(cuv(3)))
      ((c4)(cuv(4)))
      ((c5)(cuv(5)))
      ((c6)(cuv(6)))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation DR1 0 132 (_component divizor_reclama )
    (_port
      ((CLK)(CLK))
      ((enable)((i 3)))
      ((temp)(temp))
    )
    (_use (_entity . divizor_reclama)
      (_port
        ((CLK)(CLK))
        ((enable)(enable))
        ((temp)(temp))
      )
    )
  )
  (_instantiation AFIS 0 133 (_component afisor )
    (_port
      ((CLK)(CLK))
      ((temp)(temp))
      ((litere_cuv)(litere_cuv))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 17 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit litere 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~34}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_signal (_internal cuv_mem ~std_logic_vector{0~to~34}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~23~13 0 25 (_scalar (_to (i 0)(i 23)))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1336 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1340 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1342 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1344 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1348 0 89 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1354 0 97 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1358 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1362 0 108 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1364 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 111 (_array ~std_logic_vector{27~downto~0}~1364 ((_to (i 0)(i 6))))))
    (_signal (_internal cuv matrice 0 112 (_architecture (_uni ))))
    (_process
      (line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((cuv_mem)(lit(0))(lit(1))(lit(2))(lit(3))(lit(4))))(_target(6))(_sensitivity(5(4))(5(3))(5(2))(5(1))(5(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_reclama 1 -1
  )
)
I 000055 55 2518          1463040645697 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463040645696 2016.05.12 11:10:45)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860592240)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in6 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1218 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 5))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))(9)(8)(10)(11))(_sensitivity(12)(0)(1)(5)(6)(4)(2)(7)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1749          1463040646275 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1463040646274 2016.05.12 11:10:46)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
I 000044 55 1582          1463040646899 arh
(_unit VHDL (pwm 0 6 (arh 0 12 ))
  (_version v33)
  (_time 1463040646899 2016.05.12 11:10:46)
  (_source (\./src/pmw.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462110113501)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000~13 0 16 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal count ~INTEGER~range~0~to~50000~13 0 16 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~50000~131 0 17 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal duty_cycle ~INTEGER~range~0~to~50000~131 0 17 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 18 (_scalar (_to (i 0)(i 1)))))
    (_variable (_internal flag ~INTEGER~range~0~to~1~13 0 18 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000055 55 1478          1463040647760 comportamental
(_unit VHDL (is_enable 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463040647759 2016.05.12 11:10:47)
  (_source (\./src/is_enable.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109726519)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal cod ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2690          1463040648275 comportamental
(_unit VHDL (stins_aprins 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463040648274 2016.05.12 11:10:48)
  (_source (\./src/stins_aprins.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860595114)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ((i 2))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(10)(7)(9)(8)(11(3))(11(2))(11(1))(11(0))(12)(13))(_sensitivity(5)(2)(1)(3)(6)(0)(4)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2675          1463040649556 comportamental
(_unit VHDL (registru_inel_schimbare_litera 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463040649555 2016.05.12 11:10:49)
  (_source (\./src/registru_inel_schimbare_litera.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860595630)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_variable (_internal index ~extSTD.STANDARD.NATURAL 0 20 (_process 0 ((i 0)))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(9)(10)(11(3))(11(2))(11(1))(11(0)))(_sensitivity(1)(5)(0)(2)(3)(4)(6)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2747          1463040650744 comportamental
(_unit VHDL (curgere 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463040650743 2016.05.12 11:10:50)
  (_source (\./src/curgere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462114032186)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_variable (_internal nivel ~extSTD.STANDARD.NATURAL 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8)(9)(6)(7))(_sensitivity(0)(1)(2)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1475          1463040651275 comportamental
(_unit VHDL (divizor_reclama 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1463040651274 2016.05.12 11:10:51)
  (_source (\./src/divizor_reclama.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860596818)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~12}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 12))))))
    (_signal (_internal counter ~std_logic_vector{0~to~12}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 3555          1463040652103 comportamental
(_unit VHDL (afisor 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463040652118 2016.05.12 11:10:52)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860597380)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_variable (_internal p ~extSTD.STANDARD.NATURAL 0 24 (_process 4 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_0_6))))(_target(5))(_sensitivity(2(t_0_6))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_7_13))))(_target(6))(_sensitivity(2(t_7_13))))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_14_20))))(_target(7))(_sensitivity(2(t_14_20))))))
      (line__21(_architecture 3 0 21 (_assignment (_simple)(_alias((litera4)(litere_cuv(t_21_27))))(_target(8))(_sensitivity(2(t_21_27))))))
      (line__23(_architecture 4 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0))(_read(1)(5)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . comportamental 5 -1
  )
)
I 000055 55 2033          1463040653010 comportamental
(_unit VHDL (ritm_alert 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1463040653009 2016.05.12 11:10:53)
  (_source (\./src/ritm_alert.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463040652978)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal tc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_signal (_internal tc_2 ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(4)(5)(6))(_sensitivity(0)(1))(_read(4)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(5)))))
      (line__39(_architecture 2 0 39 (_assignment (_simple)(_alias((tc)(tc_2)))(_target(3))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 3 -1
  )
)
I 000044 55 2177          1463040653541 arh
(_unit VHDL (luminozitate_procent 0 6 (arh 0 11 ))
  (_version v33)
  (_time 1463040653540 2016.05.12 11:10:53)
  (_source (\./src/luminozitate_procent.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463040653479)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal semnal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal pwm ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal divider ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal percent ~std_logic_vector{6~downto~0}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal pwm_level ~std_logic_vector{6~downto~0}~13 0 15 (_architecture (_uni ((_others(i 2)))))))
    (_variable (_internal numar ~extSTD.STANDARD.INTEGER 0 19 (_process 0 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(3)(4)(5))(_sensitivity(0)(1))(_read(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000055 55 2335          1463040654041 comportamental
(_unit VHDL (cuvant4 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463040654040 2016.05.12 11:10:54)
  (_source (\./src/cuvant4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463040654011)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 14 (_scalar (_to (i 0)(i 1)))))
    (_signal (_internal counter ~INTEGER~range~0~to~1~13 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(11)(8)(10)(9)(7))(_sensitivity(11)(6)(1)(3)(0)(2)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2995          1463040654572 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1463040654571 2016.05.12 11:10:54)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462866659015)
    (_use )
  )
  (_object
    (_type (_internal ~INTEGER~range~0~to~23~12 0 7 (_scalar (_to (i 0)(i 23)))))
    (_port (_internal in_ROM ~INTEGER~range~0~to~23~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 16 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_constant (_internal litere alfabet 0 17 (_architecture ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 3706          1463040655088 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 15 ))
  (_version v33)
  (_time 1463040655087 2016.05.12 11:10:55)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599334)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 28 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"000"\))
      ((enable_anim)(enable_animatie1))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation is_enable2 0 29 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"111"\))
      ((enable_anim)(enable_animatie2))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_animatie1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_animatie2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~to~27}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(4))(_sensitivity(5)(6)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(3))(_sensitivity(4)(0(t_0_27))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . anim0 2 -1
  )
)
I 000046 55 7293          1463040655588 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 15 ))
  (_version v33)
  (_time 1463040655587 2016.05.12 11:10:55)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599927)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in6 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 49 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"001"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RI 0 58 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_in6)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__59(_architecture 5 0 59 (_assignment (_simple)(_alias((cuvant_anim1)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim1 6 -1
  )
)
I 000046 55 7171          1463040656853 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 15 ))
  (_version v33)
  (_time 1463040656852 2016.05.12 11:10:56)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860600818)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (stins_aprins
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 49 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"010"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation S_A 0 58 (_component stins_aprins )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . stins_aprins)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__59(_architecture 5 0 59 (_assignment (_simple)(_alias((cuvant_anim2)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim2 6 -1
  )
)
I 000046 55 5019          1463040657400 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 15 ))
  (_version v33)
  (_time 1463040657399 2016.05.12 11:10:57)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860601396)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (pwm
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 38 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"011"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation PWM1 0 39 (_component pwm )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((pwm_out)(temp))
    )
    (_use (_entity . pwm)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__44(_architecture 3 0 44 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__45(_architecture 4 0 45 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__47(_architecture 5 0 47 (_assignment (_simple)(_target(3))(_sensitivity(5)(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim3 6 -1
  )
)
I 000046 55 8084          1463040657931 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 15 ))
  (_version v33)
  (_time 1463040657930 2016.05.12 11:10:57)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602037)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
        (_port (_internal tc ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (cuvant4
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 51 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 52 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 52 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 52 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 52 (_entity (_out ))))
      )
    )
    (luminozitate_procent
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal semnal ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal pwm ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 63 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation RA 0 72 (_component ritm_alert )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
      ((tc)(tc))
    )
    (_use (_entity . ritm_alert)
    )
  )
  (_instantiation CUV4 0 73 (_component cuvant4 )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . cuvant4)
    )
  )
  (_instantiation LP 0 74 (_component luminozitate_procent )
    (_port
      ((CLK)(CLK))
      ((semnal)(tc))
      ((pwm)(pwm))
    )
    (_use (_entity . luminozitate_procent)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal semnal ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal tc ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal pwm ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(8(0)))(_sensitivity(0(t_0_6))))))
      (line__67(_architecture 1 0 67 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(8(1)))(_sensitivity(0(t_7_13))))))
      (line__68(_architecture 2 0 68 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(8(2)))(_sensitivity(0(t_14_20))))))
      (line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(8(3)))(_sensitivity(0(t_21_27))))))
      (line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(8(4)))(_sensitivity(0(t_28_34))))))
      (line__75(_architecture 5 0 75 (_assignment (_simple)(_target(3))(_sensitivity(9(3))(9(2))(9(1))(9(0))(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . anim4 6 -1
  )
)
I 000046 55 7226          1463040659055 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 15 ))
  (_version v33)
  (_time 1463040659055 2016.05.12 11:10:59)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602583)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (registru_inel_schimbare_litera
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 49 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"101"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RISL 0 58 (_component registru_inel_schimbare_litera )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . registru_inel_schimbare_litera)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_alias((cuvant_anim5)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim5 6 -1
  )
)
I 000046 55 6540          1463040659572 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 15 ))
  (_version v33)
  (_time 1463040659571 2016.05.12 11:10:59)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860603114)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (curgere
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"110"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 47 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation C 0 54 (_component curgere )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((copie_lit1)(lit_in(0)))
      ((copie_lit2)(lit_in(1)))
      ((copie_lit3)(lit_in(2)))
      ((copie_lit4)(lit_in(3)))
      ((lit1)(lit_out(0)))
      ((lit2)(lit_out(1)))
      ((lit3)(lit_out(2)))
      ((lit4)(lit_out(3)))
    )
    (_use (_entity . curgere)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1310 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((cuvant_anim6)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim6 5 -1
  )
)
I 000055 55 2231          1463040660103 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463040660102 2016.05.12 11:11:00)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860591223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal c0 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c1 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c2 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c3 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c4 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c5 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c6 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1214 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~1214 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(0)(4)(5)(7)(8)(2)(3)(6)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
V 000052 55 15907         1463045558919 arh_reclama
(_unit VHDL (reclama 0 6 (arh_reclama 0 13 ))
  (_version v33)
  (_time 1463045558918 2016.05.12 12:32:38)
  (_source (\./src/main.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860590988)
    (_use )
  )
  (_component
    (memorie_ROM
      (_object
        (_port (_internal in_ROM ~INTEGER~range~0~to~23~13 0 25 (_entity (_in ))))
        (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal out_ROM ~std_logic_vector{0~to~6}~132 0 28 (_entity (_out ))))
      )
    )
    (animatie0
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1318 0 49 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1320 0 50 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~1322 0 52 (_entity (_out ))))
      )
    )
    (animatie1
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1324 0 57 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1326 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~1328 0 60 (_entity (_out ))))
      )
    )
    (animatie2
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1330 0 65 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1332 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~1334 0 68 (_entity (_out ))))
      )
    )
    (animatie3
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1336 0 73 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1338 0 74 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~1340 0 76 (_entity (_out ))))
      )
    )
    (animatie4
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1342 0 81 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1344 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~1346 0 84 (_entity (_out ))))
      )
    )
    (animatie5
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1348 0 89 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1350 0 90 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~1352 0 92 (_entity (_out ))))
      )
    )
    (animatie6
      (_object
        (_port (_internal cuv ~std_logic_vector{0~to~34}~1354 0 97 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~1356 0 98 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~1358 0 100 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal sel ~std_logic_vector{2~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal c0 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c1 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c2 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c3 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c4 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c5 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal c6 ~std_logic_vector{27~downto~0}~1314 0 36 (_entity (_in ))))
        (_port (_internal cuvant ~std_logic_vector{27~downto~0}~1316 0 37 (_entity (_out ))))
      )
    )
    (divizor_reclama
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (afisor
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~1360 0 106 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 107 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{0~to~6}~1362 0 108 (_entity (_out ))))
      )
    )
  )
  (_instantiation R1 0 115 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 3)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(0)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R2 0 116 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 14)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(1)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R3 0 117 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 4)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(2)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R4 0 118 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 5)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(3)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation R5 0 119 (_component memorie_ROM )
    (_port
      ((in_ROM)((i 0)))
      ((CS_ROM)((i 3)))
      ((CLK)(CLK))
      ((out_ROM)(lit(4)))
    )
    (_use (_entity . memorie_rom)
      (_port
        ((in_ROM)(in_ROM))
        ((CS_ROM)(CS_ROM))
        ((CLK)(CLK))
        ((out_ROM)(out_ROM))
      )
    )
  )
  (_instantiation A0 0 123 (_component animatie0 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim0)(cuv(0)))
    )
    (_use (_entity . animatie0)
    )
  )
  (_instantiation A1 0 124 (_component animatie1 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim1)(cuv(1)))
    )
    (_use (_entity . animatie1)
    )
  )
  (_instantiation A2 0 125 (_component animatie2 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim2)(cuv(2)))
    )
    (_use (_entity . animatie2)
    )
  )
  (_instantiation A3 0 126 (_component animatie3 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim3)(cuv(3)))
    )
    (_use (_entity . animatie3)
    )
  )
  (_instantiation A4 0 127 (_component animatie4 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim4)(cuv(4)))
    )
    (_use (_entity . animatie4)
    )
  )
  (_instantiation A5 0 128 (_component animatie5 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim5)(cuv(5)))
    )
    (_use (_entity . animatie5)
    )
  )
  (_instantiation A6 0 129 (_component animatie6 )
    (_port
      ((cuv)(cuv_mem))
      ((enable_in)(sel_animatie))
      ((CLK)(CLK))
      ((cuvant_anim6)(cuv(6)))
    )
    (_use (_entity . animatie6)
    )
  )
  (_instantiation M1 0 131 (_component mux )
    (_port
      ((sel)(sel_animatie))
      ((CLK)(CLK))
      ((c0)(cuv(0)))
      ((c1)(cuv(1)))
      ((c2)(cuv(2)))
      ((c3)(cuv(3)))
      ((c4)(cuv(4)))
      ((c5)(cuv(5)))
      ((c6)(cuv(6)))
      ((cuvant)(litere_cuv))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation DR1 0 132 (_component divizor_reclama )
    (_port
      ((CLK)(CLK))
      ((enable)((i 3)))
      ((temp)(temp))
    )
    (_use (_entity . divizor_reclama)
      (_port
        ((CLK)(CLK))
        ((enable)(enable))
        ((temp)(temp))
      )
    )
  )
  (_instantiation AFIS 0 133 (_component afisor )
    (_port
      ((CLK)(CLK))
      ((temp)(temp))
      ((litere_cuv)(litere_cuv))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel_animatie ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 17 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit litere 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~34}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_signal (_internal cuv_mem ~std_logic_vector{0~to~34}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal litere_cuv ~std_logic_vector{0~to~27}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~23~13 0 25 (_scalar (_to (i 0)(i 23)))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1320 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1322 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1330 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1332 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1336 0 73 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1340 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1342 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1344 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1348 0 89 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~1354 0 97 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1358 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~27}~1360 0 106 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1362 0 108 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1364 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal matrice 0 111 (_array ~std_logic_vector{27~downto~0}~1364 ((_to (i 0)(i 6))))))
    (_signal (_internal cuv matrice 0 112 (_architecture (_uni ))))
    (_process
      (line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((cuv_mem)(lit(0))(lit(1))(lit(2))(lit(3))(lit(4))))(_target(6))(_sensitivity(5(4))(5(3))(5(2))(5(1))(5(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_reclama 1 -1
  )
)
V 000055 55 2518          1463045559606 comportamental
(_unit VHDL (registru_inel 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463045559605 2016.05.12 12:32:39)
  (_source (\./src/registru_inel.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860592240)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_port (_internal lit_in6 ~std_logic_vector{0~to~6}~1210 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1218 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1218 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 5))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(12(5))(12(4))(12(3))(12(2))(12(1))(12(0))(11)(10)(8)(9))(_sensitivity(12)(2)(3)(4)(5)(6)(7)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
V 000055 55 1749          1463045560481 comportamental
(_unit VHDL (divizor_frecventa_1 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1463045560480 2016.05.12 12:32:40)
  (_source (\./src/divizor_frecventa_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461222229729)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 3))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1))(_read(3)(4)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((LED)(temp)))(_target(2))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 2 -1
  )
)
V 000044 55 1582          1463045561387 arh
(_unit VHDL (pwm 0 6 (arh 0 12 ))
  (_version v33)
  (_time 1463045561386 2016.05.12 12:32:41)
  (_source (\./src/pmw.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462110113501)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~50000~13 0 16 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal count ~INTEGER~range~0~to~50000~13 0 16 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~50000~131 0 17 (_scalar (_to (i 0)(i 50000)))))
    (_variable (_internal duty_cycle ~INTEGER~range~0~to~50000~131 0 17 (_process 0 )))
    (_type (_internal ~INTEGER~range~0~to~1~13 0 18 (_scalar (_to (i 0)(i 1)))))
    (_variable (_internal flag ~INTEGER~range~0~to~1~13 0 18 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
V 000055 55 1478          1463045562309 comportamental
(_unit VHDL (is_enable 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463045562308 2016.05.12 12:32:42)
  (_source (\./src/is_enable.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462109726519)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal cod ~std_logic_vector{2~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
V 000055 55 2690          1463045562996 comportamental
(_unit VHDL (stins_aprins 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463045562996 2016.05.12 12:32:42)
  (_source (\./src/stins_aprins.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860595114)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_signal (_internal counter1 ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 0))))))
    (_signal (_internal counter2 ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ((i 2))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(7)(10)(9)(8)(11(3))(11(2))(11(1))(11(0))(12)(13))(_sensitivity(1)(2)(3)(4)(5)(6)(0)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
V 000055 55 2675          1463045563559 comportamental
(_unit VHDL (registru_inel_schimbare_litera 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463045563558 2016.05.12 12:32:43)
  (_source (\./src/registru_inel_schimbare_litera.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860595630)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~128 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~128 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1216 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1216 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 15 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit litere 0 16 (_architecture (_uni ))))
    (_variable (_internal index ~extSTD.STANDARD.NATURAL 0 20 (_process 0 ((i 0)))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(9)(10)(7)(11(3))(11(2))(11(1))(11(0)))(_sensitivity(5)(2)(4)(6)(3)(0)(1)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comportamental 1 -1
  )
)
V 000055 55 2747          1463045564497 comportamental
(_unit VHDL (curgere 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463045564496 2016.05.12 12:32:44)
  (_source (\./src/curgere.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462114032186)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~126 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~6}~1214 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal lit1 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit2 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit3 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_port (_internal lit4 ~std_logic_vector{0~to~6}~1214 0 9 (_entity (_out ))))
    (_variable (_internal nivel ~extSTD.STANDARD.NATURAL 0 16 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8)(6)(7)(9))(_sensitivity(3)(4)(5)(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 )
    (3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
    (3 3 3 )
  )
  (_model . comportamental 1 -1
  )
)
V 000055 55 1475          1463045565122 comportamental
(_unit VHDL (divizor_reclama 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1463045565121 2016.05.12 12:32:45)
  (_source (\./src/divizor_reclama.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860596818)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~12}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 12))))))
    (_signal (_internal counter ~std_logic_vector{0~to~12}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
V 000055 55 3555          1463045566106 comportamental
(_unit VHDL (afisor 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463045566105 2016.05.12 12:32:46)
  (_source (\./src/afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860597380)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal temp ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal litere_cuv ~std_logic_vector{0~to~27}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal catod ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_signal (_internal litera1 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera2 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera3 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal litera4 ~std_logic_vector{0~to~6}~13 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_variable (_internal p ~extSTD.STANDARD.NATURAL 0 24 (_process 4 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((litera1)(litere_cuv(t_0_6))))(_target(5))(_sensitivity(2(t_0_6))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_alias((litera2)(litere_cuv(t_7_13))))(_target(6))(_sensitivity(2(t_7_13))))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_alias((litera3)(litere_cuv(t_14_20))))(_target(7))(_sensitivity(2(t_14_20))))))
      (line__21(_architecture 3 0 21 (_assignment (_simple)(_alias((litera4)(litere_cuv(t_21_27))))(_target(8))(_sensitivity(2(t_21_27))))))
      (line__23(_architecture 4 0 23 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0))(_read(5)(6)(7)(8)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
  )
  (_model . comportamental 5 -1
  )
)
V 000055 55 1619          1463045567153 comportamental
(_unit VHDL (ritm_alert 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1463045567152 2016.05.12 12:32:47)
  (_source (\./src/ritm_alert.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463045567122)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal tc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~24}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 24))))))
    (_signal (_internal counter ~std_logic_vector{0~to~24}~13 0 14 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(4)(2))(_sensitivity(4)(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . comportamental 1 -1
  )
)
V 000044 55 2968          1463045568184 arh
(_unit VHDL (luminozitate_procent 0 6 (arh 0 14 ))
  (_version v33)
  (_time 1463045568183 2016.05.12 12:32:48)
  (_source (\./src/luminozitate_procent.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1463045568123)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal semnal ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv_in ~std_logic_vector{0~to~34}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~27}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_port (_internal cuv_out ~std_logic_vector{0~to~27}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal divider ~std_logic_vector{8~downto~0}~13 0 16 (_architecture (_uni ((_others(i 2)))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal percent ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal pwm_level ~std_logic_vector{6~downto~0}~13 0 18 (_architecture (_uni ((_others(i 2)))))))
    (_signal (_internal pwm ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_variable (_internal numar ~extSTD.STANDARD.INTEGER 0 23 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{0{0~to~27}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(4))(_sensitivity(8)(2)(0)(1))(_read(5)(6)(7)(3(t_0_27))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
V 000055 55 2995          1463045569153 comportamental
(_unit VHDL (memorie_rom 0 6 (comportamental 0 14 ))
  (_version v33)
  (_time 1463045569152 2016.05.12 12:32:49)
  (_source (\./src/ROM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462866659015)
    (_use )
  )
  (_object
    (_type (_internal ~INTEGER~range~0~to~23~12 0 7 (_scalar (_to (i 0)(i 23)))))
    (_port (_internal in_ROM ~INTEGER~range~0~to~23~12 0 7 (_entity (_in ))))
    (_port (_internal CS_ROM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~6}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_port (_internal out_ROM ~std_logic_vector{0~to~6}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal alfabet 0 16 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 23))))))
    (_constant (_internal litere alfabet 0 17 (_architecture ((((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
V 000046 55 3706          1463045569700 anim0
(_unit VHDL (animatie0 0 8 (anim0 0 15 ))
  (_version v33)
  (_time 1463045569699 2016.05.12 12:32:49)
  (_source (\./src/animatie0.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599334)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 28 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"000"\))
      ((enable_anim)(enable_animatie1))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation is_enable2 0 29 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"111"\))
      ((enable_anim)(enable_animatie2))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim0 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_animatie1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal enable_animatie2 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~to~27}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_process
      (line__30(_architecture 0 0 30 (_assignment (_simple)(_target(4))(_sensitivity(5)(6)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(3))(_sensitivity(4)(0(t_0_27))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . anim0 2 -1
  )
)
V 000046 55 7293          1463045570325 anim1
(_unit VHDL (animatie1 0 8 (anim1 0 15 ))
  (_version v33)
  (_time 1463045570324 2016.05.12 12:32:50)
  (_source (\./src/animatie1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860599927)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (registru_inel
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_in6 ~std_logic_vector{0~to~6}~1316 0 44 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1324 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 49 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"001"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RI 0 58 (_component registru_inel )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_in6)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . registru_inel)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim1 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__59(_architecture 5 0 59 (_assignment (_simple)(_alias((cuvant_anim1)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim1 6 -1
  )
)
V 000046 55 7171          1463045571169 anim2
(_unit VHDL (animatie2 0 8 (anim2 0 15 ))
  (_version v33)
  (_time 1463045571168 2016.05.12 12:32:51)
  (_source (\./src/animatie2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860600818)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (stins_aprins
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 49 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"010"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation S_A 0 58 (_component stins_aprins )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . stins_aprins)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim2 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__59(_architecture 5 0 59 (_assignment (_simple)(_alias((cuvant_anim2)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim2 6 -1
  )
)
V 000046 55 5019          1463045571700 anim3
(_unit VHDL (animatie3 0 8 (anim3 0 15 ))
  (_version v33)
  (_time 1463045571699 2016.05.12 12:32:51)
  (_source (\./src/animatie3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860601396)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (pwm
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal pwm_out ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 38 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"011"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation PWM1 0 39 (_component pwm )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((pwm_out)(temp))
    )
    (_use (_entity . pwm)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim3 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__44(_architecture 3 0 44 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__45(_architecture 4 0 45 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__47(_architecture 5 0 47 (_assignment (_simple)(_target(3))(_sensitivity(5)(6(4))(6(3))(6(2))(6(1))(6(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim3 6 -1
  )
)
V 000046 55 7226          1463045572325 anim5
(_unit VHDL (animatie5 0 8 (anim5 0 15 ))
  (_version v33)
  (_time 1463045572324 2016.05.12 12:32:52)
  (_source (\./src/animatie5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602583)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (registru_inel_schimbare_litera
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal lit_in1 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in2 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in3 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in4 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_in5 ~std_logic_vector{0~to~6}~1314 0 44 (_entity (_in ))))
        (_port (_internal lit_out1 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out2 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out3 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
        (_port (_internal lit_out4 ~std_logic_vector{0~to~6}~1322 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 49 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"101"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 50 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation RISL 0 58 (_component registru_inel_schimbare_litera )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((lit_in1)(lit_in(0)))
      ((lit_in2)(lit_in(1)))
      ((lit_in3)(lit_in(2)))
      ((lit_in4)(lit_in(3)))
      ((lit_in5)(lit_in(4)))
      ((lit_out1)(lit_out(0)))
      ((lit_out2)(lit_out(1)))
      ((lit_out3)(lit_out(2)))
      ((lit_out4)(lit_out(3)))
    )
    (_use (_entity . registru_inel_schimbare_litera)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim5 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 4))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~6}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere2 0 22 (_array ~std_logic_vector{0~to~6}~132 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_out litere2 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_type (_internal ~std_logic_vector{0{28~to~34}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_to (i 28)(i 34))))))
    (_process
      (line__52(_architecture 0 0 52 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__53(_architecture 1 0 53 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__55(_architecture 3 0 55 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((lit_in(4))(cuv(t_28_34))))(_target(6(4)))(_sensitivity(0(t_28_34))))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_alias((cuvant_anim5)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim5 6 -1
  )
)
V 000046 55 6540          1463045572934 anim6
(_unit VHDL (animatie6 0 8 (anim6 0 15 ))
  (_version v33)
  (_time 1463045572933 2016.05.12 12:32:52)
  (_source (\./src/animatie6.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860603114)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 26 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (divizor_frecventa_1
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal LED ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (curgere
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal copie_lit1 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit2 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit3 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal copie_lit4 ~std_logic_vector{0~to~6}~1310 0 40 (_entity (_in ))))
        (_port (_internal lit1 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit2 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit3 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
        (_port (_internal lit4 ~std_logic_vector{0~to~6}~1318 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"110"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation DV 0 47 (_component divizor_frecventa_1 )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((LED)(CLK_new))
    )
    (_use (_entity . divizor_frecventa_1)
    )
  )
  (_instantiation C 0 54 (_component curgere )
    (_port
      ((CLK)(CLK_new))
      ((enable)(enable_animatie))
      ((copie_lit1)(lit_in(0)))
      ((copie_lit2)(lit_in(1)))
      ((copie_lit3)(lit_in(2)))
      ((copie_lit4)(lit_in(3)))
      ((lit1)(lit_out(0)))
      ((lit2)(lit_out(1)))
      ((lit3)(lit_out(2)))
      ((lit4)(lit_out(3)))
    )
    (_use (_entity . curgere)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim6 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~6}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal litere 0 19 (_array ~std_logic_vector{0~to~6}~13 ((_to (i 0)(i 3))))))
    (_signal (_internal lit_in litere 0 20 (_architecture (_uni ))))
    (_signal (_internal lit_out litere 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1310 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0~to~6}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{0~to~6}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 6))))))
    (_type (_internal ~std_logic_vector{0{7~to~13}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 7)(i 13))))))
    (_type (_internal ~std_logic_vector{0{14~to~20}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_to (i 14)(i 20))))))
    (_type (_internal ~std_logic_vector{0{21~to~27}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_to (i 21)(i 27))))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((lit_in(0))(cuv(t_0_6))))(_target(6(0)))(_sensitivity(0(t_0_6))))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((lit_in(1))(cuv(t_7_13))))(_target(6(1)))(_sensitivity(0(t_7_13))))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_alias((lit_in(2))(cuv(t_14_20))))(_target(6(2)))(_sensitivity(0(t_14_20))))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_alias((lit_in(3))(cuv(t_21_27))))(_target(6(3)))(_sensitivity(0(t_21_27))))))
      (line__56(_architecture 4 0 56 (_assignment (_simple)(_alias((cuvant_anim6)(lit_out(0))(lit_out(1))(lit_out(2))(lit_out(3))))(_target(3))(_sensitivity(7(3))(7(2))(7(1))(7(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . anim6 5 -1
  )
)
V 000055 55 2231          1463045573512 comportamental
(_unit VHDL (mux 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1463045573511 2016.05.12 12:32:53)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860591223)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal sel ~std_logic_vector{2~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1212 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal c0 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c1 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c2 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c3 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c4 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c5 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_port (_internal c6 ~std_logic_vector{27~downto~0}~1212 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~1214 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant ~std_logic_vector{27~downto~0}~1214 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(9))(_sensitivity(1)(0)(3)(4)(2)(5)(6)(8)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
  )
  (_model . comportamental 1 -1
  )
)
V 000046 55 4373          1463048130810 anim4
(_unit VHDL (animatie4 0 8 (anim4 0 15 ))
  (_version v33)
  (_time 1463048130810 2016.05.12 13:15:30)
  (_source (\./src/animatie4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1462860602037)
    (_use )
  )
  (_component
    (is_enable
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_in ~std_logic_vector{2~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal cod ~std_logic_vector{2~downto~0}~132 0 23 (_entity (_in ))))
        (_port (_internal enable_anim ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (ritm_alert
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal tc ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (luminozitate_procent
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal semnal ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal cuv_in ~std_logic_vector{0~to~34}~13 0 39 (_entity (_in ))))
        (_port (_internal cuv_out ~std_logic_vector{0~to~27}~13 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation is_enable1 0 46 (_component is_enable )
    (_port
      ((CLK)(CLK))
      ((enable_in)(enable_in))
      ((cod)(_string \"100"\))
      ((enable_anim)(enable_animatie))
    )
    (_use (_entity . is_enable)
      (_port
        ((CLK)(CLK))
        ((enable_in)(enable_in))
        ((cod)(cod))
        ((enable_anim)(enable_anim))
      )
    )
  )
  (_instantiation RA 0 47 (_component ritm_alert )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((tc)(tc))
    )
    (_use (_entity . ritm_alert)
    )
  )
  (_instantiation LP 0 48 (_component luminozitate_procent )
    (_port
      ((CLK)(CLK))
      ((enable)(enable_animatie))
      ((semnal)(tc))
      ((cuv_in)(cuv))
      ((cuv_out)(cuvant_anim4))
    )
    (_use (_entity . luminozitate_procent)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~34}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_port (_internal cuv ~std_logic_vector{0~to~34}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal enable_in ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal cuvant_anim4 ~std_logic_vector{27~downto~0}~12 0 12 (_entity (_out ))))
    (_signal (_internal enable_animatie ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_new ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~34}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 34))))))
    (_type (_internal ~std_logic_vector{0~to~27}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 27))))))
    (_signal (_internal tc ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
