#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 15 20:55:34 2021
# Process ID: 20392
# Current directory: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17588 E:\BE_Project\Project\Project_files\DSPProc\topLevel\DSPProc\xilinxprj\DSPProc_all.xpr
# Log file: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/vivado.log
# Journal file: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.xpr
INFO: [Project 1-313] Project file moved from 'C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProcAbishek/topLevel/DSPProc/xilinxprj' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'E:/../../../../Users/0004322S/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/0004322S/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 771.980 ; gain = 98.926
update_compile_order -fileset sources_1
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-s7-25/E.0/1.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-s7-50/B.0/1.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty/C.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/basys3/C.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod-s7-25/B.0/1.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod_a7-15t/B.0/1.1/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod_a7-35t/B.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/genesys2/H/1.1/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/nexys4/B.1/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/nexys4_ddr/C.1/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/sword/C.0/1.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultra96:part0:1.2 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Avnet/ultra96/1.2/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_100_1i:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_100_1I/1.0/1.0/board.xml as part xc7a100tfgg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_100_2c:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_100_2C/1.0/1.0/board.xml as part xc7a100tfgg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_100_2c:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_100_2C/2.0/2.0/board.xml as part xc7a100tfgg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_200_1i:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_200_1I/1.0/1.0/board.xml as part xc7a200tfbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_200_2c:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_200_2C/1.0/1.0/board.xml as part xc7a200tfbg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_200_2i:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_200_2I/1.0/1.0/board.xml as part xc7a200tfbg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0712_35_2i:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0712_35_2I/1.0/1.0/board.xml as part xc7a35tfgg484-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725_100_2c:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725_100_2C/1.0/1.0/board.xml as part xc7a100tcsg324-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725_100_2i:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725_100_2I/1.0/1.0/board.xml as part xc7a100tcsg324-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725_15_1c:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725_15_1C/1.0/1.0/board.xml as part xc7a15tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725_35_2c:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725_35_2C/1.0/1.0/board.xml as part xc7a35tcsg324-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0725lp_100:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0725LP/1.0/1.0/board.xml as part xc7a100tcsg324-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_2CG_1E/1.0/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_2CG_1E/2.0/2.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_2EG_1E/1.0/1.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_2EG_1E/2.0/2.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3CG_1E/1.0/1.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3CG_1E/2.0/2.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3EG_1E/1.0/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:3.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3EG_1E/3.0/3.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3EG_1E/2.0/2.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:4.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_3EG_1E/4.0/4.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4CG_1E/1.0/1.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4CG_1E/2.0/2.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EG_1E/1.0/1.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EG_1E/2.0/2.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:5.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EG_1I/5.0/5.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:6.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EG_1I/6.0/6.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EV_1E/1.0/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_4EV_1E/2.0/2.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_5EV_1E/1.0/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1e_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_5EV_1E/2.0/2.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1i:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_5EV_1I/1.0/1.0/board.xml as part xczu5ev-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_5ev_1i_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0803_5EV_1I/2.0/2.0/board.xml as part xczu5ev-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e:part0:3.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/3.0/3.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/4.0/4.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e:part0:3.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/3.0/3.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e_tebf0808:part0:4.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/4.0/4.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:3.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/3.0/3.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/2.0/2.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:4.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/4.0/4.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i:part0:3.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/3.0/3.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i_tebf0808:part0:4.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/4.0/4.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_2cg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_2CG_1E/1.0/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_2eg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_2EG_1E/1.0/1.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_2eg_1e:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_2EG_1E/2.0/2.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_3cg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_3CG_1E/1.0/1.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_3eg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_3EG_1E/1.0/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_4cg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_4CG_1E/1.0/1.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0820_4ev_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0820_4EV_1E/1.0/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:teb0911_9eg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEB0911_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:tec0850_15eg_1e:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEC0850_15EG_1E/1.0/1.0/board.xml as part xczu15eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au200/1.2/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au250/1.2/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/production/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu118/2.0/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-s7-25/E.0/1.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty-s7-50/B.0/1.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/arty/C.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/basys3/C.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod-s7-25/B.0/1.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod_a7-15t/B.0/1.1/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/cmod_a7-35t/B.0/1.1/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/genesys2/H/1.1/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property BOARD_PART_REPO_PATHS {C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_param board.repoPaths {C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'DESKTOP-597B57E' and cannot be killed from host 'Helios'

launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/blk_mem_gen_0_32x256.xci' is already up-to-date
[Fri Oct 15 20:56:58 2021] Launched synth_1...
Run output will be captured here: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/blk_mem_gen_0_32x256.xci' is already up-to-date
[Fri Oct 15 20:58:39 2021] Launched impl_1...
Run output will be captured here: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse E:/BE_Project/Project/Project_files/pynq-z1_c/PYNQ-Z1_C.xdc
import_files -fileset constrs_1 E:/BE_Project/Project/Project_files/pynq-z1_c/PYNQ-Z1_C.xdc
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: DSPProc
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.270 ; gain = 257.438
INFO: [Common 17-344] 'synth_design' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/blk_mem_gen_0_32x256.xci' is already up-to-date
[Fri Oct 15 21:01:29 2021] Launched synth_1...
Run output will be captured here: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/blk_mem_gen_0_32x256.xci' is already up-to-date
[Fri Oct 15 21:03:11 2021] Launched impl_1...
Run output will be captured here: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/impl_1/runme.log
create_bd_design "DSPProc_design"
Wrote  : <E:\BE_Project\Project\Project_files\DSPProc\topLevel\DSPProc\xilinxprj\DSPProc_all.srcs\sources_1\bd\DSPProc_design\DSPProc_design.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.133 ; gain = 86.090
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
create_bd_cell -type module -reference DSPProc DSPProc_0
ERROR: [filemgmt 56-328] Reference 'DSPProc' contains sub-design file 'E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/blk_mem_gen_0_32x256.xci', which is configured for out-of-context synthesis. OOC sub-designs are not allowed in the reference. To change the setting, use TCL command: 'set_property generate_synth_checkpoint 0 [get_files blk_mem_gen_0_32x256.xci]'.
ERROR: [BD 41-1690] Unable to resolve module-source based on inputs: DSPProc
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference DSPProc -name DSPProc_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference DSPProc DSPProc_0
ERROR: [filemgmt 56-328] Reference 'DSPProc' contains sub-design file 'E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/blk_mem_gen_0_32x256.xci', which is configured for out-of-context synthesis. OOC sub-designs are not allowed in the reference. To change the setting, use TCL command: 'set_property generate_synth_checkpoint 0 [get_files blk_mem_gen_0_32x256.xci]'.
ERROR: [BD 41-1690] Unable to resolve module-source based on inputs: DSPProc
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference DSPProc -name DSPProc_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
set_property generate_synth_checkpoint 0 [get_files blk_mem_gen_0_32x256.xci]
save_bd_design
Wrote  : <E:\BE_Project\Project\Project_files\DSPProc\topLevel\DSPProc\xilinxprj\DSPProc_all.srcs\sources_1\bd\DSPProc_design\DSPProc_design.bd> 
Wrote  : <E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ui/bd_b2f6b586.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0_32x256'...
[Fri Oct 15 21:08:06 2021] Launched synth_1...
Run output will be captured here: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Oct 15 21:12:40 2021] Launched impl_1...
Run output will be captured here: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/impl_1/runme.log
create_bd_cell -type module -reference DSPProc DSPProc_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1.5 619 -192} [get_bd_cells DSPProc_0]
set_property location {0.5 -150 -186} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1.5 323 -191} [get_bd_cells axi_gpio_0]
set_property name continue_proc [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells continue_proc]
connect_bd_net [get_bd_pins DSPProc_0/continue_proc] [get_bd_pins continue_proc/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /continue_proc/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
copy_bd_objs /  [get_bd_cells {continue_proc}]
set_property location {2 304 -317} [get_bd_cells continue_proc1]
set_property location {2 318 -164} [get_bd_cells continue_proc]
set_property location {2 328 -205} [get_bd_cells continue_proc]
set_property location {2 321 -218} [get_bd_cells continue_proc]
set_property location {2 320 -360} [get_bd_cells continue_proc1]
set_property name rst [get_bd_cells continue_proc1]
connect_bd_net [get_bd_pins rst/gpio_io_o] [get_bd_pins DSPProc_0/rst]
WARNING: [BD 41-1306] The connection to interface pin /rst/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst/gpio_io_o(undef) and /DSPProc_0/rst(rst)
copy_bd_objs /  [get_bd_cells {continue_proc}]
set_property location {2 320 -161} [get_bd_cells continue_proc1]
undo
INFO: [Common 17-17] undo 'set_property location {2 320 -161} [get_bd_cells continue_proc1]'
set_property location {2 340 -163} [get_bd_cells continue_proc1]
set_property name host_memWr [get_bd_cells continue_proc1]
connect_bd_net [get_bd_pins DSPProc_0/host_memWr] [get_bd_pins host_memWr/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /host_memWr/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
copy_bd_objs /  [get_bd_cells {continue_proc}]
set_property location {2 327 -24} [get_bd_cells continue_proc1]
set_property location {2 325 -165} [get_bd_cells host_memWr]
set_property name host_memAdd [get_bd_cells continue_proc1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {11}] [get_bd_cells host_memAdd]
connect_bd_net [get_bd_pins DSPProc_0/host_memAdd] [get_bd_pins host_memAdd/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /host_memAdd/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
copy_bd_objs /  [get_bd_cells {continue_proc}]
set_property location {2 316 153} [get_bd_cells continue_proc1]
set_property location {2 341 -135} [get_bd_cells host_memAdd]
set_property location {2 323 2} [get_bd_cells continue_proc1]
set_property name host_datToMem [get_bd_cells continue_proc1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {32}] [get_bd_cells host_datToMem]
connect_bd_net [get_bd_pins DSPProc_0/host_datToMem] [get_bd_pins host_datToMem/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /host_datToMem/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
copy_bd_objs /  [get_bd_cells {continue_proc}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {continue_proc}]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins DSPProc_0/host_datToMem] [get_bd_pins host_datToMem/gpio_io_o]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins DSPProc_0/host_datToMem] [get_bd_pins host_datToMem/gpio_io_o]'
redo
INFO: [Common 17-16] redo 'copy_bd_objs /  [get_bd_cells {continue_proc}]'
set_property location {2 252 82} [get_bd_cells continue_proc1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {32}] [get_bd_cells continue_proc1]
set_property name datToHost [get_bd_cells continue_proc1]
connect_bd_net [get_bd_pins DSPProc_0/datToHost] [get_bd_pins datToHost/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /datToHost/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
set_property location {0.5 -369 -187} [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins DSPProc_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/continue_proc/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins continue_proc/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </continue_proc/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/rst/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins rst/S_AXI]
Slave segment </rst/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4121_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/host_memWr/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins host_memWr/S_AXI]
Slave segment </host_memWr/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4122_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/host_memAdd/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins host_memAdd/S_AXI]
Slave segment </host_memAdd/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4123_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/host_datToMem/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins host_datToMem/S_AXI]
Slave segment </host_datToMem/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4124_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/datToHost/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins datToHost/S_AXI]
Slave segment </datToHost/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4125_0000 [ 64K ]>
endgroup
set_property location {1.5 -39 -159} [get_bd_cells ps7_0_axi_periph]
set_property location {2 -57 168} [get_bd_cells rst_ps7_0_100M]
set_property location {2 -35 -226} [get_bd_cells ps7_0_axi_periph]
set_property location {2 -48 75} [get_bd_cells rst_ps7_0_100M]
set_property location {3 356 -191} [get_bd_cells host_memAdd]
set_property location {3 343 -37} [get_bd_cells host_datToMem]
set_property location {4 729 -228} [get_bd_cells DSPProc_0]
set_property location {3 338 120} [get_bd_cells datToHost]
set_property location {4 736 -264} [get_bd_cells DSPProc_0]
set_property location {2 -25 -325} [get_bd_cells ps7_0_axi_periph]
set_property location {2 -44 -49} [get_bd_cells rst_ps7_0_100M]
set_property location {2 -39 -445} [get_bd_cells ps7_0_axi_periph]
set_property location {2 -39 -108} [get_bd_cells rst_ps7_0_100M]
set_property location {3 354 -229} [get_bd_cells host_memAdd]
set_property location {3 342 -248} [get_bd_cells host_memAdd]
set_property location {3 350 -240} [get_bd_cells host_memAdd]
set_property location {3 350 -50} [get_bd_cells host_datToMem]
set_property location {3 350 -60} [get_bd_cells host_datToMem]
set_property location {3 350 110} [get_bd_cells datToHost]
set_property location {3 350 100} [get_bd_cells datToHost]
set_property location {981 238} [get_bd_intf_ports FIXED_IO]
set_property location {976 182} [get_bd_intf_ports FIXED_IO]
set_property location {983 203} [get_bd_intf_ports FIXED_IO]
save_bd_design
Wrote  : <E:\BE_Project\Project\Project_files\DSPProc\topLevel\DSPProc\xilinxprj\DSPProc_all.srcs\sources_1\bd\DSPProc_design\DSPProc_design.bd> 
Wrote  : <E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ui/bd_b2f6b586.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /DSPProc_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=DSPProc_design_processing_system7_0_0_FCLK_CLK0 
make_wrapper -files [get_files E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/DSPProc_design.bd] -top
INFO: [BD 41-1662] The design 'DSPProc_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\BE_Project\Project\Project_files\DSPProc\topLevel\DSPProc\xilinxprj\DSPProc_all.srcs\sources_1\bd\DSPProc_design\DSPProc_design.bd> 
VHDL Output written to : E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/synth/DSPProc_design.vhd
VHDL Output written to : E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/sim/DSPProc_design.vhd
VHDL Output written to : E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/hdl/DSPProc_design_wrapper.vhd
add_files -norecurse E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/hdl/DSPProc_design_wrapper.vhd
update_compile_order -fileset sources_1
set_property top DSPProc_design_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'DSPProc_design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/synth/DSPProc_design.vhd
VHDL Output written to : E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/sim/DSPProc_design.vhd
VHDL Output written to : E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/hdl/DSPProc_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DSPProc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block continue_proc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block host_memWr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block host_memAdd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block host_datToMem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datToHost .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/ip/DSPProc_design_auto_pc_0/DSPProc_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/hw_handoff/DSPProc_design.hwh
Generated Block Design Tcl file E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/hw_handoff/DSPProc_design_bd.tcl
Generated Hardware Definition File E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/synth/DSPProc_design.hwdef
[Fri Oct 15 21:20:50 2021] Launched DSPProc_design_processing_system7_0_0_synth_1, DSPProc_design_DSPProc_0_0_synth_1, DSPProc_design_axi_gpio_0_0_synth_1, DSPProc_design_continue_proc_4_synth_1, DSPProc_design_xbar_0_synth_1, DSPProc_design_rst_ps7_0_100M_0_synth_1, DSPProc_design_continue_proc_1_synth_1, DSPProc_design_auto_pc_0_synth_1, DSPProc_design_continue_proc_0_synth_1, DSPProc_design_continue_proc_3_synth_1, DSPProc_design_continue_proc_2_synth_1, synth_1...
Run output will be captured here:
DSPProc_design_processing_system7_0_0_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_processing_system7_0_0_synth_1/runme.log
DSPProc_design_DSPProc_0_0_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_DSPProc_0_0_synth_1/runme.log
DSPProc_design_axi_gpio_0_0_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_axi_gpio_0_0_synth_1/runme.log
DSPProc_design_continue_proc_4_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_continue_proc_4_synth_1/runme.log
DSPProc_design_xbar_0_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_xbar_0_synth_1/runme.log
DSPProc_design_rst_ps7_0_100M_0_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_rst_ps7_0_100M_0_synth_1/runme.log
DSPProc_design_continue_proc_1_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_continue_proc_1_synth_1/runme.log
DSPProc_design_auto_pc_0_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_auto_pc_0_synth_1/runme.log
DSPProc_design_continue_proc_0_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_continue_proc_0_synth_1/runme.log
DSPProc_design_continue_proc_3_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_continue_proc_3_synth_1/runme.log
DSPProc_design_continue_proc_2_synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/DSPProc_design_continue_proc_2_synth_1/runme.log
synth_1: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/synth_1/runme.log
[Fri Oct 15 21:20:51 2021] Launched impl_1...
Run output will be captured here: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1756.445 ; gain = 87.965
write_bd_tcl -force E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_design.tcl
INFO: [BD 5-148] Tcl file written out <E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_design.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 15 21:45:37 2021...
