<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LDUR (SIMD&amp;FP) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LDUR (SIMD&amp;FP)</h2><p>Load SIMD&amp;FP register (unscaled offset)</p>
      <p class="aml">This instruction loads a SIMD&amp;FP register from memory.
The address that is used for the load is calculated from a base register value
and an optional immediate offset.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    
    <h3 class="classheading"><a id="iclass_unscaled_offset"/>Unscaled offset<span style="font-size:smaller;"><br/>(FEAT_FP)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="2" class="lr">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">x</td><td class="r">1</td><td class="lr">0</td><td colspan="9" class="lr">imm9</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="3"/><td class="droppedname">VR</td><td colspan="2"/><td colspan="2" class="droppedname">opc</td><td/><td colspan="9"/><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 8-bit variant
            </h4><a id="LDUR_B_ldst_unscaled"/>
        Applies when
        <span class="bitdiff"> (size == 00 &amp;&amp; opc == 01)</span><p class="asm-code">LDUR  <a href="#Bt" title="Is the 8-bit name of the SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Bt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#simm" title="Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the &quot;imm9&quot; field.">&lt;simm&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 16-bit variant
            </h4><a id="LDUR_H_ldst_unscaled"/>
        Applies when
        <span class="bitdiff"> (size == 01 &amp;&amp; opc == 01)</span><p class="asm-code">LDUR  <a href="#Ht" title="Is the 16-bit name of the SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Ht&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#simm" title="Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the &quot;imm9&quot; field.">&lt;simm&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit variant
            </h4><a id="LDUR_S_ldst_unscaled"/>
        Applies when
        <span class="bitdiff"> (size == 10 &amp;&amp; opc == 01)</span><p class="asm-code">LDUR  <a href="#St" title="Is the 32-bit name of the SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;St&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#simm" title="Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the &quot;imm9&quot; field.">&lt;simm&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit variant
            </h4><a id="LDUR_D_ldst_unscaled"/>
        Applies when
        <span class="bitdiff"> (size == 11 &amp;&amp; opc == 01)</span><p class="asm-code">LDUR  <a href="#Dt" title="Is the 64-bit name of the SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Dt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#simm" title="Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the &quot;imm9&quot; field.">&lt;simm&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 128-bit variant
            </h4><a id="LDUR_Q_ldst_unscaled"/>
        Applies when
        <span class="bitdiff"> (size == 00 &amp;&amp; opc == 11)</span><p class="asm-code">LDUR  <a href="#Qt" title="Is the 128-bit name of the SIMD&amp;FP register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Qt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#simm" title="Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the &quot;imm9&quot; field.">&lt;simm&gt;</a>}]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_FP) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if opc[1] == '1' &amp;&amp; size != '00' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let scale : integer{} = if opc[1] == '1' then 4 else UInt(size);
let offset : bits(64) = SignExtend{}(imm9);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Bt&gt;</td><td><a id="Bt"/>
        
          <p class="aml">Is the 8-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;simm&gt;</td><td><a id="simm"/>
        
          <p class="aml">Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ht&gt;</td><td><a id="Ht"/>
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;St&gt;</td><td><a id="St"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dt&gt;</td><td><a id="Dt"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Qt&gt;</td><td><a id="Qt"/>
        
          <p class="aml">Is the 128-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Shared Decode</h3>
      <p class="pseudocode">let t : integer{} = UInt(Rt);
let n : integer{} = UInt(Rn);
let datasize : integer{} = 8 &lt;&lt; scale;
let nontemporal : boolean = FALSE;
let tagchecked : boolean = n != 31;</p>
    </div>
  
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">AArch64_CheckFPEnabled();
var address : bits(64);

let privileged : boolean = PSTATE.EL != <a href="shared_pseudocode.html#global_EL0" title="">EL0</a>;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescASIMD(MemOp_LOAD, nontemporal, tagchecked,
                                                       privileged);

if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

address = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(address, offset, accdesc);

V{datasize}(t) = <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{datasize}(address, accdesc);</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
