
BMSv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042fc  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08004488  08004488  00005488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044c8  080044c8  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  080044c8  080044c8  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044c8  080044c8  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044c8  080044c8  000054c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044cc  080044cc  000054cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080044d0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  20000010  080044e0  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  080044e0  00006180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d220  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ae  00000000  00000000  00013260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  00015a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000956  00000000  00000000  00016698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023078  00000000  00000000  00016fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011945  00000000  00000000  0003a066  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca6fe  00000000  00000000  0004b9ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001160a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003030  00000000  00000000  001160ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0011911c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000010 	.word	0x20000010
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08004470 	.word	0x08004470

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000014 	.word	0x20000014
 80001c8:	08004470 	.word	0x08004470

080001cc <BQ_Init>:
/**
 * @brief bq40z80 initialization
 * @param i2c i2c pointer
 */
void BQ_Init(I2C_HandleTypeDef *i2c)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b084      	sub	sp, #16
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]
//    bq_i2c = i2c;
    if(i2c == &hi2c1){
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	4a2d      	ldr	r2, [pc, #180]	@ (800028c <BQ_Init+0xc0>)
 80001d8:	4293      	cmp	r3, r2
 80001da:	d10b      	bne.n	80001f4 <BQ_Init+0x28>
    	__HAL_RCC_I2C1_CLK_ENABLE();
 80001dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000290 <BQ_Init+0xc4>)
 80001de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80001e0:	4a2b      	ldr	r2, [pc, #172]	@ (8000290 <BQ_Init+0xc4>)
 80001e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80001e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80001e8:	4b29      	ldr	r3, [pc, #164]	@ (8000290 <BQ_Init+0xc4>)
 80001ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80001ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80001f0:	60bb      	str	r3, [r7, #8]
 80001f2:	68bb      	ldr	r3, [r7, #8]

//    ("[BQ] Started", 12);
//    if (USE_SCANNER == 1)
//    {
#ifdef USE_SCANNER
        HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(i2c, bq_deviceAddress << 1, 3, 100);
 80001f4:	4b27      	ldr	r3, [pc, #156]	@ (8000294 <BQ_Init+0xc8>)
 80001f6:	781b      	ldrb	r3, [r3, #0]
 80001f8:	005b      	lsls	r3, r3, #1
 80001fa:	b299      	uxth	r1, r3
 80001fc:	2364      	movs	r3, #100	@ 0x64
 80001fe:	2203      	movs	r2, #3
 8000200:	6878      	ldr	r0, [r7, #4]
 8000202:	f001 fd67 	bl	8001cd4 <HAL_I2C_IsDeviceReady>
 8000206:	4603      	mov	r3, r0
 8000208:	73fb      	strb	r3, [r7, #15]
        while (ret != HAL_OK)
 800020a:	e00e      	b.n	800022a <BQ_Init+0x5e>
        {
//            ("[BQ] device not founded", 23);
            ret = HAL_I2C_IsDeviceReady(i2c, bq_deviceAddress << 1, 3, 100);
 800020c:	4b21      	ldr	r3, [pc, #132]	@ (8000294 <BQ_Init+0xc8>)
 800020e:	781b      	ldrb	r3, [r3, #0]
 8000210:	005b      	lsls	r3, r3, #1
 8000212:	b299      	uxth	r1, r3
 8000214:	2364      	movs	r3, #100	@ 0x64
 8000216:	2203      	movs	r2, #3
 8000218:	6878      	ldr	r0, [r7, #4]
 800021a:	f001 fd5b 	bl	8001cd4 <HAL_I2C_IsDeviceReady>
 800021e:	4603      	mov	r3, r0
 8000220:	73fb      	strb	r3, [r7, #15]
            HAL_Delay(1000);
 8000222:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000226:	f000 ff95 	bl	8001154 <HAL_Delay>
        while (ret != HAL_OK)
 800022a:	7bfb      	ldrb	r3, [r7, #15]
 800022c:	2b00      	cmp	r3, #0
 800022e:	d1ed      	bne.n	800020c <BQ_Init+0x40>
#endif
//    }

    

    HAL_Delay(1500);
 8000230:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000234:	f000 ff8e 	bl	8001154 <HAL_Delay>
    BQAction_UpdateData(i2c);
 8000238:	6878      	ldr	r0, [r7, #4]
 800023a:	f000 f9c7 	bl	80005cc <BQAction_UpdateData>
    BQAction_TryUnsealedDevice(i2c);
 800023e:	6878      	ldr	r0, [r7, #4]
 8000240:	f000 f994 	bl	800056c <BQAction_TryUnsealedDevice>

    BQAction_SetManufacturingAllFet(i2c, false);
 8000244:	2100      	movs	r1, #0
 8000246:	6878      	ldr	r0, [r7, #4]
 8000248:	f000 f912 	bl	8000470 <BQAction_SetManufacturingAllFet>
    BQAction_SetManufacturingFuse(i2c, false);
 800024c:	2100      	movs	r1, #0
 800024e:	6878      	ldr	r0, [r7, #4]
 8000250:	f000 f923 	bl	800049a <BQAction_SetManufacturingFuse>
    BQAction_SetCalibration(i2c, false);
 8000254:	2100      	movs	r1, #0
 8000256:	6878      	ldr	r0, [r7, #4]
 8000258:	f000 f934 	bl	80004c4 <BQAction_SetCalibration>
    BQAction_SetManufacturingGauging(i2c, true);
 800025c:	2101      	movs	r1, #1
 800025e:	6878      	ldr	r0, [r7, #4]
 8000260:	f000 f945 	bl	80004ee <BQAction_SetManufacturingGauging>
    BQAction_SetManufacturingPF(i2c, true);
 8000264:	2101      	movs	r1, #1
 8000266:	6878      	ldr	r0, [r7, #4]
 8000268:	f000 f956 	bl	8000518 <BQAction_SetManufacturingPF>
    BQAction_SetManufacturingLF(i2c, true);
 800026c:	2101      	movs	r1, #1
 800026e:	6878      	ldr	r0, [r7, #4]
 8000270:	f000 f967 	bl	8000542 <BQAction_SetManufacturingLF>
    BQAction_SetLed(i2c, false);
 8000274:	2100      	movs	r1, #0
 8000276:	6878      	ldr	r0, [r7, #4]
 8000278:	f000 f8e5 	bl	8000446 <BQAction_SetLed>

    BQAction_UpdateData(i2c);
 800027c:	6878      	ldr	r0, [r7, #4]
 800027e:	f000 f9a5 	bl	80005cc <BQAction_UpdateData>
    //BQ_ForceUpdateFlash();

    //BQ_BoundaryCellVoltage voltages = BQ_GetBoundaryCellVoltage();

//    ("[BQ] initialized", 16);
}
 8000282:	bf00      	nop
 8000284:	3710      	adds	r7, #16
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	20000128 	.word	0x20000128
 8000290:	40021000 	.word	0x40021000
 8000294:	20000000 	.word	0x20000000

08000298 <BQ_WriteMABlockCommand>:
/**
 * @brief send command to ManufacturerBlockAccess()
 * @param command command to send
 */
void BQ_WriteMABlockCommand(I2C_HandleTypeDef *bq_i2c, uint16_t command)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b086      	sub	sp, #24
 800029c:	af02      	add	r7, sp, #8
 800029e:	6078      	str	r0, [r7, #4]
 80002a0:	460b      	mov	r3, r1
 80002a2:	807b      	strh	r3, [r7, #2]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 80002a4:	2344      	movs	r3, #68	@ 0x44
 80002a6:	733b      	strb	r3, [r7, #12]
 80002a8:	2302      	movs	r3, #2
 80002aa:	737b      	strb	r3, [r7, #13]
 80002ac:	887b      	ldrh	r3, [r7, #2]
 80002ae:	b2db      	uxtb	r3, r3
 80002b0:	73bb      	strb	r3, [r7, #14]
 80002b2:	887b      	ldrh	r3, [r7, #2]
 80002b4:	0a1b      	lsrs	r3, r3, #8
 80002b6:	b29b      	uxth	r3, r3
 80002b8:	b2db      	uxtb	r3, r3
 80002ba:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(bq_i2c, bq_deviceAddress << 1, buf, 4, 100);
 80002bc:	4b07      	ldr	r3, [pc, #28]	@ (80002dc <BQ_WriteMABlockCommand+0x44>)
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	b299      	uxth	r1, r3
 80002c4:	f107 020c 	add.w	r2, r7, #12
 80002c8:	2364      	movs	r3, #100	@ 0x64
 80002ca:	9300      	str	r3, [sp, #0]
 80002cc:	2304      	movs	r3, #4
 80002ce:	6878      	ldr	r0, [r7, #4]
 80002d0:	f001 faf2 	bl	80018b8 <HAL_I2C_Master_Transmit>
}
 80002d4:	bf00      	nop
 80002d6:	3710      	adds	r7, #16
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	20000000 	.word	0x20000000

080002e0 <BQ_ReadMABlockCommand>:
 * @param command command from read
 * @param receive array to receive
 * @param size array size
 */
void BQ_ReadMABlockCommand(I2C_HandleTypeDef *bq_i2c, uint16_t command, uint8_t *receive, uint8_t size)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b092      	sub	sp, #72	@ 0x48
 80002e4:	af02      	add	r7, sp, #8
 80002e6:	60f8      	str	r0, [r7, #12]
 80002e8:	607a      	str	r2, [r7, #4]
 80002ea:	461a      	mov	r2, r3
 80002ec:	460b      	mov	r3, r1
 80002ee:	817b      	strh	r3, [r7, #10]
 80002f0:	4613      	mov	r3, r2
 80002f2:	727b      	strb	r3, [r7, #9]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 80002f4:	2344      	movs	r3, #68	@ 0x44
 80002f6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 80002fa:	2302      	movs	r3, #2
 80002fc:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8000300:	897b      	ldrh	r3, [r7, #10]
 8000302:	b2db      	uxtb	r3, r3
 8000304:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8000308:	897b      	ldrh	r3, [r7, #10]
 800030a:	0a1b      	lsrs	r3, r3, #8
 800030c:	b29b      	uxth	r3, r3
 800030e:	b2db      	uxtb	r3, r3
 8000310:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    HAL_I2C_Master_Transmit(bq_i2c, bq_deviceAddress << 1, buf, 4, 100);
 8000314:	4b26      	ldr	r3, [pc, #152]	@ (80003b0 <BQ_ReadMABlockCommand+0xd0>)
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	005b      	lsls	r3, r3, #1
 800031a:	b299      	uxth	r1, r3
 800031c:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000320:	2364      	movs	r3, #100	@ 0x64
 8000322:	9300      	str	r3, [sp, #0]
 8000324:	2304      	movs	r3, #4
 8000326:	68f8      	ldr	r0, [r7, #12]
 8000328:	f001 fac6 	bl	80018b8 <HAL_I2C_Master_Transmit>

    // send 0x44, then receive size
    uint8_t addr[2] = {0x44, 2 + size};
 800032c:	2344      	movs	r3, #68	@ 0x44
 800032e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8000332:	7a7b      	ldrb	r3, [r7, #9]
 8000334:	3302      	adds	r3, #2
 8000336:	b2db      	uxtb	r3, r3
 8000338:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    HAL_I2C_Master_Transmit(bq_i2c, bq_deviceAddress << 1, addr, 2, 100);
 800033c:	4b1c      	ldr	r3, [pc, #112]	@ (80003b0 <BQ_ReadMABlockCommand+0xd0>)
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	005b      	lsls	r3, r3, #1
 8000342:	b299      	uxth	r1, r3
 8000344:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000348:	2364      	movs	r3, #100	@ 0x64
 800034a:	9300      	str	r3, [sp, #0]
 800034c:	2302      	movs	r3, #2
 800034e:	68f8      	ldr	r0, [r7, #12]
 8000350:	f001 fab2 	bl	80018b8 <HAL_I2C_Master_Transmit>

    uint8_t result[35] = {0};
 8000354:	2300      	movs	r3, #0
 8000356:	613b      	str	r3, [r7, #16]
 8000358:	f107 0314 	add.w	r3, r7, #20
 800035c:	221f      	movs	r2, #31
 800035e:	2100      	movs	r1, #0
 8000360:	4618      	mov	r0, r3
 8000362:	f004 f859 	bl	8004418 <memset>
    HAL_I2C_Master_Receive(bq_i2c, bq_deviceAddress << 1, result, 35, 100);
 8000366:	4b12      	ldr	r3, [pc, #72]	@ (80003b0 <BQ_ReadMABlockCommand+0xd0>)
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	005b      	lsls	r3, r3, #1
 800036c:	b299      	uxth	r1, r3
 800036e:	f107 0210 	add.w	r2, r7, #16
 8000372:	2364      	movs	r3, #100	@ 0x64
 8000374:	9300      	str	r3, [sp, #0]
 8000376:	2323      	movs	r3, #35	@ 0x23
 8000378:	68f8      	ldr	r0, [r7, #12]
 800037a:	f001 fbb5 	bl	8001ae8 <HAL_I2C_Master_Receive>

    for (int i = 0; i < size; i++)
 800037e:	2300      	movs	r3, #0
 8000380:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000382:	e00c      	b.n	800039e <BQ_ReadMABlockCommand+0xbe>
    {
        receive[i] = result[i + 3];
 8000384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000386:	1cda      	adds	r2, r3, #3
 8000388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800038a:	6879      	ldr	r1, [r7, #4]
 800038c:	440b      	add	r3, r1
 800038e:	3240      	adds	r2, #64	@ 0x40
 8000390:	443a      	add	r2, r7
 8000392:	f812 2c30 	ldrb.w	r2, [r2, #-48]
 8000396:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < size; i++)
 8000398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800039a:	3301      	adds	r3, #1
 800039c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800039e:	7a7b      	ldrb	r3, [r7, #9]
 80003a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80003a2:	429a      	cmp	r2, r3
 80003a4:	dbee      	blt.n	8000384 <BQ_ReadMABlockCommand+0xa4>
    }
}
 80003a6:	bf00      	nop
 80003a8:	bf00      	nop
 80003aa:	3740      	adds	r7, #64	@ 0x40
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	20000000 	.word	0x20000000

080003b4 <BQ_ReadCommandAsShort>:
 * @brief reading from ManufacturerBlockAccess() as uint16_t
 * @param command command to read
 * @return 16bit value from command
 */
uint16_t BQ_ReadCommandAsShort(I2C_HandleTypeDef *bq_i2c, uint16_t command)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b084      	sub	sp, #16
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
 80003bc:	460b      	mov	r3, r1
 80003be:	807b      	strh	r3, [r7, #2]
    uint8_t buf[2];

    BQ_ReadMABlockCommand(bq_i2c, command, buf, 2);
 80003c0:	f107 020c 	add.w	r2, r7, #12
 80003c4:	8879      	ldrh	r1, [r7, #2]
 80003c6:	2302      	movs	r3, #2
 80003c8:	6878      	ldr	r0, [r7, #4]
 80003ca:	f7ff ff89 	bl	80002e0 <BQ_ReadMABlockCommand>

    uint16_t result = 0;
 80003ce:	2300      	movs	r3, #0
 80003d0:	81fb      	strh	r3, [r7, #14]

    result = result | buf[0];
 80003d2:	7b3b      	ldrb	r3, [r7, #12]
 80003d4:	461a      	mov	r2, r3
 80003d6:	89fb      	ldrh	r3, [r7, #14]
 80003d8:	4313      	orrs	r3, r2
 80003da:	81fb      	strh	r3, [r7, #14]
    result = result | (buf[1] << 8);
 80003dc:	7b7b      	ldrb	r3, [r7, #13]
 80003de:	021b      	lsls	r3, r3, #8
 80003e0:	b21a      	sxth	r2, r3
 80003e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80003e6:	4313      	orrs	r3, r2
 80003e8:	b21b      	sxth	r3, r3
 80003ea:	81fb      	strh	r3, [r7, #14]

    return result;
 80003ec:	89fb      	ldrh	r3, [r7, #14]
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	3710      	adds	r7, #16
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}

080003f6 <BQ_ReadCommandAsInt>:
 * @brief reading from ManufacturerBlockAccess() as uint32_t
 * @param command command to read
 * @return 32bit value from command
 */
uint32_t BQ_ReadCommandAsInt(I2C_HandleTypeDef *bq_i2c, uint16_t command)
{
 80003f6:	b580      	push	{r7, lr}
 80003f8:	b084      	sub	sp, #16
 80003fa:	af00      	add	r7, sp, #0
 80003fc:	6078      	str	r0, [r7, #4]
 80003fe:	460b      	mov	r3, r1
 8000400:	807b      	strh	r3, [r7, #2]
    uint8_t buf[4];

    BQ_ReadMABlockCommand(bq_i2c, command, buf, 4);
 8000402:	f107 0208 	add.w	r2, r7, #8
 8000406:	8879      	ldrh	r1, [r7, #2]
 8000408:	2304      	movs	r3, #4
 800040a:	6878      	ldr	r0, [r7, #4]
 800040c:	f7ff ff68 	bl	80002e0 <BQ_ReadMABlockCommand>

    uint32_t result = 0;
 8000410:	2300      	movs	r3, #0
 8000412:	60fb      	str	r3, [r7, #12]

    result = result | (buf[0]);
 8000414:	7a3b      	ldrb	r3, [r7, #8]
 8000416:	461a      	mov	r2, r3
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	4313      	orrs	r3, r2
 800041c:	60fb      	str	r3, [r7, #12]
    result = result | (buf[1] << 8);
 800041e:	7a7b      	ldrb	r3, [r7, #9]
 8000420:	021b      	lsls	r3, r3, #8
 8000422:	68fa      	ldr	r2, [r7, #12]
 8000424:	4313      	orrs	r3, r2
 8000426:	60fb      	str	r3, [r7, #12]
    result = result | (buf[2] << 16);
 8000428:	7abb      	ldrb	r3, [r7, #10]
 800042a:	041b      	lsls	r3, r3, #16
 800042c:	68fa      	ldr	r2, [r7, #12]
 800042e:	4313      	orrs	r3, r2
 8000430:	60fb      	str	r3, [r7, #12]
    result = result | (buf[3] << 24);
 8000432:	7afb      	ldrb	r3, [r7, #11]
 8000434:	061b      	lsls	r3, r3, #24
 8000436:	68fa      	ldr	r2, [r7, #12]
 8000438:	4313      	orrs	r3, r2
 800043a:	60fb      	str	r3, [r7, #12]

    return result;
 800043c:	68fb      	ldr	r3, [r7, #12]
}
 800043e:	4618      	mov	r0, r3
 8000440:	3710      	adds	r7, #16
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}

08000446 <BQAction_SetLed>:
/**
 * @brief setting led
 * @param active true - set on, false - set off
 */
void BQAction_SetLed(I2C_HandleTypeDef *bq_i2c, bool active)
{
 8000446:	b580      	push	{r7, lr}
 8000448:	b082      	sub	sp, #8
 800044a:	af00      	add	r7, sp, #0
 800044c:	6078      	str	r0, [r7, #4]
 800044e:	460b      	mov	r3, r1
 8000450:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsLedEnabled() != active)
 8000452:	f000 faa9 	bl	80009a8 <BQ_IsLedEnabled>
 8000456:	4603      	mov	r3, r0
 8000458:	461a      	mov	r2, r3
 800045a:	78fb      	ldrb	r3, [r7, #3]
 800045c:	4293      	cmp	r3, r2
 800045e:	d003      	beq.n	8000468 <BQAction_SetLed+0x22>
    {
        BQ_WriteMABlockCommand(bq_i2c, BQ40Z80_MFA_LED_TOGGLE);
 8000460:	212b      	movs	r1, #43	@ 0x2b
 8000462:	6878      	ldr	r0, [r7, #4]
 8000464:	f7ff ff18 	bl	8000298 <BQ_WriteMABlockCommand>
    }
}
 8000468:	bf00      	nop
 800046a:	3708      	adds	r7, #8
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}

08000470 <BQAction_SetManufacturingAllFet>:
/**
 * @brief setting ManufacturingStatus()[FET_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingAllFet(I2C_HandleTypeDef *bq_i2c, bool active)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
 8000478:	460b      	mov	r3, r1
 800047a:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingAllFetEnabled() != active)
 800047c:	f000 fa3a 	bl	80008f4 <BQ_IsManufacturingAllFetEnabled>
 8000480:	4603      	mov	r3, r0
 8000482:	461a      	mov	r2, r3
 8000484:	78fb      	ldrb	r3, [r7, #3]
 8000486:	4293      	cmp	r3, r2
 8000488:	d003      	beq.n	8000492 <BQAction_SetManufacturingAllFet+0x22>
    {
        BQ_WriteMABlockCommand(bq_i2c, BQ40Z80_MFA_FET_CONTROL);
 800048a:	2122      	movs	r1, #34	@ 0x22
 800048c:	6878      	ldr	r0, [r7, #4]
 800048e:	f7ff ff03 	bl	8000298 <BQ_WriteMABlockCommand>
    }
}
 8000492:	bf00      	nop
 8000494:	3708      	adds	r7, #8
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}

0800049a <BQAction_SetManufacturingFuse>:
/**
 * @brief setting ManufacturingStatus()[FUSE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingFuse(I2C_HandleTypeDef *bq_i2c, bool active)
{
 800049a:	b580      	push	{r7, lr}
 800049c:	b082      	sub	sp, #8
 800049e:	af00      	add	r7, sp, #0
 80004a0:	6078      	str	r0, [r7, #4]
 80004a2:	460b      	mov	r3, r1
 80004a4:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingFuseEnabled() != active)
 80004a6:	f000 fa13 	bl	80008d0 <BQ_IsManufacturingFuseEnabled>
 80004aa:	4603      	mov	r3, r0
 80004ac:	461a      	mov	r2, r3
 80004ae:	78fb      	ldrb	r3, [r7, #3]
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d003      	beq.n	80004bc <BQAction_SetManufacturingFuse+0x22>
    {
        BQ_WriteMABlockCommand(bq_i2c, BQ40Z80_MFA_FUSE);
 80004b4:	2126      	movs	r1, #38	@ 0x26
 80004b6:	6878      	ldr	r0, [r7, #4]
 80004b8:	f7ff feee 	bl	8000298 <BQ_WriteMABlockCommand>
    }
}
 80004bc:	bf00      	nop
 80004be:	3708      	adds	r7, #8
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}

080004c4 <BQAction_SetCalibration>:
/**
 * @brief setting ManufacturingStatus()[CAL_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetCalibration(I2C_HandleTypeDef *bq_i2c, bool active)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	460b      	mov	r3, r1
 80004ce:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingCalibrationEnabled() != active)
 80004d0:	f000 fa34 	bl	800093c <BQ_IsManufacturingCalibrationEnabled>
 80004d4:	4603      	mov	r3, r0
 80004d6:	461a      	mov	r2, r3
 80004d8:	78fb      	ldrb	r3, [r7, #3]
 80004da:	4293      	cmp	r3, r2
 80004dc:	d003      	beq.n	80004e6 <BQAction_SetCalibration+0x22>
    {
        BQ_WriteMABlockCommand(bq_i2c, BQ40Z80_MFA_CALIBRATION_MODE);
 80004de:	212d      	movs	r1, #45	@ 0x2d
 80004e0:	6878      	ldr	r0, [r7, #4]
 80004e2:	f7ff fed9 	bl	8000298 <BQ_WriteMABlockCommand>
    }
}
 80004e6:	bf00      	nop
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}

080004ee <BQAction_SetManufacturingGauging>:
/**
 * @brief setting ManufacturingStatus()[GAUGE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingGauging(I2C_HandleTypeDef *bq_i2c, bool active)
{
 80004ee:	b580      	push	{r7, lr}
 80004f0:	b082      	sub	sp, #8
 80004f2:	af00      	add	r7, sp, #0
 80004f4:	6078      	str	r0, [r7, #4]
 80004f6:	460b      	mov	r3, r1
 80004f8:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingGaugingEnabled() != active)
 80004fa:	f000 fa0d 	bl	8000918 <BQ_IsManufacturingGaugingEnabled>
 80004fe:	4603      	mov	r3, r0
 8000500:	461a      	mov	r2, r3
 8000502:	78fb      	ldrb	r3, [r7, #3]
 8000504:	4293      	cmp	r3, r2
 8000506:	d003      	beq.n	8000510 <BQAction_SetManufacturingGauging+0x22>
    {
        BQ_WriteMABlockCommand(bq_i2c, BQ40Z80_MFA_GAUGING);
 8000508:	2121      	movs	r1, #33	@ 0x21
 800050a:	6878      	ldr	r0, [r7, #4]
 800050c:	f7ff fec4 	bl	8000298 <BQ_WriteMABlockCommand>
    }
}
 8000510:	bf00      	nop
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <BQAction_SetManufacturingPF>:
/**
 * @brief setting ManufacturingStatus()[PF_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingPF(I2C_HandleTypeDef *bq_i2c, bool active)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	460b      	mov	r3, r1
 8000522:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingPermanentFailureEnabled() != active)
 8000524:	f000 fa1c 	bl	8000960 <BQ_IsManufacturingPermanentFailureEnabled>
 8000528:	4603      	mov	r3, r0
 800052a:	461a      	mov	r2, r3
 800052c:	78fb      	ldrb	r3, [r7, #3]
 800052e:	4293      	cmp	r3, r2
 8000530:	d003      	beq.n	800053a <BQAction_SetManufacturingPF+0x22>
    {
        BQ_WriteMABlockCommand(bq_i2c, BQ40Z80_MFA_PERMANENT_FAILURE);
 8000532:	2124      	movs	r1, #36	@ 0x24
 8000534:	6878      	ldr	r0, [r7, #4]
 8000536:	f7ff feaf 	bl	8000298 <BQ_WriteMABlockCommand>
    }
}
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <BQAction_SetManufacturingLF>:
/**
 * @brief setting ManufacturingStatus()[LF_EN] lifetime
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingLF(I2C_HandleTypeDef *bq_i2c, bool active)
{
 8000542:	b580      	push	{r7, lr}
 8000544:	b082      	sub	sp, #8
 8000546:	af00      	add	r7, sp, #0
 8000548:	6078      	str	r0, [r7, #4]
 800054a:	460b      	mov	r3, r1
 800054c:	70fb      	strb	r3, [r7, #3]
    if (BQ_IsManufacturingLifetimeEnabled() != active)
 800054e:	f000 fa19 	bl	8000984 <BQ_IsManufacturingLifetimeEnabled>
 8000552:	4603      	mov	r3, r0
 8000554:	461a      	mov	r2, r3
 8000556:	78fb      	ldrb	r3, [r7, #3]
 8000558:	4293      	cmp	r3, r2
 800055a:	d003      	beq.n	8000564 <BQAction_SetManufacturingLF+0x22>
    {
        BQ_WriteMABlockCommand(bq_i2c, BQ40Z80_MFA_LIFETIME_DATA_COLLECTION);
 800055c:	2123      	movs	r1, #35	@ 0x23
 800055e:	6878      	ldr	r0, [r7, #4]
 8000560:	f7ff fe9a 	bl	8000298 <BQ_WriteMABlockCommand>
    }
}
 8000564:	bf00      	nop
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}

0800056c <BQAction_TryUnsealedDevice>:
/**
 * @brief change sealed mode to unsealed
 * @param none
 **/
void BQAction_TryUnsealedDevice(I2C_HandleTypeDef *bq_i2c)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
//    bool isSealed = false;

    BQAction_UpdateOpStatus(bq_i2c);
 8000574:	6878      	ldr	r0, [r7, #4]
 8000576:	f000 f891 	bl	800069c <BQAction_UpdateOpStatus>
    SECURITY_MODE securityMode = BQ_GetSecurityMode();
 800057a:	f000 f981 	bl	8000880 <BQ_GetSecurityMode>
 800057e:	4603      	mov	r3, r0
 8000580:	73fb      	strb	r3, [r7, #15]
    while (securityMode == SEALED || securityMode == RESERVED)
 8000582:	e018      	b.n	80005b6 <BQAction_TryUnsealedDevice+0x4a>
    {
//        isSealed = true;
//        ("[BQ] Security mode - Sealed", 27);

        BQ_WriteMABlockCommand(bq_i2c, 0x0414);
 8000584:	f240 4114 	movw	r1, #1044	@ 0x414
 8000588:	6878      	ldr	r0, [r7, #4]
 800058a:	f7ff fe85 	bl	8000298 <BQ_WriteMABlockCommand>
        HAL_Delay(500);
 800058e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000592:	f000 fddf 	bl	8001154 <HAL_Delay>
        BQ_WriteMABlockCommand(bq_i2c, 0x3672);
 8000596:	f243 6172 	movw	r1, #13938	@ 0x3672
 800059a:	6878      	ldr	r0, [r7, #4]
 800059c:	f7ff fe7c 	bl	8000298 <BQ_WriteMABlockCommand>
        HAL_Delay(3000);
 80005a0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80005a4:	f000 fdd6 	bl	8001154 <HAL_Delay>

        BQAction_UpdateOpStatus(bq_i2c);
 80005a8:	6878      	ldr	r0, [r7, #4]
 80005aa:	f000 f877 	bl	800069c <BQAction_UpdateOpStatus>
        securityMode = BQ_GetSecurityMode();
 80005ae:	f000 f967 	bl	8000880 <BQ_GetSecurityMode>
 80005b2:	4603      	mov	r3, r0
 80005b4:	73fb      	strb	r3, [r7, #15]
    while (securityMode == SEALED || securityMode == RESERVED)
 80005b6:	7bfb      	ldrb	r3, [r7, #15]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d0e3      	beq.n	8000584 <BQAction_TryUnsealedDevice+0x18>
 80005bc:	7bfb      	ldrb	r3, [r7, #15]
 80005be:	2b03      	cmp	r3, #3
 80005c0:	d0e0      	beq.n	8000584 <BQAction_TryUnsealedDevice+0x18>
    // print only if the device was previously sealeded
//    if (isSealed){
//        ("[BQ] successfully unsealed", 27);
//    }

}
 80005c2:	bf00      	nop
 80005c4:	bf00      	nop
 80005c6:	3710      	adds	r7, #16
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <BQAction_UpdateData>:
/**
 * @brief updating statuses, flags
 * @param none
 */
void BQAction_UpdateData(I2C_HandleTypeDef *bq_i2c)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b08c      	sub	sp, #48	@ 0x30
 80005d0:	af04      	add	r7, sp, #16
 80005d2:	6078      	str	r0, [r7, #4]
    uint16_t manStatus = BQ_ReadCommandAsShort(bq_i2c, BQ40Z80_MFA_MANUFACTURING_STATUS);
 80005d4:	2157      	movs	r1, #87	@ 0x57
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f7ff feec 	bl	80003b4 <BQ_ReadCommandAsShort>
 80005dc:	4603      	mov	r3, r0
 80005de:	83fb      	strh	r3, [r7, #30]
    uint32_t chargeStatus = BQ_ReadCommandAsInt(bq_i2c, BQ40Z80_MFA_CHARGING_STATUS);
 80005e0:	2155      	movs	r1, #85	@ 0x55
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f7ff ff07 	bl	80003f6 <BQ_ReadCommandAsInt>
 80005e8:	61b8      	str	r0, [r7, #24]
    uint32_t operationStatus = BQ_ReadCommandAsInt(bq_i2c, BQ40Z80_MFA_OPERATION_STATUS);
 80005ea:	2154      	movs	r1, #84	@ 0x54
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f7ff ff02 	bl	80003f6 <BQ_ReadCommandAsInt>
 80005f2:	6178      	str	r0, [r7, #20]
    uint32_t gaugStatus = BQ_ReadCommandAsInt(bq_i2c, BQ40Z80_MFA_GAUGING_STATUS);
 80005f4:	2156      	movs	r1, #86	@ 0x56
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f7ff fefd 	bl	80003f6 <BQ_ReadCommandAsInt>
 80005fc:	6138      	str	r0, [r7, #16]

    uint16_t batteryMode = I2CHelper_ReadRegisterAsShort(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_BatteryMode);
 80005fe:	4b22      	ldr	r3, [pc, #136]	@ (8000688 <BQAction_UpdateData+0xbc>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	2203      	movs	r2, #3
 8000604:	4619      	mov	r1, r3
 8000606:	6878      	ldr	r0, [r7, #4]
 8000608:	f000 fb26 	bl	8000c58 <I2CHelper_ReadRegisterAsShort>
 800060c:	4603      	mov	r3, r0
 800060e:	81fb      	strh	r3, [r7, #14]
    uint16_t batteryStatus = I2CHelper_ReadRegisterAsShort(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_BatteryStatus);
 8000610:	4b1d      	ldr	r3, [pc, #116]	@ (8000688 <BQAction_UpdateData+0xbc>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	2216      	movs	r2, #22
 8000616:	4619      	mov	r1, r3
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f000 fb1d 	bl	8000c58 <I2CHelper_ReadRegisterAsShort>
 800061e:	4603      	mov	r3, r0
 8000620:	81bb      	strh	r3, [r7, #12]
    uint8_t gpioStatus = I2CHelper_ReadRegisterAsChar(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_GPIORead);
 8000622:	4b19      	ldr	r3, [pc, #100]	@ (8000688 <BQAction_UpdateData+0xbc>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2248      	movs	r2, #72	@ 0x48
 8000628:	4619      	mov	r1, r3
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	f000 fb39 	bl	8000ca2 <I2CHelper_ReadRegisterAsChar>
 8000630:	4603      	mov	r3, r0
 8000632:	72fb      	strb	r3, [r7, #11]

    BQ_ReadMABlockCommand(bq_i2c, BQ40Z80_MFA_DA_STATUS_1, BMS_1.BQ_daStatus1, 32);
 8000634:	2320      	movs	r3, #32
 8000636:	4a15      	ldr	r2, [pc, #84]	@ (800068c <BQAction_UpdateData+0xc0>)
 8000638:	2171      	movs	r1, #113	@ 0x71
 800063a:	6878      	ldr	r0, [r7, #4]
 800063c:	f7ff fe50 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(bq_i2c, BQ40Z80_MFA_DA_STATUS_2, BMS_1.BQ_daStatus2, 16);
 8000640:	2310      	movs	r3, #16
 8000642:	4a13      	ldr	r2, [pc, #76]	@ (8000690 <BQAction_UpdateData+0xc4>)
 8000644:	2172      	movs	r1, #114	@ 0x72
 8000646:	6878      	ldr	r0, [r7, #4]
 8000648:	f7ff fe4a 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(bq_i2c, BQ40Z80_MFA_DA_STATUS_3, BMS_1.BQ_daStatus3, 18);
 800064c:	2312      	movs	r3, #18
 800064e:	4a11      	ldr	r2, [pc, #68]	@ (8000694 <BQAction_UpdateData+0xc8>)
 8000650:	217b      	movs	r1, #123	@ 0x7b
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	f7ff fe44 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(bq_i2c, BQ40Z80_MFA_OUTPUT_CADC_CAL, BMS_1.BQ_outCal, 32);
 8000658:	2320      	movs	r3, #32
 800065a:	4a0f      	ldr	r2, [pc, #60]	@ (8000698 <BQAction_UpdateData+0xcc>)
 800065c:	f24f 0181 	movw	r1, #61569	@ 0xf081
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f7ff fe3d 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ParseAllFlags(operationStatus, batteryMode, batteryStatus, gpioStatus, manStatus, chargeStatus, gaugStatus);
 8000666:	7af8      	ldrb	r0, [r7, #11]
 8000668:	89ba      	ldrh	r2, [r7, #12]
 800066a:	89f9      	ldrh	r1, [r7, #14]
 800066c:	693b      	ldr	r3, [r7, #16]
 800066e:	9302      	str	r3, [sp, #8]
 8000670:	69bb      	ldr	r3, [r7, #24]
 8000672:	9301      	str	r3, [sp, #4]
 8000674:	8bfb      	ldrh	r3, [r7, #30]
 8000676:	9300      	str	r3, [sp, #0]
 8000678:	4603      	mov	r3, r0
 800067a:	6978      	ldr	r0, [r7, #20]
 800067c:	f000 f85e 	bl	800073c <BQ_ParseAllFlags>
}
 8000680:	bf00      	nop
 8000682:	3720      	adds	r7, #32
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000000 	.word	0x20000000
 800068c:	200000c4 	.word	0x200000c4
 8000690:	200000e4 	.word	0x200000e4
 8000694:	200000f4 	.word	0x200000f4
 8000698:	20000106 	.word	0x20000106

0800069c <BQAction_UpdateOpStatus>:
/**
 * @brief update dastatus1, OperationStatus flags and ManufacturingStatus flags
 * @param none
 */
void BQAction_UpdateOpStatus(I2C_HandleTypeDef *bq_i2c)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
    BQ_ReadMABlockCommand(bq_i2c, BQ40Z80_MFA_DA_STATUS_1, BMS_1.BQ_daStatus1, 32);
 80006a4:	2320      	movs	r3, #32
 80006a6:	4a0c      	ldr	r2, [pc, #48]	@ (80006d8 <BQAction_UpdateOpStatus+0x3c>)
 80006a8:	2171      	movs	r1, #113	@ 0x71
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f7ff fe18 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ParseOperationStatus(BQ_ReadCommandAsInt(bq_i2c, BQ40Z80_MFA_OPERATION_STATUS));
 80006b0:	2154      	movs	r1, #84	@ 0x54
 80006b2:	6878      	ldr	r0, [r7, #4]
 80006b4:	f7ff fe9f 	bl	80003f6 <BQ_ReadCommandAsInt>
 80006b8:	4603      	mov	r3, r0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 f868 	bl	8000790 <BQ_ParseOperationStatus>
    BQ_ParseManufacturingStatus(BQ_ReadCommandAsShort(bq_i2c, BQ40Z80_MFA_MANUFACTURING_STATUS));
 80006c0:	2157      	movs	r1, #87	@ 0x57
 80006c2:	6878      	ldr	r0, [r7, #4]
 80006c4:	f7ff fe76 	bl	80003b4 <BQ_ReadCommandAsShort>
 80006c8:	4603      	mov	r3, r0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 f8b4 	bl	8000838 <BQ_ParseManufacturingStatus>
}
 80006d0:	bf00      	nop
 80006d2:	3708      	adds	r7, #8
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	200000c4 	.word	0x200000c4

080006dc <decimalToBinary>:
 * @param value decimal value
 * @param array array to write
 * @param count array size
 */
void decimalToBinary(uint32_t value, uint8_t *array, uint8_t count)
{
 80006dc:	b480      	push	{r7}
 80006de:	b087      	sub	sp, #28
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	4613      	mov	r3, r2
 80006e8:	71fb      	strb	r3, [r7, #7]
	uint8_t currentCount = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	75fb      	strb	r3, [r7, #23]
	while (value > 0)
 80006ee:	e00e      	b.n	800070e <decimalToBinary+0x32>
	{
		array[currentCount] = value % 2;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	b2da      	uxtb	r2, r3
 80006f4:	7dfb      	ldrb	r3, [r7, #23]
 80006f6:	68b9      	ldr	r1, [r7, #8]
 80006f8:	440b      	add	r3, r1
 80006fa:	f002 0201 	and.w	r2, r2, #1
 80006fe:	b2d2      	uxtb	r2, r2
 8000700:	701a      	strb	r2, [r3, #0]
		value /= 2;
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	085b      	lsrs	r3, r3, #1
 8000706:	60fb      	str	r3, [r7, #12]
		currentCount++;
 8000708:	7dfb      	ldrb	r3, [r7, #23]
 800070a:	3301      	adds	r3, #1
 800070c:	75fb      	strb	r3, [r7, #23]
	while (value > 0)
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d1ed      	bne.n	80006f0 <decimalToBinary+0x14>
	}

	while (currentCount < count)
 8000714:	e007      	b.n	8000726 <decimalToBinary+0x4a>
	{
		array[currentCount] = 0;
 8000716:	7dfb      	ldrb	r3, [r7, #23]
 8000718:	68ba      	ldr	r2, [r7, #8]
 800071a:	4413      	add	r3, r2
 800071c:	2200      	movs	r2, #0
 800071e:	701a      	strb	r2, [r3, #0]
		currentCount++;
 8000720:	7dfb      	ldrb	r3, [r7, #23]
 8000722:	3301      	adds	r3, #1
 8000724:	75fb      	strb	r3, [r7, #23]
	while (currentCount < count)
 8000726:	7dfa      	ldrb	r2, [r7, #23]
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	429a      	cmp	r2, r3
 800072c:	d3f3      	bcc.n	8000716 <decimalToBinary+0x3a>
	}
}
 800072e:	bf00      	nop
 8000730:	bf00      	nop
 8000732:	371c      	adds	r7, #28
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr

0800073c <BQ_ParseAllFlags>:
					  uint16_t batteryMode,
					  uint8_t gpio,
					  uint16_t manStatus,
					  uint32_t chargeStatus,
					  uint32_t gaugStatus)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	60f8      	str	r0, [r7, #12]
 8000744:	4608      	mov	r0, r1
 8000746:	4611      	mov	r1, r2
 8000748:	461a      	mov	r2, r3
 800074a:	4603      	mov	r3, r0
 800074c:	817b      	strh	r3, [r7, #10]
 800074e:	460b      	mov	r3, r1
 8000750:	813b      	strh	r3, [r7, #8]
 8000752:	4613      	mov	r3, r2
 8000754:	71fb      	strb	r3, [r7, #7]
	BQ_ParseOperationStatus(opStatus);
 8000756:	68f8      	ldr	r0, [r7, #12]
 8000758:	f000 f81a 	bl	8000790 <BQ_ParseOperationStatus>
	BQ_ParseChargeStatus(chargeStatus);
 800075c:	69f8      	ldr	r0, [r7, #28]
 800075e:	f000 f827 	bl	80007b0 <BQ_ParseChargeStatus>
	BQ_ParseGaugeStatus(gaugStatus);
 8000762:	6a38      	ldr	r0, [r7, #32]
 8000764:	f000 f834 	bl	80007d0 <BQ_ParseGaugeStatus>
	BQ_ParseBatteryStatus(batteryStatus);
 8000768:	897b      	ldrh	r3, [r7, #10]
 800076a:	4618      	mov	r0, r3
 800076c:	f000 f840 	bl	80007f0 <BQ_ParseBatteryStatus>
	BQ_ParseManufacturingStatus(manStatus);
 8000770:	8b3b      	ldrh	r3, [r7, #24]
 8000772:	4618      	mov	r0, r3
 8000774:	f000 f860 	bl	8000838 <BQ_ParseManufacturingStatus>
	BQ_ParseBatteryMode(batteryMode);
 8000778:	893b      	ldrh	r3, [r7, #8]
 800077a:	4618      	mov	r0, r3
 800077c:	f000 f84a 	bl	8000814 <BQ_ParseBatteryMode>
	BQ_ParseGpio(gpio);
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	4618      	mov	r0, r3
 8000784:	f000 f86a 	bl	800085c <BQ_ParseGpio>
}
 8000788:	bf00      	nop
 800078a:	3710      	adds	r7, #16
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <BQ_ParseOperationStatus>:
void BQ_ParseOperationStatus(uint32_t raw)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	//convert to binary array and save in BQ_opStatus
	decimalToBinary(raw, BMS_1.BQ_opStatus, 32);
 8000798:	2220      	movs	r2, #32
 800079a:	4904      	ldr	r1, [pc, #16]	@ (80007ac <BQ_ParseOperationStatus+0x1c>)
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ff9d 	bl	80006dc <decimalToBinary>
}
 80007a2:	bf00      	nop
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	2000002c 	.word	0x2000002c

080007b0 <BQ_ParseChargeStatus>:

void BQ_ParseChargeStatus(uint32_t raw)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
	//convert to binary array and save in BQ_chargeStatus
	decimalToBinary(raw, BMS_1.BQ_chargeStatus, 32);
 80007b8:	2220      	movs	r2, #32
 80007ba:	4904      	ldr	r1, [pc, #16]	@ (80007cc <BQ_ParseChargeStatus+0x1c>)
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f7ff ff8d 	bl	80006dc <decimalToBinary>
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	2000004c 	.word	0x2000004c

080007d0 <BQ_ParseGaugeStatus>:

void BQ_ParseGaugeStatus(uint32_t raw)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	//convert to binary array and save in BQ_gaugeStatus
	decimalToBinary(raw, BMS_1.BQ_gaugeStatus, 32);
 80007d8:	2220      	movs	r2, #32
 80007da:	4904      	ldr	r1, [pc, #16]	@ (80007ec <BQ_ParseGaugeStatus+0x1c>)
 80007dc:	6878      	ldr	r0, [r7, #4]
 80007de:	f7ff ff7d 	bl	80006dc <decimalToBinary>
}
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	2000006c 	.word	0x2000006c

080007f0 <BQ_ParseBatteryStatus>:

void BQ_ParseBatteryStatus(uint16_t raw)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	80fb      	strh	r3, [r7, #6]
	//convert to binary array and save in BQ_batteryStatus
	decimalToBinary(raw, BMS_1.BQ_batteryStatus, 16);
 80007fa:	88fb      	ldrh	r3, [r7, #6]
 80007fc:	2210      	movs	r2, #16
 80007fe:	4904      	ldr	r1, [pc, #16]	@ (8000810 <BQ_ParseBatteryStatus+0x20>)
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff ff6b 	bl	80006dc <decimalToBinary>
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	2000008c 	.word	0x2000008c

08000814 <BQ_ParseBatteryMode>:

void BQ_ParseBatteryMode(uint16_t raw)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	80fb      	strh	r3, [r7, #6]
	//convert to binary array and save in BQ_batteryMode
	decimalToBinary(raw, BMS_1.BQ_batteryMode, 16);
 800081e:	88fb      	ldrh	r3, [r7, #6]
 8000820:	2210      	movs	r2, #16
 8000822:	4904      	ldr	r1, [pc, #16]	@ (8000834 <BQ_ParseBatteryMode+0x20>)
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff ff59 	bl	80006dc <decimalToBinary>
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	2000009c 	.word	0x2000009c

08000838 <BQ_ParseManufacturingStatus>:

void BQ_ParseManufacturingStatus(uint16_t raw)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	80fb      	strh	r3, [r7, #6]
	decimalToBinary(raw, BMS_1.BQ_manufacturingStatus, 16);
 8000842:	88fb      	ldrh	r3, [r7, #6]
 8000844:	2210      	movs	r2, #16
 8000846:	4904      	ldr	r1, [pc, #16]	@ (8000858 <BQ_ParseManufacturingStatus+0x20>)
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff ff47 	bl	80006dc <decimalToBinary>
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	200000ac 	.word	0x200000ac

0800085c <BQ_ParseGpio>:

void BQ_ParseGpio(uint8_t raw)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	71fb      	strb	r3, [r7, #7]
	//convert to binary array and save in BQ_gpio
	decimalToBinary(raw, BMS_1.BQ_gpio, 8);
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2208      	movs	r2, #8
 800086a:	4904      	ldr	r1, [pc, #16]	@ (800087c <BQ_ParseGpio+0x20>)
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff ff35 	bl	80006dc <decimalToBinary>
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	200000bc 	.word	0x200000bc

08000880 <BQ_GetSecurityMode>:
/**
 * @brief get security mode from BQ_opStatus
 * @return SECURITY_MODE
 */
SECURITY_MODE BQ_GetSecurityMode(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
    if (BMS_1.BQ_opStatus[9] && BMS_1.BQ_opStatus[8]){
 8000884:	4b11      	ldr	r3, [pc, #68]	@ (80008cc <BQ_GetSecurityMode+0x4c>)
 8000886:	7a5b      	ldrb	r3, [r3, #9]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d005      	beq.n	8000898 <BQ_GetSecurityMode+0x18>
 800088c:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <BQ_GetSecurityMode+0x4c>)
 800088e:	7a1b      	ldrb	r3, [r3, #8]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <BQ_GetSecurityMode+0x18>
        return SEALED;//11
 8000894:	2300      	movs	r3, #0
 8000896:	e014      	b.n	80008c2 <BQ_GetSecurityMode+0x42>
    }else if (BMS_1.BQ_opStatus[9] && !BMS_1.BQ_opStatus[8]){
 8000898:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <BQ_GetSecurityMode+0x4c>)
 800089a:	7a5b      	ldrb	r3, [r3, #9]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d005      	beq.n	80008ac <BQ_GetSecurityMode+0x2c>
 80008a0:	4b0a      	ldr	r3, [pc, #40]	@ (80008cc <BQ_GetSecurityMode+0x4c>)
 80008a2:	7a1b      	ldrb	r3, [r3, #8]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d101      	bne.n	80008ac <BQ_GetSecurityMode+0x2c>
        return UNSEALED;//10
 80008a8:	2301      	movs	r3, #1
 80008aa:	e00a      	b.n	80008c2 <BQ_GetSecurityMode+0x42>
    }else if (!BMS_1.BQ_opStatus[9] && BMS_1.BQ_opStatus[8]){
 80008ac:	4b07      	ldr	r3, [pc, #28]	@ (80008cc <BQ_GetSecurityMode+0x4c>)
 80008ae:	7a5b      	ldrb	r3, [r3, #9]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d105      	bne.n	80008c0 <BQ_GetSecurityMode+0x40>
 80008b4:	4b05      	ldr	r3, [pc, #20]	@ (80008cc <BQ_GetSecurityMode+0x4c>)
 80008b6:	7a1b      	ldrb	r3, [r3, #8]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <BQ_GetSecurityMode+0x40>
        return FULL_ACCESS;//01
 80008bc:	2302      	movs	r3, #2
 80008be:	e000      	b.n	80008c2 <BQ_GetSecurityMode+0x42>
    }else{
        return RESERVED;//00
 80008c0:	2303      	movs	r3, #3
    }
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	2000002c 	.word	0x2000002c

080008d0 <BQ_IsManufacturingFuseEnabled>:
}



bool BQ_IsManufacturingFuseEnabled(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
    return BMS_1.BQ_manufacturingStatus[8];
 80008d4:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <BQ_IsManufacturingFuseEnabled+0x20>)
 80008d6:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80008da:	2b00      	cmp	r3, #0
 80008dc:	bf14      	ite	ne
 80008de:	2301      	movne	r3, #1
 80008e0:	2300      	moveq	r3, #0
 80008e2:	b2db      	uxtb	r3, r3
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	2000002c 	.word	0x2000002c

080008f4 <BQ_IsManufacturingAllFetEnabled>:
/**
 * @brief function shows fet control
 * @return 0 if fet control enabled, 1 if fet control disabled
 */
bool BQ_IsManufacturingAllFetEnabled(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
    return BMS_1.BQ_manufacturingStatus[4];
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <BQ_IsManufacturingAllFetEnabled+0x20>)
 80008fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80008fe:	2b00      	cmp	r3, #0
 8000900:	bf14      	ite	ne
 8000902:	2301      	movne	r3, #1
 8000904:	2300      	moveq	r3, #0
 8000906:	b2db      	uxtb	r3, r3
}
 8000908:	4618      	mov	r0, r3
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	2000002c 	.word	0x2000002c

08000918 <BQ_IsManufacturingGaugingEnabled>:

bool BQ_IsManufacturingGaugingEnabled(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
    return BMS_1.BQ_manufacturingStatus[3];
 800091c:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <BQ_IsManufacturingGaugingEnabled+0x20>)
 800091e:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 8000922:	2b00      	cmp	r3, #0
 8000924:	bf14      	ite	ne
 8000926:	2301      	movne	r3, #1
 8000928:	2300      	moveq	r3, #0
 800092a:	b2db      	uxtb	r3, r3
}
 800092c:	4618      	mov	r0, r3
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	2000002c 	.word	0x2000002c

0800093c <BQ_IsManufacturingCalibrationEnabled>:

bool BQ_IsManufacturingCalibrationEnabled(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
    return BMS_1.BQ_manufacturingStatus[15];
 8000940:	4b06      	ldr	r3, [pc, #24]	@ (800095c <BQ_IsManufacturingCalibrationEnabled+0x20>)
 8000942:	f893 308f 	ldrb.w	r3, [r3, #143]	@ 0x8f
 8000946:	2b00      	cmp	r3, #0
 8000948:	bf14      	ite	ne
 800094a:	2301      	movne	r3, #1
 800094c:	2300      	moveq	r3, #0
 800094e:	b2db      	uxtb	r3, r3
}
 8000950:	4618      	mov	r0, r3
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	2000002c 	.word	0x2000002c

08000960 <BQ_IsManufacturingPermanentFailureEnabled>:

bool BQ_IsManufacturingPermanentFailureEnabled(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
    return BMS_1.BQ_manufacturingStatus[6];
 8000964:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <BQ_IsManufacturingPermanentFailureEnabled+0x20>)
 8000966:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800096a:	2b00      	cmp	r3, #0
 800096c:	bf14      	ite	ne
 800096e:	2301      	movne	r3, #1
 8000970:	2300      	moveq	r3, #0
 8000972:	b2db      	uxtb	r3, r3
}
 8000974:	4618      	mov	r0, r3
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	2000002c 	.word	0x2000002c

08000984 <BQ_IsManufacturingLifetimeEnabled>:

bool BQ_IsManufacturingLifetimeEnabled(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
    return BMS_1.BQ_manufacturingStatus[5];
 8000988:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <BQ_IsManufacturingLifetimeEnabled+0x20>)
 800098a:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800098e:	2b00      	cmp	r3, #0
 8000990:	bf14      	ite	ne
 8000992:	2301      	movne	r3, #1
 8000994:	2300      	moveq	r3, #0
 8000996:	b2db      	uxtb	r3, r3
}
 8000998:	4618      	mov	r0, r3
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	2000002c 	.word	0x2000002c

080009a8 <BQ_IsLedEnabled>:

bool BQ_IsLedEnabled(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
    return BMS_1.BQ_opStatus[17];
 80009ac:	4b05      	ldr	r3, [pc, #20]	@ (80009c4 <BQ_IsLedEnabled+0x1c>)
 80009ae:	7c5b      	ldrb	r3, [r3, #17]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	bf14      	ite	ne
 80009b4:	2301      	movne	r3, #1
 80009b6:	2300      	moveq	r3, #0
 80009b8:	b2db      	uxtb	r3, r3
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr
 80009c4:	2000002c 	.word	0x2000002c

080009c8 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08a      	sub	sp, #40	@ 0x28
 80009cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ce:	f107 0314 	add.w	r3, r7, #20
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
 80009dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009de:	4b45      	ldr	r3, [pc, #276]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	4a44      	ldr	r2, [pc, #272]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 80009e4:	f043 0304 	orr.w	r3, r3, #4
 80009e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ea:	4b42      	ldr	r3, [pc, #264]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	f003 0304 	and.w	r3, r3, #4
 80009f2:	613b      	str	r3, [r7, #16]
 80009f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009f6:	4b3f      	ldr	r3, [pc, #252]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	4a3e      	ldr	r2, [pc, #248]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 80009fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a02:	4b3c      	ldr	r3, [pc, #240]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a0a:	60fb      	str	r3, [r7, #12]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0e:	4b39      	ldr	r3, [pc, #228]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a12:	4a38      	ldr	r2, [pc, #224]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a1a:	4b36      	ldr	r3, [pc, #216]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	60bb      	str	r3, [r7, #8]
 8000a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a26:	4b33      	ldr	r3, [pc, #204]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	4a32      	ldr	r2, [pc, #200]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 8000a2c:	f043 0302 	orr.w	r3, r3, #2
 8000a30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a32:	4b30      	ldr	r3, [pc, #192]	@ (8000af4 <MX_GPIO_Init+0x12c>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a36:	f003 0302 	and.w	r3, r3, #2
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	21b0      	movs	r1, #176	@ 0xb0
 8000a42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a46:	f000 fe83 	bl	8001750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a50:	4829      	ldr	r0, [pc, #164]	@ (8000af8 <MX_GPIO_Init+0x130>)
 8000a52:	f000 fe7d 	bl	8001750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a5c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a66:	f107 0314 	add.w	r3, r7, #20
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4823      	ldr	r0, [pc, #140]	@ (8000afc <MX_GPIO_Init+0x134>)
 8000a6e:	f000 fcf5 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a72:	230c      	movs	r3, #12
 8000a74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	2302      	movs	r3, #2
 8000a78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7e:	2303      	movs	r3, #3
 8000a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a82:	2307      	movs	r3, #7
 8000a84:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a86:	f107 0314 	add.w	r3, r7, #20
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a90:	f000 fce4 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 8000a94:	23b0      	movs	r3, #176	@ 0xb0
 8000a96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aae:	f000 fcd5 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000ab2:	2340      	movs	r3, #64	@ 0x40
 8000ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aba:	2301      	movs	r3, #1
 8000abc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000abe:	f107 0314 	add.w	r3, r7, #20
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac8:	f000 fcc8 	bl	800145c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8000acc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4804      	ldr	r0, [pc, #16]	@ (8000af8 <MX_GPIO_Init+0x130>)
 8000ae6:	f000 fcb9 	bl	800145c <HAL_GPIO_Init>

}
 8000aea:	bf00      	nop
 8000aec:	3728      	adds	r7, #40	@ 0x28
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40021000 	.word	0x40021000
 8000af8:	48000400 	.word	0x48000400
 8000afc:	48000800 	.word	0x48000800

08000b00 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b04:	4b1b      	ldr	r3, [pc, #108]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b06:	4a1c      	ldr	r2, [pc, #112]	@ (8000b78 <MX_I2C1_Init+0x78>)
 8000b08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000b7c <MX_I2C1_Init+0x7c>)
 8000b0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b10:	4b18      	ldr	r3, [pc, #96]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b16:	4b17      	ldr	r3, [pc, #92]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b18:	2201      	movs	r2, #1
 8000b1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b1c:	4b15      	ldr	r3, [pc, #84]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b22:	4b14      	ldr	r3, [pc, #80]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b28:	4b12      	ldr	r3, [pc, #72]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b2e:	4b11      	ldr	r3, [pc, #68]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b34:	4b0f      	ldr	r3, [pc, #60]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b3a:	480e      	ldr	r0, [pc, #56]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b3c:	f000 fe20 	bl	8001780 <HAL_I2C_Init>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b46:	f000 f9de 	bl	8000f06 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4809      	ldr	r0, [pc, #36]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b4e:	f002 fa2b 	bl	8002fa8 <HAL_I2CEx_ConfigAnalogFilter>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b58:	f000 f9d5 	bl	8000f06 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4805      	ldr	r0, [pc, #20]	@ (8000b74 <MX_I2C1_Init+0x74>)
 8000b60:	f002 fa6d 	bl	800303e <HAL_I2CEx_ConfigDigitalFilter>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b6a:	f000 f9cc 	bl	8000f06 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000128 	.word	0x20000128
 8000b78:	40005400 	.word	0x40005400
 8000b7c:	10909cec 	.word	0x10909cec

08000b80 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b0a2      	sub	sp, #136	@ 0x88
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b88:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
 8000b96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	2260      	movs	r2, #96	@ 0x60
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f003 fc39 	bl	8004418 <memset>
  if(i2cHandle->Instance==I2C1)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a28      	ldr	r2, [pc, #160]	@ (8000c4c <HAL_I2C_MspInit+0xcc>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d148      	bne.n	8000c42 <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bb0:	2340      	movs	r3, #64	@ 0x40
 8000bb2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f003 f8ef 	bl	8003da0 <HAL_RCCEx_PeriphCLKConfig>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000bc8:	f000 f99d 	bl	8000f06 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bcc:	4b20      	ldr	r3, [pc, #128]	@ (8000c50 <HAL_I2C_MspInit+0xd0>)
 8000bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8000c50 <HAL_I2C_MspInit+0xd0>)
 8000bd2:	f043 0302 	orr.w	r3, r3, #2
 8000bd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c50 <HAL_I2C_MspInit+0xd0>)
 8000bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bdc:	f003 0302 	and.w	r3, r3, #2
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000be4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000be8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bea:	2312      	movs	r3, #18
 8000bec:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfe:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000c02:	4619      	mov	r1, r3
 8000c04:	4813      	ldr	r0, [pc, #76]	@ (8000c54 <HAL_I2C_MspInit+0xd4>)
 8000c06:	f000 fc29 	bl	800145c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c0a:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <HAL_I2C_MspInit+0xd0>)
 8000c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c0e:	4a10      	ldr	r2, [pc, #64]	@ (8000c50 <HAL_I2C_MspInit+0xd0>)
 8000c10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c14:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <HAL_I2C_MspInit+0xd0>)
 8000c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 10, 0);
 8000c22:	2200      	movs	r2, #0
 8000c24:	210a      	movs	r1, #10
 8000c26:	201f      	movs	r0, #31
 8000c28:	f000 fb93 	bl	8001352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000c2c:	201f      	movs	r0, #31
 8000c2e:	f000 fbac 	bl	800138a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2109      	movs	r1, #9
 8000c36:	2020      	movs	r0, #32
 8000c38:	f000 fb8b 	bl	8001352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000c3c:	2020      	movs	r0, #32
 8000c3e:	f000 fba4 	bl	800138a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c42:	bf00      	nop
 8000c44:	3788      	adds	r7, #136	@ 0x88
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40005400 	.word	0x40005400
 8000c50:	40021000 	.word	0x40021000
 8000c54:	48000400 	.word	0x48000400

08000c58 <I2CHelper_ReadRegisterAsShort>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint16_t I2CHelper_ReadRegisterAsShort(I2C_HandleTypeDef *i2c, uint8_t device, uint8_t address)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af02      	add	r7, sp, #8
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	70fb      	strb	r3, [r7, #3]
 8000c64:	4613      	mov	r3, r2
 8000c66:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2];
	I2CHelper_ReadRegister(i2c, device, address, buf, 2);
 8000c68:	f107 030c 	add.w	r3, r7, #12
 8000c6c:	78ba      	ldrb	r2, [r7, #2]
 8000c6e:	78f9      	ldrb	r1, [r7, #3]
 8000c70:	2002      	movs	r0, #2
 8000c72:	9000      	str	r0, [sp, #0]
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f000 f82a 	bl	8000cce <I2CHelper_ReadRegister>
	uint16_t result = 0;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	81fb      	strh	r3, [r7, #14]

	result = result | buf[0];
 8000c7e:	7b3b      	ldrb	r3, [r7, #12]
 8000c80:	461a      	mov	r2, r3
 8000c82:	89fb      	ldrh	r3, [r7, #14]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	81fb      	strh	r3, [r7, #14]
	result = result | (buf[1] << 8);
 8000c88:	7b7b      	ldrb	r3, [r7, #13]
 8000c8a:	021b      	lsls	r3, r3, #8
 8000c8c:	b21a      	sxth	r2, r3
 8000c8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c92:	4313      	orrs	r3, r2
 8000c94:	b21b      	sxth	r3, r3
 8000c96:	81fb      	strh	r3, [r7, #14]

	return result;
 8000c98:	89fb      	ldrh	r3, [r7, #14]
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3710      	adds	r7, #16
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <I2CHelper_ReadRegisterAsChar>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint8_t I2CHelper_ReadRegisterAsChar(I2C_HandleTypeDef *i2c, uint8_t device, uint8_t address)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b086      	sub	sp, #24
 8000ca6:	af02      	add	r7, sp, #8
 8000ca8:	6078      	str	r0, [r7, #4]
 8000caa:	460b      	mov	r3, r1
 8000cac:	70fb      	strb	r3, [r7, #3]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[1];
	I2CHelper_ReadRegister(i2c, device, address, buf, 1);
 8000cb2:	f107 030c 	add.w	r3, r7, #12
 8000cb6:	78ba      	ldrb	r2, [r7, #2]
 8000cb8:	78f9      	ldrb	r1, [r7, #3]
 8000cba:	2001      	movs	r0, #1
 8000cbc:	9000      	str	r0, [sp, #0]
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f000 f805 	bl	8000cce <I2CHelper_ReadRegister>

	return buf[0];
 8000cc4:	7b3b      	ldrb	r3, [r7, #12]
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <I2CHelper_ReadRegister>:
 * @param address where to read
 * @param receive_buffer array to write
 * @param size receive_buffer size
 */
void I2CHelper_ReadRegister(I2C_HandleTypeDef *i2c, uint8_t device, uint8_t address, uint8_t *receive_buffer, uint8_t size)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b086      	sub	sp, #24
 8000cd2:	af02      	add	r7, sp, #8
 8000cd4:	60f8      	str	r0, [r7, #12]
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	460b      	mov	r3, r1
 8000cda:	72fb      	strb	r3, [r7, #11]
 8000cdc:	4613      	mov	r3, r2
 8000cde:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(i2c, device << 1, &address, 1, 100);
 8000ce0:	7afb      	ldrb	r3, [r7, #11]
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	005b      	lsls	r3, r3, #1
 8000ce6:	b299      	uxth	r1, r3
 8000ce8:	f107 020a 	add.w	r2, r7, #10
 8000cec:	2364      	movs	r3, #100	@ 0x64
 8000cee:	9300      	str	r3, [sp, #0]
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	68f8      	ldr	r0, [r7, #12]
 8000cf4:	f000 fde0 	bl	80018b8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(i2c, device << 1, receive_buffer, size, 100);
 8000cf8:	7afb      	ldrb	r3, [r7, #11]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	b299      	uxth	r1, r3
 8000d00:	7e3b      	ldrb	r3, [r7, #24]
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	2264      	movs	r2, #100	@ 0x64
 8000d06:	9200      	str	r2, [sp, #0]
 8000d08:	687a      	ldr	r2, [r7, #4]
 8000d0a:	68f8      	ldr	r0, [r7, #12]
 8000d0c:	f000 feec 	bl	8001ae8 <HAL_I2C_Master_Receive>
}
 8000d10:	bf00      	nop
 8000d12:	3710      	adds	r7, #16
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d1e:	f000 f99d 	bl	800105c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d22:	f000 f89f 	bl	8000e64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d26:	f7ff fe4f 	bl	80009c8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d2a:	f7ff fee9 	bl	8000b00 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_I2C_Init(&hi2c1);
 8000d2e:	4848      	ldr	r0, [pc, #288]	@ (8000e50 <main+0x138>)
 8000d30:	f000 fd26 	bl	8001780 <HAL_I2C_Init>
  HAL_I2C_MspInit(&hi2c1);
 8000d34:	4846      	ldr	r0, [pc, #280]	@ (8000e50 <main+0x138>)
 8000d36:	f7ff ff23 	bl	8000b80 <HAL_I2C_MspInit>
  uint16_t voltage = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	82fb      	strh	r3, [r7, #22]
  uint16_t current = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	82bb      	strh	r3, [r7, #20]
  uint8_t percentage[2];
  uint16_t cells[6];
  BQ_Init(&hi2c1);
 8000d42:	4843      	ldr	r0, [pc, #268]	@ (8000e50 <main+0x138>)
 8000d44:	f7ff fa42 	bl	80001cc <BQ_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 8000d48:	2064      	movs	r0, #100	@ 0x64
 8000d4a:	f000 fa03 	bl	8001154 <HAL_Delay>

	  BQ_ReadMABlockCommand(&hi2c1, BQ40Z80_MFA_DA_STATUS_1, BMS_1.BQ_daStatus1, 32);
 8000d4e:	2320      	movs	r3, #32
 8000d50:	4a40      	ldr	r2, [pc, #256]	@ (8000e54 <main+0x13c>)
 8000d52:	2171      	movs	r1, #113	@ 0x71
 8000d54:	483e      	ldr	r0, [pc, #248]	@ (8000e50 <main+0x138>)
 8000d56:	f7ff fac3 	bl	80002e0 <BQ_ReadMABlockCommand>
//	  BQ_ReadMABlockCommand(BQ40Z80_MFA_DA_STATUS_2, 16);
	  BQ_ReadMABlockCommand(&hi2c1, BQ40Z80_MFA_DA_STATUS_3, BMS_1.BQ_daStatus3, 18);
 8000d5a:	2312      	movs	r3, #18
 8000d5c:	4a3e      	ldr	r2, [pc, #248]	@ (8000e58 <main+0x140>)
 8000d5e:	217b      	movs	r1, #123	@ 0x7b
 8000d60:	483b      	ldr	r0, [pc, #236]	@ (8000e50 <main+0x138>)
 8000d62:	f7ff fabd 	bl	80002e0 <BQ_ReadMABlockCommand>
//	  BQ_ReadMABlockCommand(BQ40Z80_MFA_OUTPUT_CADC_CAL, BQ_outCal, 32);
	  voltage = I2CHelper_ReadRegisterAsShort(&hi2c1, bq_deviceAddress, BQ40Z80_SBS_Voltage);//works 0x09
 8000d66:	4b3d      	ldr	r3, [pc, #244]	@ (8000e5c <main+0x144>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	2209      	movs	r2, #9
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4838      	ldr	r0, [pc, #224]	@ (8000e50 <main+0x138>)
 8000d70:	f7ff ff72 	bl	8000c58 <I2CHelper_ReadRegisterAsShort>
 8000d74:	4603      	mov	r3, r0
 8000d76:	82fb      	strh	r3, [r7, #22]
	  current = I2CHelper_ReadRegisterAsShort(&hi2c1, bq_deviceAddress, BQ40Z80_SBS_Current);
 8000d78:	4b38      	ldr	r3, [pc, #224]	@ (8000e5c <main+0x144>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	220a      	movs	r2, #10
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4833      	ldr	r0, [pc, #204]	@ (8000e50 <main+0x138>)
 8000d82:	f7ff ff69 	bl	8000c58 <I2CHelper_ReadRegisterAsShort>
 8000d86:	4603      	mov	r3, r0
 8000d88:	82bb      	strh	r3, [r7, #20]
	  percentage[0] = I2CHelper_ReadRegisterAsChar(&hi2c1, bq_deviceAddress, BQ40Z80_SBS_RelativeStateOfCharge);
 8000d8a:	4b34      	ldr	r3, [pc, #208]	@ (8000e5c <main+0x144>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	220d      	movs	r2, #13
 8000d90:	4619      	mov	r1, r3
 8000d92:	482f      	ldr	r0, [pc, #188]	@ (8000e50 <main+0x138>)
 8000d94:	f7ff ff85 	bl	8000ca2 <I2CHelper_ReadRegisterAsChar>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	743b      	strb	r3, [r7, #16]
	  percentage[1] = I2CHelper_ReadRegisterAsChar(&hi2c1, bq_deviceAddress, BQ40Z80_SBS_AbsoluteStateOfCharge);
 8000d9c:	4b2f      	ldr	r3, [pc, #188]	@ (8000e5c <main+0x144>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	220e      	movs	r2, #14
 8000da2:	4619      	mov	r1, r3
 8000da4:	482a      	ldr	r0, [pc, #168]	@ (8000e50 <main+0x138>)
 8000da6:	f7ff ff7c 	bl	8000ca2 <I2CHelper_ReadRegisterAsChar>
 8000daa:	4603      	mov	r3, r0
 8000dac:	747b      	strb	r3, [r7, #17]
	  // -----separated cells-----
	  cells[0] = BMS_1.BQ_daStatus1[0] | (BMS_1.BQ_daStatus1[1] << 8);
 8000dae:	4b2c      	ldr	r3, [pc, #176]	@ (8000e60 <main+0x148>)
 8000db0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8000db4:	b21a      	sxth	r2, r3
 8000db6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e60 <main+0x148>)
 8000db8:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8000dbc:	021b      	lsls	r3, r3, #8
 8000dbe:	b21b      	sxth	r3, r3
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	80bb      	strh	r3, [r7, #4]
	  cells[1] = BMS_1.BQ_daStatus1[2] | (BMS_1.BQ_daStatus1[3] << 8);
 8000dc8:	4b25      	ldr	r3, [pc, #148]	@ (8000e60 <main+0x148>)
 8000dca:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8000dce:	b21a      	sxth	r2, r3
 8000dd0:	4b23      	ldr	r3, [pc, #140]	@ (8000e60 <main+0x148>)
 8000dd2:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8000dd6:	021b      	lsls	r3, r3, #8
 8000dd8:	b21b      	sxth	r3, r3
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	b21b      	sxth	r3, r3
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	80fb      	strh	r3, [r7, #6]
	  cells[2] = BMS_1.BQ_daStatus1[4] | (BMS_1.BQ_daStatus1[5] << 8);
 8000de2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e60 <main+0x148>)
 8000de4:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8000de8:	b21a      	sxth	r2, r3
 8000dea:	4b1d      	ldr	r3, [pc, #116]	@ (8000e60 <main+0x148>)
 8000dec:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8000df0:	021b      	lsls	r3, r3, #8
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	4313      	orrs	r3, r2
 8000df6:	b21b      	sxth	r3, r3
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	813b      	strh	r3, [r7, #8]
	  cells[3] = BMS_1.BQ_daStatus1[6] | (BMS_1.BQ_daStatus1[7] << 8);
 8000dfc:	4b18      	ldr	r3, [pc, #96]	@ (8000e60 <main+0x148>)
 8000dfe:	f893 309e 	ldrb.w	r3, [r3, #158]	@ 0x9e
 8000e02:	b21a      	sxth	r2, r3
 8000e04:	4b16      	ldr	r3, [pc, #88]	@ (8000e60 <main+0x148>)
 8000e06:	f893 309f 	ldrb.w	r3, [r3, #159]	@ 0x9f
 8000e0a:	021b      	lsls	r3, r3, #8
 8000e0c:	b21b      	sxth	r3, r3
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	b21b      	sxth	r3, r3
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	817b      	strh	r3, [r7, #10]
	  cells[4] = BMS_1.BQ_daStatus3[0] | (BMS_1.BQ_daStatus3[1] << 8);
 8000e16:	4b12      	ldr	r3, [pc, #72]	@ (8000e60 <main+0x148>)
 8000e18:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8000e1c:	b21a      	sxth	r2, r3
 8000e1e:	4b10      	ldr	r3, [pc, #64]	@ (8000e60 <main+0x148>)
 8000e20:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8000e24:	021b      	lsls	r3, r3, #8
 8000e26:	b21b      	sxth	r3, r3
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	b21b      	sxth	r3, r3
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	81bb      	strh	r3, [r7, #12]
	  cells[5] = BMS_1.BQ_daStatus3[6] | (BMS_1.BQ_daStatus3[7] << 8);
 8000e30:	4b0b      	ldr	r3, [pc, #44]	@ (8000e60 <main+0x148>)
 8000e32:	f893 30ce 	ldrb.w	r3, [r3, #206]	@ 0xce
 8000e36:	b21a      	sxth	r2, r3
 8000e38:	4b09      	ldr	r3, [pc, #36]	@ (8000e60 <main+0x148>)
 8000e3a:	f893 30cf 	ldrb.w	r3, [r3, #207]	@ 0xcf
 8000e3e:	021b      	lsls	r3, r3, #8
 8000e40:	b21b      	sxth	r3, r3
 8000e42:	4313      	orrs	r3, r2
 8000e44:	b21b      	sxth	r3, r3
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	81fb      	strh	r3, [r7, #14]
	  HAL_Delay(100);
 8000e4a:	bf00      	nop
 8000e4c:	e77c      	b.n	8000d48 <main+0x30>
 8000e4e:	bf00      	nop
 8000e50:	20000128 	.word	0x20000128
 8000e54:	200000c4 	.word	0x200000c4
 8000e58:	200000f4 	.word	0x200000f4
 8000e5c:	20000000 	.word	0x20000000
 8000e60:	2000002c 	.word	0x2000002c

08000e64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b096      	sub	sp, #88	@ 0x58
 8000e68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e6a:	f107 0314 	add.w	r3, r7, #20
 8000e6e:	2244      	movs	r2, #68	@ 0x44
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f003 fad0 	bl	8004418 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e78:	463b      	mov	r3, r7
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	605a      	str	r2, [r3, #4]
 8000e80:	609a      	str	r2, [r3, #8]
 8000e82:	60da      	str	r2, [r3, #12]
 8000e84:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e86:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e8a:	f002 f933 	bl	80030f4 <HAL_PWREx_ControlVoltageScaling>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000e94:	f000 f837 	bl	8000f06 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ea0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ea2:	2310      	movs	r3, #16
 8000ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000eb2:	230a      	movs	r3, #10
 8000eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000eb6:	2307      	movs	r3, #7
 8000eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec2:	f107 0314 	add.w	r3, r7, #20
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f002 f96a 	bl	80031a0 <HAL_RCC_OscConfig>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ed2:	f000 f818 	bl	8000f06 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed6:	230f      	movs	r3, #15
 8000ed8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eda:	2303      	movs	r3, #3
 8000edc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000eea:	463b      	mov	r3, r7
 8000eec:	2104      	movs	r1, #4
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f002 fd6a 	bl	80039c8 <HAL_RCC_ClockConfig>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000efa:	f000 f804 	bl	8000f06 <Error_Handler>
  }
}
 8000efe:	bf00      	nop
 8000f00:	3758      	adds	r7, #88	@ 0x58
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f06:	b480      	push	{r7}
 8000f08:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f0a:	b672      	cpsid	i
}
 8000f0c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f0e:	bf00      	nop
 8000f10:	e7fd      	b.n	8000f0e <Error_Handler+0x8>
	...

08000f14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <HAL_MspInit+0x44>)
 8000f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f1e:	4a0e      	ldr	r2, [pc, #56]	@ (8000f58 <HAL_MspInit+0x44>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <HAL_MspInit+0x44>)
 8000f28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f32:	4b09      	ldr	r3, [pc, #36]	@ (8000f58 <HAL_MspInit+0x44>)
 8000f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f36:	4a08      	ldr	r2, [pc, #32]	@ (8000f58 <HAL_MspInit+0x44>)
 8000f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f3e:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <HAL_MspInit+0x44>)
 8000f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f46:	603b      	str	r3, [r7, #0]
 8000f48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000

08000f5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <NMI_Handler+0x4>

08000f64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f68:	bf00      	nop
 8000f6a:	e7fd      	b.n	8000f68 <HardFault_Handler+0x4>

08000f6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f70:	bf00      	nop
 8000f72:	e7fd      	b.n	8000f70 <MemManage_Handler+0x4>

08000f74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f78:	bf00      	nop
 8000f7a:	e7fd      	b.n	8000f78 <BusFault_Handler+0x4>

08000f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <UsageFault_Handler+0x4>

08000f84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr

08000f92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f92:	b480      	push	{r7}
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fb2:	f000 f8af 	bl	8001114 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
	...

08000fbc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000fc0:	4802      	ldr	r0, [pc, #8]	@ (8000fcc <I2C1_EV_IRQHandler+0x10>)
 8000fc2:	f000 ff73 	bl	8001eac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000128 	.word	0x20000128

08000fd0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <I2C1_ER_IRQHandler+0x10>)
 8000fd6:	f000 ff83 	bl	8001ee0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000128 	.word	0x20000128

08000fe4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <SystemInit+0x20>)
 8000fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fee:	4a05      	ldr	r2, [pc, #20]	@ (8001004 <SystemInit+0x20>)
 8000ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001008:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001040 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800100c:	f7ff ffea 	bl	8000fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001010:	480c      	ldr	r0, [pc, #48]	@ (8001044 <LoopForever+0x6>)
  ldr r1, =_edata
 8001012:	490d      	ldr	r1, [pc, #52]	@ (8001048 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001014:	4a0d      	ldr	r2, [pc, #52]	@ (800104c <LoopForever+0xe>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001018:	e002      	b.n	8001020 <LoopCopyDataInit>

0800101a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800101c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101e:	3304      	adds	r3, #4

08001020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001024:	d3f9      	bcc.n	800101a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001028:	4c0a      	ldr	r4, [pc, #40]	@ (8001054 <LoopForever+0x16>)
  movs r3, #0
 800102a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800102c:	e001      	b.n	8001032 <LoopFillZerobss>

0800102e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001030:	3204      	adds	r2, #4

08001032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001034:	d3fb      	bcc.n	800102e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001036:	f003 f9f7 	bl	8004428 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800103a:	f7ff fe6d 	bl	8000d18 <main>

0800103e <LoopForever>:

LoopForever:
    b LoopForever
 800103e:	e7fe      	b.n	800103e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001040:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001048:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800104c:	080044d0 	.word	0x080044d0
  ldr r2, =_sbss
 8001050:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001054:	20000180 	.word	0x20000180

08001058 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001058:	e7fe      	b.n	8001058 <ADC1_IRQHandler>
	...

0800105c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001062:	2300      	movs	r3, #0
 8001064:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001066:	4b0c      	ldr	r3, [pc, #48]	@ (8001098 <HAL_Init+0x3c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a0b      	ldr	r2, [pc, #44]	@ (8001098 <HAL_Init+0x3c>)
 800106c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001070:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001072:	2003      	movs	r0, #3
 8001074:	f000 f962 	bl	800133c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001078:	2000      	movs	r0, #0
 800107a:	f000 f80f 	bl	800109c <HAL_InitTick>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d002      	beq.n	800108a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001084:	2301      	movs	r3, #1
 8001086:	71fb      	strb	r3, [r7, #7]
 8001088:	e001      	b.n	800108e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800108a:	f7ff ff43 	bl	8000f14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800108e:	79fb      	ldrb	r3, [r7, #7]
}
 8001090:	4618      	mov	r0, r3
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40022000 	.word	0x40022000

0800109c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80010a8:	4b17      	ldr	r3, [pc, #92]	@ (8001108 <HAL_InitTick+0x6c>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d023      	beq.n	80010f8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010b0:	4b16      	ldr	r3, [pc, #88]	@ (800110c <HAL_InitTick+0x70>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	4b14      	ldr	r3, [pc, #80]	@ (8001108 <HAL_InitTick+0x6c>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	4619      	mov	r1, r3
 80010ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010be:	fbb3 f3f1 	udiv	r3, r3, r1
 80010c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 f96d 	bl	80013a6 <HAL_SYSTICK_Config>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d10f      	bne.n	80010f2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2b0f      	cmp	r3, #15
 80010d6:	d809      	bhi.n	80010ec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010d8:	2200      	movs	r2, #0
 80010da:	6879      	ldr	r1, [r7, #4]
 80010dc:	f04f 30ff 	mov.w	r0, #4294967295
 80010e0:	f000 f937 	bl	8001352 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <HAL_InitTick+0x74>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	e007      	b.n	80010fc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	73fb      	strb	r3, [r7, #15]
 80010f0:	e004      	b.n	80010fc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	73fb      	strb	r3, [r7, #15]
 80010f6:	e001      	b.n	80010fc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	2000000c 	.word	0x2000000c
 800110c:	20000004 	.word	0x20000004
 8001110:	20000008 	.word	0x20000008

08001114 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001118:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <HAL_IncTick+0x20>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	461a      	mov	r2, r3
 800111e:	4b06      	ldr	r3, [pc, #24]	@ (8001138 <HAL_IncTick+0x24>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4413      	add	r3, r2
 8001124:	4a04      	ldr	r2, [pc, #16]	@ (8001138 <HAL_IncTick+0x24>)
 8001126:	6013      	str	r3, [r2, #0]
}
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	2000000c 	.word	0x2000000c
 8001138:	2000017c 	.word	0x2000017c

0800113c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  return uwTick;
 8001140:	4b03      	ldr	r3, [pc, #12]	@ (8001150 <HAL_GetTick+0x14>)
 8001142:	681b      	ldr	r3, [r3, #0]
}
 8001144:	4618      	mov	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	2000017c 	.word	0x2000017c

08001154 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800115c:	f7ff ffee 	bl	800113c <HAL_GetTick>
 8001160:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800116c:	d005      	beq.n	800117a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800116e:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <HAL_Delay+0x44>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	461a      	mov	r2, r3
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4413      	add	r3, r2
 8001178:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800117a:	bf00      	nop
 800117c:	f7ff ffde 	bl	800113c <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	429a      	cmp	r2, r3
 800118a:	d8f7      	bhi.n	800117c <HAL_Delay+0x28>
  {
  }
}
 800118c:	bf00      	nop
 800118e:	bf00      	nop
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	2000000c 	.word	0x2000000c

0800119c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f003 0307 	and.w	r3, r3, #7
 80011aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <__NVIC_SetPriorityGrouping+0x44>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011b2:	68ba      	ldr	r2, [r7, #8]
 80011b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011b8:	4013      	ands	r3, r2
 80011ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ce:	4a04      	ldr	r2, [pc, #16]	@ (80011e0 <__NVIC_SetPriorityGrouping+0x44>)
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	60d3      	str	r3, [r2, #12]
}
 80011d4:	bf00      	nop
 80011d6:	3714      	adds	r7, #20
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011e8:	4b04      	ldr	r3, [pc, #16]	@ (80011fc <__NVIC_GetPriorityGrouping+0x18>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	0a1b      	lsrs	r3, r3, #8
 80011ee:	f003 0307 	and.w	r3, r3, #7
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	db0b      	blt.n	800122a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	f003 021f 	and.w	r2, r3, #31
 8001218:	4907      	ldr	r1, [pc, #28]	@ (8001238 <__NVIC_EnableIRQ+0x38>)
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	095b      	lsrs	r3, r3, #5
 8001220:	2001      	movs	r0, #1
 8001222:	fa00 f202 	lsl.w	r2, r0, r2
 8001226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	e000e100 	.word	0xe000e100

0800123c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	6039      	str	r1, [r7, #0]
 8001246:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124c:	2b00      	cmp	r3, #0
 800124e:	db0a      	blt.n	8001266 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	b2da      	uxtb	r2, r3
 8001254:	490c      	ldr	r1, [pc, #48]	@ (8001288 <__NVIC_SetPriority+0x4c>)
 8001256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125a:	0112      	lsls	r2, r2, #4
 800125c:	b2d2      	uxtb	r2, r2
 800125e:	440b      	add	r3, r1
 8001260:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001264:	e00a      	b.n	800127c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	b2da      	uxtb	r2, r3
 800126a:	4908      	ldr	r1, [pc, #32]	@ (800128c <__NVIC_SetPriority+0x50>)
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	f003 030f 	and.w	r3, r3, #15
 8001272:	3b04      	subs	r3, #4
 8001274:	0112      	lsls	r2, r2, #4
 8001276:	b2d2      	uxtb	r2, r2
 8001278:	440b      	add	r3, r1
 800127a:	761a      	strb	r2, [r3, #24]
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	e000e100 	.word	0xe000e100
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001290:	b480      	push	{r7}
 8001292:	b089      	sub	sp, #36	@ 0x24
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f003 0307 	and.w	r3, r3, #7
 80012a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	f1c3 0307 	rsb	r3, r3, #7
 80012aa:	2b04      	cmp	r3, #4
 80012ac:	bf28      	it	cs
 80012ae:	2304      	movcs	r3, #4
 80012b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	3304      	adds	r3, #4
 80012b6:	2b06      	cmp	r3, #6
 80012b8:	d902      	bls.n	80012c0 <NVIC_EncodePriority+0x30>
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	3b03      	subs	r3, #3
 80012be:	e000      	b.n	80012c2 <NVIC_EncodePriority+0x32>
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c4:	f04f 32ff 	mov.w	r2, #4294967295
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	43da      	mvns	r2, r3
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	401a      	ands	r2, r3
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012d8:	f04f 31ff 	mov.w	r1, #4294967295
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	fa01 f303 	lsl.w	r3, r1, r3
 80012e2:	43d9      	mvns	r1, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e8:	4313      	orrs	r3, r2
         );
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3724      	adds	r7, #36	@ 0x24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
	...

080012f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001308:	d301      	bcc.n	800130e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800130a:	2301      	movs	r3, #1
 800130c:	e00f      	b.n	800132e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800130e:	4a0a      	ldr	r2, [pc, #40]	@ (8001338 <SysTick_Config+0x40>)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3b01      	subs	r3, #1
 8001314:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001316:	210f      	movs	r1, #15
 8001318:	f04f 30ff 	mov.w	r0, #4294967295
 800131c:	f7ff ff8e 	bl	800123c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001320:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <SysTick_Config+0x40>)
 8001322:	2200      	movs	r2, #0
 8001324:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001326:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <SysTick_Config+0x40>)
 8001328:	2207      	movs	r2, #7
 800132a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800132c:	2300      	movs	r3, #0
}
 800132e:	4618      	mov	r0, r3
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	e000e010 	.word	0xe000e010

0800133c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff ff29 	bl	800119c <__NVIC_SetPriorityGrouping>
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b086      	sub	sp, #24
 8001356:	af00      	add	r7, sp, #0
 8001358:	4603      	mov	r3, r0
 800135a:	60b9      	str	r1, [r7, #8]
 800135c:	607a      	str	r2, [r7, #4]
 800135e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001364:	f7ff ff3e 	bl	80011e4 <__NVIC_GetPriorityGrouping>
 8001368:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	68b9      	ldr	r1, [r7, #8]
 800136e:	6978      	ldr	r0, [r7, #20]
 8001370:	f7ff ff8e 	bl	8001290 <NVIC_EncodePriority>
 8001374:	4602      	mov	r2, r0
 8001376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800137a:	4611      	mov	r1, r2
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff ff5d 	bl	800123c <__NVIC_SetPriority>
}
 8001382:	bf00      	nop
 8001384:	3718      	adds	r7, #24
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b082      	sub	sp, #8
 800138e:	af00      	add	r7, sp, #0
 8001390:	4603      	mov	r3, r0
 8001392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff ff31 	bl	8001200 <__NVIC_EnableIRQ>
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b082      	sub	sp, #8
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff ffa2 	bl	80012f8 <SysTick_Config>
 80013b4:	4603      	mov	r3, r0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	b084      	sub	sp, #16
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013c6:	2300      	movs	r3, #0
 80013c8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d005      	beq.n	80013e2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2204      	movs	r2, #4
 80013da:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	e029      	b.n	8001436 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f022 020e 	bic.w	r2, r2, #14
 80013f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f022 0201 	bic.w	r2, r2, #1
 8001400:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001406:	f003 021c 	and.w	r2, r3, #28
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140e:	2101      	movs	r1, #1
 8001410:	fa01 f202 	lsl.w	r2, r1, r2
 8001414:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2201      	movs	r2, #1
 800141a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2200      	movs	r2, #0
 8001422:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	4798      	blx	r3
    }
  }
  return status;
 8001436:	7bfb      	ldrb	r3, [r7, #15]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800144e:	b2db      	uxtb	r3, r3
}
 8001450:	4618      	mov	r0, r3
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800145c:	b480      	push	{r7}
 800145e:	b087      	sub	sp, #28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800146a:	e154      	b.n	8001716 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	2101      	movs	r1, #1
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	fa01 f303 	lsl.w	r3, r1, r3
 8001478:	4013      	ands	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2b00      	cmp	r3, #0
 8001480:	f000 8146 	beq.w	8001710 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f003 0303 	and.w	r3, r3, #3
 800148c:	2b01      	cmp	r3, #1
 800148e:	d005      	beq.n	800149c <HAL_GPIO_Init+0x40>
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f003 0303 	and.w	r3, r3, #3
 8001498:	2b02      	cmp	r3, #2
 800149a:	d130      	bne.n	80014fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	2203      	movs	r2, #3
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	43db      	mvns	r3, r3
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4013      	ands	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	68da      	ldr	r2, [r3, #12]
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014d2:	2201      	movs	r2, #1
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	43db      	mvns	r3, r3
 80014dc:	693a      	ldr	r2, [r7, #16]
 80014de:	4013      	ands	r3, r2
 80014e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	091b      	lsrs	r3, r3, #4
 80014e8:	f003 0201 	and.w	r2, r3, #1
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f003 0303 	and.w	r3, r3, #3
 8001506:	2b03      	cmp	r3, #3
 8001508:	d017      	beq.n	800153a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	2203      	movs	r2, #3
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	43db      	mvns	r3, r3
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	4013      	ands	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	689a      	ldr	r2, [r3, #8]
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	4313      	orrs	r3, r2
 8001532:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f003 0303 	and.w	r3, r3, #3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d123      	bne.n	800158e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	08da      	lsrs	r2, r3, #3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	3208      	adds	r2, #8
 800154e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001552:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	220f      	movs	r2, #15
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43db      	mvns	r3, r3
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	4013      	ands	r3, r2
 8001568:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	691a      	ldr	r2, [r3, #16]
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	f003 0307 	and.w	r3, r3, #7
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	4313      	orrs	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	08da      	lsrs	r2, r3, #3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3208      	adds	r2, #8
 8001588:	6939      	ldr	r1, [r7, #16]
 800158a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	2203      	movs	r2, #3
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	43db      	mvns	r3, r3
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	4013      	ands	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f003 0203 	and.w	r2, r3, #3
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	fa02 f303 	lsl.w	r3, r2, r3
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	693a      	ldr	r2, [r7, #16]
 80015c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f000 80a0 	beq.w	8001710 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d0:	4b58      	ldr	r3, [pc, #352]	@ (8001734 <HAL_GPIO_Init+0x2d8>)
 80015d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015d4:	4a57      	ldr	r2, [pc, #348]	@ (8001734 <HAL_GPIO_Init+0x2d8>)
 80015d6:	f043 0301 	orr.w	r3, r3, #1
 80015da:	6613      	str	r3, [r2, #96]	@ 0x60
 80015dc:	4b55      	ldr	r3, [pc, #340]	@ (8001734 <HAL_GPIO_Init+0x2d8>)
 80015de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015e0:	f003 0301 	and.w	r3, r3, #1
 80015e4:	60bb      	str	r3, [r7, #8]
 80015e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015e8:	4a53      	ldr	r2, [pc, #332]	@ (8001738 <HAL_GPIO_Init+0x2dc>)
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	089b      	lsrs	r3, r3, #2
 80015ee:	3302      	adds	r3, #2
 80015f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	f003 0303 	and.w	r3, r3, #3
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	220f      	movs	r2, #15
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	43db      	mvns	r3, r3
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001612:	d019      	beq.n	8001648 <HAL_GPIO_Init+0x1ec>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4a49      	ldr	r2, [pc, #292]	@ (800173c <HAL_GPIO_Init+0x2e0>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d013      	beq.n	8001644 <HAL_GPIO_Init+0x1e8>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4a48      	ldr	r2, [pc, #288]	@ (8001740 <HAL_GPIO_Init+0x2e4>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d00d      	beq.n	8001640 <HAL_GPIO_Init+0x1e4>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a47      	ldr	r2, [pc, #284]	@ (8001744 <HAL_GPIO_Init+0x2e8>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d007      	beq.n	800163c <HAL_GPIO_Init+0x1e0>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a46      	ldr	r2, [pc, #280]	@ (8001748 <HAL_GPIO_Init+0x2ec>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d101      	bne.n	8001638 <HAL_GPIO_Init+0x1dc>
 8001634:	2304      	movs	r3, #4
 8001636:	e008      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001638:	2307      	movs	r3, #7
 800163a:	e006      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 800163c:	2303      	movs	r3, #3
 800163e:	e004      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001640:	2302      	movs	r3, #2
 8001642:	e002      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001644:	2301      	movs	r3, #1
 8001646:	e000      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001648:	2300      	movs	r3, #0
 800164a:	697a      	ldr	r2, [r7, #20]
 800164c:	f002 0203 	and.w	r2, r2, #3
 8001650:	0092      	lsls	r2, r2, #2
 8001652:	4093      	lsls	r3, r2
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	4313      	orrs	r3, r2
 8001658:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800165a:	4937      	ldr	r1, [pc, #220]	@ (8001738 <HAL_GPIO_Init+0x2dc>)
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	089b      	lsrs	r3, r3, #2
 8001660:	3302      	adds	r3, #2
 8001662:	693a      	ldr	r2, [r7, #16]
 8001664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001668:	4b38      	ldr	r3, [pc, #224]	@ (800174c <HAL_GPIO_Init+0x2f0>)
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	43db      	mvns	r3, r3
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	4013      	ands	r3, r2
 8001676:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001680:	2b00      	cmp	r3, #0
 8001682:	d003      	beq.n	800168c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4313      	orrs	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800168c:	4a2f      	ldr	r2, [pc, #188]	@ (800174c <HAL_GPIO_Init+0x2f0>)
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001692:	4b2e      	ldr	r3, [pc, #184]	@ (800174c <HAL_GPIO_Init+0x2f0>)
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	43db      	mvns	r3, r3
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	4013      	ands	r3, r2
 80016a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80016b6:	4a25      	ldr	r2, [pc, #148]	@ (800174c <HAL_GPIO_Init+0x2f0>)
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80016bc:	4b23      	ldr	r3, [pc, #140]	@ (800174c <HAL_GPIO_Init+0x2f0>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	43db      	mvns	r3, r3
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	4013      	ands	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d003      	beq.n	80016e0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80016d8:	693a      	ldr	r2, [r7, #16]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	4313      	orrs	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016e0:	4a1a      	ldr	r2, [pc, #104]	@ (800174c <HAL_GPIO_Init+0x2f0>)
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80016e6:	4b19      	ldr	r3, [pc, #100]	@ (800174c <HAL_GPIO_Init+0x2f0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	43db      	mvns	r3, r3
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	4013      	ands	r3, r2
 80016f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d003      	beq.n	800170a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	4313      	orrs	r3, r2
 8001708:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800170a:	4a10      	ldr	r2, [pc, #64]	@ (800174c <HAL_GPIO_Init+0x2f0>)
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	3301      	adds	r3, #1
 8001714:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	fa22 f303 	lsr.w	r3, r2, r3
 8001720:	2b00      	cmp	r3, #0
 8001722:	f47f aea3 	bne.w	800146c <HAL_GPIO_Init+0x10>
  }
}
 8001726:	bf00      	nop
 8001728:	bf00      	nop
 800172a:	371c      	adds	r7, #28
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	40021000 	.word	0x40021000
 8001738:	40010000 	.word	0x40010000
 800173c:	48000400 	.word	0x48000400
 8001740:	48000800 	.word	0x48000800
 8001744:	48000c00 	.word	0x48000c00
 8001748:	48001000 	.word	0x48001000
 800174c:	40010400 	.word	0x40010400

08001750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	460b      	mov	r3, r1
 800175a:	807b      	strh	r3, [r7, #2]
 800175c:	4613      	mov	r3, r2
 800175e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001760:	787b      	ldrb	r3, [r7, #1]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d003      	beq.n	800176e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001766:	887a      	ldrh	r2, [r7, #2]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800176c:	e002      	b.n	8001774 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800176e:	887a      	ldrh	r2, [r7, #2]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e08d      	b.n	80018ae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b00      	cmp	r3, #0
 800179c:	d106      	bne.n	80017ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f7ff f9ea 	bl	8000b80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2224      	movs	r2, #36	@ 0x24
 80017b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f022 0201 	bic.w	r2, r2, #1
 80017c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80017d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	689a      	ldr	r2, [r3, #8]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d107      	bne.n	80017fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	689a      	ldr	r2, [r3, #8]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	e006      	b.n	8001808 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001806:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	2b02      	cmp	r3, #2
 800180e:	d108      	bne.n	8001822 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	685a      	ldr	r2, [r3, #4]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	e007      	b.n	8001832 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	685a      	ldr	r2, [r3, #4]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001830:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001840:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001844:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	68da      	ldr	r2, [r3, #12]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001854:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691a      	ldr	r2, [r3, #16]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	430a      	orrs	r2, r1
 800186e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69d9      	ldr	r1, [r3, #28]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a1a      	ldr	r2, [r3, #32]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	430a      	orrs	r2, r1
 800187e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f042 0201 	orr.w	r2, r2, #1
 800188e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2200      	movs	r2, #0
 8001894:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2220      	movs	r2, #32
 800189a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2200      	movs	r2, #0
 80018a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af02      	add	r7, sp, #8
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	461a      	mov	r2, r3
 80018c4:	460b      	mov	r3, r1
 80018c6:	817b      	strh	r3, [r7, #10]
 80018c8:	4613      	mov	r3, r2
 80018ca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b20      	cmp	r3, #32
 80018d6:	f040 80fd 	bne.w	8001ad4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d101      	bne.n	80018e8 <HAL_I2C_Master_Transmit+0x30>
 80018e4:	2302      	movs	r3, #2
 80018e6:	e0f6      	b.n	8001ad6 <HAL_I2C_Master_Transmit+0x21e>
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80018f0:	f7ff fc24 	bl	800113c <HAL_GetTick>
 80018f4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	2319      	movs	r3, #25
 80018fc:	2201      	movs	r2, #1
 80018fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f001 f871 	bl	80029ea <I2C_WaitOnFlagUntilTimeout>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e0e1      	b.n	8001ad6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2221      	movs	r2, #33	@ 0x21
 8001916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2210      	movs	r2, #16
 800191e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	2200      	movs	r2, #0
 8001926:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	893a      	ldrh	r2, [r7, #8]
 8001932:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2200      	movs	r2, #0
 8001938:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800193e:	b29b      	uxth	r3, r3
 8001940:	2bff      	cmp	r3, #255	@ 0xff
 8001942:	d906      	bls.n	8001952 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	22ff      	movs	r2, #255	@ 0xff
 8001948:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800194a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	e007      	b.n	8001962 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001956:	b29a      	uxth	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800195c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001960:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001966:	2b00      	cmp	r3, #0
 8001968:	d024      	beq.n	80019b4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800196e:	781a      	ldrb	r2, [r3, #0]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001984:	b29b      	uxth	r3, r3
 8001986:	3b01      	subs	r3, #1
 8001988:	b29a      	uxth	r2, r3
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001992:	3b01      	subs	r3, #1
 8001994:	b29a      	uxth	r2, r3
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	3301      	adds	r3, #1
 80019a2:	b2da      	uxtb	r2, r3
 80019a4:	8979      	ldrh	r1, [r7, #10]
 80019a6:	4b4e      	ldr	r3, [pc, #312]	@ (8001ae0 <HAL_I2C_Master_Transmit+0x228>)
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	68f8      	ldr	r0, [r7, #12]
 80019ae:	f001 fa6b 	bl	8002e88 <I2C_TransferConfig>
 80019b2:	e066      	b.n	8001a82 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019b8:	b2da      	uxtb	r2, r3
 80019ba:	8979      	ldrh	r1, [r7, #10]
 80019bc:	4b48      	ldr	r3, [pc, #288]	@ (8001ae0 <HAL_I2C_Master_Transmit+0x228>)
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	68f8      	ldr	r0, [r7, #12]
 80019c4:	f001 fa60 	bl	8002e88 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80019c8:	e05b      	b.n	8001a82 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	6a39      	ldr	r1, [r7, #32]
 80019ce:	68f8      	ldr	r0, [r7, #12]
 80019d0:	f001 f864 	bl	8002a9c <I2C_WaitOnTXISFlagUntilTimeout>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e07b      	b.n	8001ad6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e2:	781a      	ldrb	r2, [r3, #0]
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ee:	1c5a      	adds	r2, r3, #1
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	3b01      	subs	r3, #1
 80019fc:	b29a      	uxth	r2, r3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a06:	3b01      	subs	r3, #1
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d034      	beq.n	8001a82 <HAL_I2C_Master_Transmit+0x1ca>
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d130      	bne.n	8001a82 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	6a3b      	ldr	r3, [r7, #32]
 8001a26:	2200      	movs	r2, #0
 8001a28:	2180      	movs	r1, #128	@ 0x80
 8001a2a:	68f8      	ldr	r0, [r7, #12]
 8001a2c:	f000 ffdd 	bl	80029ea <I2C_WaitOnFlagUntilTimeout>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e04d      	b.n	8001ad6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	2bff      	cmp	r3, #255	@ 0xff
 8001a42:	d90e      	bls.n	8001a62 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	22ff      	movs	r2, #255	@ 0xff
 8001a48:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	8979      	ldrh	r1, [r7, #10]
 8001a52:	2300      	movs	r3, #0
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f001 fa14 	bl	8002e88 <I2C_TransferConfig>
 8001a60:	e00f      	b.n	8001a82 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	8979      	ldrh	r1, [r7, #10]
 8001a74:	2300      	movs	r3, #0
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f001 fa03 	bl	8002e88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d19e      	bne.n	80019ca <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	6a39      	ldr	r1, [r7, #32]
 8001a90:	68f8      	ldr	r0, [r7, #12]
 8001a92:	f001 f84a 	bl	8002b2a <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e01a      	b.n	8001ad6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	6859      	ldr	r1, [r3, #4]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae4 <HAL_I2C_Master_Transmit+0x22c>)
 8001ab4:	400b      	ands	r3, r1
 8001ab6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2220      	movs	r2, #32
 8001abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2200      	movs	r2, #0
 8001acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	e000      	b.n	8001ad6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001ad4:	2302      	movs	r3, #2
  }
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	80002000 	.word	0x80002000
 8001ae4:	fe00e800 	.word	0xfe00e800

08001ae8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b088      	sub	sp, #32
 8001aec:	af02      	add	r7, sp, #8
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	607a      	str	r2, [r7, #4]
 8001af2:	461a      	mov	r2, r3
 8001af4:	460b      	mov	r3, r1
 8001af6:	817b      	strh	r3, [r7, #10]
 8001af8:	4613      	mov	r3, r2
 8001afa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b20      	cmp	r3, #32
 8001b06:	f040 80db 	bne.w	8001cc0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d101      	bne.n	8001b18 <HAL_I2C_Master_Receive+0x30>
 8001b14:	2302      	movs	r3, #2
 8001b16:	e0d4      	b.n	8001cc2 <HAL_I2C_Master_Receive+0x1da>
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b20:	f7ff fb0c 	bl	800113c <HAL_GetTick>
 8001b24:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	2319      	movs	r3, #25
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b32:	68f8      	ldr	r0, [r7, #12]
 8001b34:	f000 ff59 	bl	80029ea <I2C_WaitOnFlagUntilTimeout>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e0bf      	b.n	8001cc2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2222      	movs	r2, #34	@ 0x22
 8001b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2210      	movs	r2, #16
 8001b4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	893a      	ldrh	r2, [r7, #8]
 8001b62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2200      	movs	r2, #0
 8001b68:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	2bff      	cmp	r3, #255	@ 0xff
 8001b72:	d90e      	bls.n	8001b92 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	2201      	movs	r2, #1
 8001b78:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b7e:	b2da      	uxtb	r2, r3
 8001b80:	8979      	ldrh	r1, [r7, #10]
 8001b82:	4b52      	ldr	r3, [pc, #328]	@ (8001ccc <HAL_I2C_Master_Receive+0x1e4>)
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b8a:	68f8      	ldr	r0, [r7, #12]
 8001b8c:	f001 f97c 	bl	8002e88 <I2C_TransferConfig>
 8001b90:	e06d      	b.n	8001c6e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	8979      	ldrh	r1, [r7, #10]
 8001ba4:	4b49      	ldr	r3, [pc, #292]	@ (8001ccc <HAL_I2C_Master_Receive+0x1e4>)
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bac:	68f8      	ldr	r0, [r7, #12]
 8001bae:	f001 f96b 	bl	8002e88 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001bb2:	e05c      	b.n	8001c6e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	6a39      	ldr	r1, [r7, #32]
 8001bb8:	68f8      	ldr	r0, [r7, #12]
 8001bba:	f000 fff9 	bl	8002bb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e07c      	b.n	8001cc2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001be4:	3b01      	subs	r3, #1
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d034      	beq.n	8001c6e <HAL_I2C_Master_Receive+0x186>
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d130      	bne.n	8001c6e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	2200      	movs	r2, #0
 8001c14:	2180      	movs	r1, #128	@ 0x80
 8001c16:	68f8      	ldr	r0, [r7, #12]
 8001c18:	f000 fee7 	bl	80029ea <I2C_WaitOnFlagUntilTimeout>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e04d      	b.n	8001cc2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	2bff      	cmp	r3, #255	@ 0xff
 8001c2e:	d90e      	bls.n	8001c4e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	22ff      	movs	r2, #255	@ 0xff
 8001c34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	8979      	ldrh	r1, [r7, #10]
 8001c3e:	2300      	movs	r3, #0
 8001c40:	9300      	str	r3, [sp, #0]
 8001c42:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f001 f91e 	bl	8002e88 <I2C_TransferConfig>
 8001c4c:	e00f      	b.n	8001c6e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	8979      	ldrh	r1, [r7, #10]
 8001c60:	2300      	movs	r3, #0
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f001 f90d 	bl	8002e88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d19d      	bne.n	8001bb4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c78:	697a      	ldr	r2, [r7, #20]
 8001c7a:	6a39      	ldr	r1, [r7, #32]
 8001c7c:	68f8      	ldr	r0, [r7, #12]
 8001c7e:	f000 ff54 	bl	8002b2a <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e01a      	b.n	8001cc2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2220      	movs	r2, #32
 8001c92:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6859      	ldr	r1, [r3, #4]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <HAL_I2C_Master_Receive+0x1e8>)
 8001ca0:	400b      	ands	r3, r1
 8001ca2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	e000      	b.n	8001cc2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001cc0:	2302      	movs	r3, #2
  }
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	80002400 	.word	0x80002400
 8001cd0:	fe00e800 	.word	0xfe00e800

08001cd4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	@ 0x28
 8001cd8:	af02      	add	r7, sp, #8
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	607a      	str	r2, [r7, #4]
 8001cde:	603b      	str	r3, [r7, #0]
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	2b20      	cmp	r3, #32
 8001cf2:	f040 80d6 	bne.w	8001ea2 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d04:	d101      	bne.n	8001d0a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001d06:	2302      	movs	r3, #2
 8001d08:	e0cc      	b.n	8001ea4 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d101      	bne.n	8001d18 <HAL_I2C_IsDeviceReady+0x44>
 8001d14:	2302      	movs	r3, #2
 8001d16:	e0c5      	b.n	8001ea4 <HAL_I2C_IsDeviceReady+0x1d0>
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2224      	movs	r2, #36	@ 0x24
 8001d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d107      	bne.n	8001d46 <HAL_I2C_IsDeviceReady+0x72>
 8001d36:	897b      	ldrh	r3, [r7, #10]
 8001d38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d40:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d44:	e006      	b.n	8001d54 <HAL_I2C_IsDeviceReady+0x80>
 8001d46:	897b      	ldrh	r3, [r7, #10]
 8001d48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d50:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	6812      	ldr	r2, [r2, #0]
 8001d58:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001d5a:	f7ff f9ef 	bl	800113c <HAL_GetTick>
 8001d5e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	f003 0320 	and.w	r3, r3, #32
 8001d6a:	2b20      	cmp	r3, #32
 8001d6c:	bf0c      	ite	eq
 8001d6e:	2301      	moveq	r3, #1
 8001d70:	2300      	movne	r3, #0
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	f003 0310 	and.w	r3, r3, #16
 8001d80:	2b10      	cmp	r3, #16
 8001d82:	bf0c      	ite	eq
 8001d84:	2301      	moveq	r3, #1
 8001d86:	2300      	movne	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001d8c:	e034      	b.n	8001df8 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d94:	d01a      	beq.n	8001dcc <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d96:	f7ff f9d1 	bl	800113c <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d302      	bcc.n	8001dac <HAL_I2C_IsDeviceReady+0xd8>
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d10f      	bne.n	8001dcc <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2220      	movs	r2, #32
 8001db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db8:	f043 0220 	orr.w	r2, r3, #32
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e06b      	b.n	8001ea4 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	f003 0320 	and.w	r3, r3, #32
 8001dd6:	2b20      	cmp	r3, #32
 8001dd8:	bf0c      	ite	eq
 8001dda:	2301      	moveq	r3, #1
 8001ddc:	2300      	movne	r3, #0
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b10      	cmp	r3, #16
 8001dee:	bf0c      	ite	eq
 8001df0:	2301      	moveq	r3, #1
 8001df2:	2300      	movne	r3, #0
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001df8:	7ffb      	ldrb	r3, [r7, #31]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d102      	bne.n	8001e04 <HAL_I2C_IsDeviceReady+0x130>
 8001dfe:	7fbb      	ldrb	r3, [r7, #30]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d0c4      	beq.n	8001d8e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	f003 0310 	and.w	r3, r3, #16
 8001e0e:	2b10      	cmp	r3, #16
 8001e10:	d01a      	beq.n	8001e48 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2120      	movs	r1, #32
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f000 fde4 	bl	80029ea <I2C_WaitOnFlagUntilTimeout>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e03b      	b.n	8001ea4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2220      	movs	r2, #32
 8001e32:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2220      	movs	r2, #32
 8001e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	e02d      	b.n	8001ea4 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2120      	movs	r1, #32
 8001e52:	68f8      	ldr	r0, [r7, #12]
 8001e54:	f000 fdc9 	bl	80029ea <I2C_WaitOnFlagUntilTimeout>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e020      	b.n	8001ea4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2210      	movs	r2, #16
 8001e68:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2220      	movs	r2, #32
 8001e70:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	3301      	adds	r3, #1
 8001e76:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	f63f af56 	bhi.w	8001d2e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2220      	movs	r2, #32
 8001e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8e:	f043 0220 	orr.w	r2, r3, #32
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e000      	b.n	8001ea4 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8001ea2:	2302      	movs	r3, #2
  }
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3720      	adds	r7, #32
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d005      	beq.n	8001ed8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ed0:	68ba      	ldr	r2, [r7, #8]
 8001ed2:	68f9      	ldr	r1, [r7, #12]
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	4798      	blx	r3
  }
}
 8001ed8:	bf00      	nop
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b086      	sub	sp, #24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d00f      	beq.n	8001f22 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d00a      	beq.n	8001f22 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f10:	f043 0201 	orr.w	r2, r3, #1
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f20:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00f      	beq.n	8001f4c <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d00a      	beq.n	8001f4c <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3a:	f043 0208 	orr.w	r2, r3, #8
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f4a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00f      	beq.n	8001f76 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00a      	beq.n	8001f76 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f64:	f043 0202 	orr.w	r2, r3, #2
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f74:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f003 030b 	and.w	r3, r3, #11
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8001f86:	68f9      	ldr	r1, [r7, #12]
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 fbd5 	bl	8002738 <I2C_ITError>
  }
}
 8001f8e:	bf00      	nop
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b083      	sub	sp, #12
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr

08001fbe <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	b083      	sub	sp, #12
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	70fb      	strb	r3, [r7, #3]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001fe2:	bf00      	nop
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b083      	sub	sp, #12
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001ff6:	bf00      	nop
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	b086      	sub	sp, #24
 800201a:	af00      	add	r7, sp, #0
 800201c:	60f8      	str	r0, [r7, #12]
 800201e:	60b9      	str	r1, [r7, #8]
 8002020:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002026:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002032:	2b01      	cmp	r3, #1
 8002034:	d101      	bne.n	800203a <I2C_Slave_ISR_IT+0x24>
 8002036:	2302      	movs	r3, #2
 8002038:	e0e2      	b.n	8002200 <I2C_Slave_ISR_IT+0x1ea>
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2201      	movs	r2, #1
 800203e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	f003 0320 	and.w	r3, r3, #32
 8002048:	2b00      	cmp	r3, #0
 800204a:	d009      	beq.n	8002060 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002052:	2b00      	cmp	r3, #0
 8002054:	d004      	beq.n	8002060 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002056:	6939      	ldr	r1, [r7, #16]
 8002058:	68f8      	ldr	r0, [r7, #12]
 800205a:	f000 f9b5 	bl	80023c8 <I2C_ITSlaveCplt>
 800205e:	e0ca      	b.n	80021f6 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	f003 0310 	and.w	r3, r3, #16
 8002066:	2b00      	cmp	r3, #0
 8002068:	d04b      	beq.n	8002102 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002070:	2b00      	cmp	r3, #0
 8002072:	d046      	beq.n	8002102 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002078:	b29b      	uxth	r3, r3
 800207a:	2b00      	cmp	r3, #0
 800207c:	d128      	bne.n	80020d0 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b28      	cmp	r3, #40	@ 0x28
 8002088:	d108      	bne.n	800209c <I2C_Slave_ISR_IT+0x86>
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002090:	d104      	bne.n	800209c <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002092:	6939      	ldr	r1, [r7, #16]
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f000 fafb 	bl	8002690 <I2C_ITListenCplt>
 800209a:	e031      	b.n	8002100 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	2b29      	cmp	r3, #41	@ 0x29
 80020a6:	d10e      	bne.n	80020c6 <I2C_Slave_ISR_IT+0xb0>
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80020ae:	d00a      	beq.n	80020c6 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2210      	movs	r2, #16
 80020b6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80020b8:	68f8      	ldr	r0, [r7, #12]
 80020ba:	f000 fc54 	bl	8002966 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f000 f926 	bl	8002310 <I2C_ITSlaveSeqCplt>
 80020c4:	e01c      	b.n	8002100 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2210      	movs	r2, #16
 80020cc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80020ce:	e08f      	b.n	80021f0 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2210      	movs	r2, #16
 80020d6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020dc:	f043 0204 	orr.w	r2, r3, #4
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d003      	beq.n	80020f2 <I2C_Slave_ISR_IT+0xdc>
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020f0:	d17e      	bne.n	80021f0 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f6:	4619      	mov	r1, r3
 80020f8:	68f8      	ldr	r0, [r7, #12]
 80020fa:	f000 fb1d 	bl	8002738 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80020fe:	e077      	b.n	80021f0 <I2C_Slave_ISR_IT+0x1da>
 8002100:	e076      	b.n	80021f0 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	f003 0304 	and.w	r3, r3, #4
 8002108:	2b00      	cmp	r3, #0
 800210a:	d02f      	beq.n	800216c <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002112:	2b00      	cmp	r3, #0
 8002114:	d02a      	beq.n	800216c <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800211a:	b29b      	uxth	r3, r3
 800211c:	2b00      	cmp	r3, #0
 800211e:	d018      	beq.n	8002152 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212a:	b2d2      	uxtb	r2, r2
 800212c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002132:	1c5a      	adds	r2, r3, #1
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800213c:	3b01      	subs	r3, #1
 800213e:	b29a      	uxth	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002148:	b29b      	uxth	r3, r3
 800214a:	3b01      	subs	r3, #1
 800214c:	b29a      	uxth	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002156:	b29b      	uxth	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	d14b      	bne.n	80021f4 <I2C_Slave_ISR_IT+0x1de>
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002162:	d047      	beq.n	80021f4 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f000 f8d3 	bl	8002310 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800216a:	e043      	b.n	80021f4 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	2b00      	cmp	r3, #0
 8002174:	d009      	beq.n	800218a <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800217c:	2b00      	cmp	r3, #0
 800217e:	d004      	beq.n	800218a <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002180:	6939      	ldr	r1, [r7, #16]
 8002182:	68f8      	ldr	r0, [r7, #12]
 8002184:	f000 f840 	bl	8002208 <I2C_ITAddrCplt>
 8002188:	e035      	b.n	80021f6 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d030      	beq.n	80021f6 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800219a:	2b00      	cmp	r3, #0
 800219c:	d02b      	beq.n	80021f6 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d018      	beq.n	80021da <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ac:	781a      	ldrb	r2, [r3, #0]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b8:	1c5a      	adds	r2, r3, #1
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	3b01      	subs	r3, #1
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021d0:	3b01      	subs	r3, #1
 80021d2:	b29a      	uxth	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80021d8:	e00d      	b.n	80021f6 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021e0:	d002      	beq.n	80021e8 <I2C_Slave_ISR_IT+0x1d2>
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d106      	bne.n	80021f6 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f000 f891 	bl	8002310 <I2C_ITSlaveSeqCplt>
 80021ee:	e002      	b.n	80021f6 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80021f0:	bf00      	nop
 80021f2:	e000      	b.n	80021f6 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80021f4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80021fe:	2300      	movs	r3, #0
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002218:	b2db      	uxtb	r3, r3
 800221a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800221e:	2b28      	cmp	r3, #40	@ 0x28
 8002220:	d16a      	bne.n	80022f8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	0c1b      	lsrs	r3, r3, #16
 800222a:	b2db      	uxtb	r3, r3
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	0c1b      	lsrs	r3, r3, #16
 800223a:	b29b      	uxth	r3, r3
 800223c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002240:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	b29b      	uxth	r3, r3
 800224a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800224e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	b29b      	uxth	r3, r3
 8002258:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800225c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	2b02      	cmp	r3, #2
 8002264:	d138      	bne.n	80022d8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002266:	897b      	ldrh	r3, [r7, #10]
 8002268:	09db      	lsrs	r3, r3, #7
 800226a:	b29a      	uxth	r2, r3
 800226c:	89bb      	ldrh	r3, [r7, #12]
 800226e:	4053      	eors	r3, r2
 8002270:	b29b      	uxth	r3, r3
 8002272:	f003 0306 	and.w	r3, r3, #6
 8002276:	2b00      	cmp	r3, #0
 8002278:	d11c      	bne.n	80022b4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800227a:	897b      	ldrh	r3, [r7, #10]
 800227c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002282:	1c5a      	adds	r2, r3, #1
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800228c:	2b02      	cmp	r3, #2
 800228e:	d13b      	bne.n	8002308 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2208      	movs	r2, #8
 800229c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80022a6:	89ba      	ldrh	r2, [r7, #12]
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	4619      	mov	r1, r3
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff fe86 	bl	8001fbe <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80022b2:	e029      	b.n	8002308 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80022b4:	893b      	ldrh	r3, [r7, #8]
 80022b6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80022b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 fe15 	bl	8002eec <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80022ca:	89ba      	ldrh	r2, [r7, #12]
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	4619      	mov	r1, r3
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f7ff fe74 	bl	8001fbe <HAL_I2C_AddrCallback>
}
 80022d6:	e017      	b.n	8002308 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80022d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f000 fe05 	bl	8002eec <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80022ea:	89ba      	ldrh	r2, [r7, #12]
 80022ec:	7bfb      	ldrb	r3, [r7, #15]
 80022ee:	4619      	mov	r1, r3
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7ff fe64 	bl	8001fbe <HAL_I2C_AddrCallback>
}
 80022f6:	e007      	b.n	8002308 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2208      	movs	r2, #8
 80022fe:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8002308:	bf00      	nop
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d008      	beq.n	8002344 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	e00c      	b.n	800235e <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d007      	beq.n	800235e <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800235c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b29      	cmp	r3, #41	@ 0x29
 8002368:	d112      	bne.n	8002390 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2228      	movs	r2, #40	@ 0x28
 800236e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2221      	movs	r2, #33	@ 0x21
 8002376:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002378:	2101      	movs	r1, #1
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f000 fdb6 	bl	8002eec <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff fe04 	bl	8001f96 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800238e:	e017      	b.n	80023c0 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2b2a      	cmp	r3, #42	@ 0x2a
 800239a:	d111      	bne.n	80023c0 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2228      	movs	r2, #40	@ 0x28
 80023a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2222      	movs	r2, #34	@ 0x22
 80023a8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80023aa:	2102      	movs	r1, #2
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f000 fd9d 	bl	8002eec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff fdf5 	bl	8001faa <HAL_I2C_SlaveRxCpltCallback>
}
 80023c0:	bf00      	nop
 80023c2:	3710      	adds	r7, #16
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e2:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023ea:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2220      	movs	r2, #32
 80023f2:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80023f4:	7afb      	ldrb	r3, [r7, #11]
 80023f6:	2b21      	cmp	r3, #33	@ 0x21
 80023f8:	d002      	beq.n	8002400 <I2C_ITSlaveCplt+0x38>
 80023fa:	7afb      	ldrb	r3, [r7, #11]
 80023fc:	2b29      	cmp	r3, #41	@ 0x29
 80023fe:	d108      	bne.n	8002412 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002400:	f248 0101 	movw	r1, #32769	@ 0x8001
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f000 fd71 	bl	8002eec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2221      	movs	r2, #33	@ 0x21
 800240e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002410:	e019      	b.n	8002446 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002412:	7afb      	ldrb	r3, [r7, #11]
 8002414:	2b22      	cmp	r3, #34	@ 0x22
 8002416:	d002      	beq.n	800241e <I2C_ITSlaveCplt+0x56>
 8002418:	7afb      	ldrb	r3, [r7, #11]
 800241a:	2b2a      	cmp	r3, #42	@ 0x2a
 800241c:	d108      	bne.n	8002430 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800241e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 fd62 	bl	8002eec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2222      	movs	r2, #34	@ 0x22
 800242c:	631a      	str	r2, [r3, #48]	@ 0x30
 800242e:	e00a      	b.n	8002446 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8002430:	7afb      	ldrb	r3, [r7, #11]
 8002432:	2b28      	cmp	r3, #40	@ 0x28
 8002434:	d107      	bne.n	8002446 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002436:	f248 0103 	movw	r1, #32771	@ 0x8003
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 fd56 	bl	8002eec <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002454:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	6859      	ldr	r1, [r3, #4]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	4b89      	ldr	r3, [pc, #548]	@ (8002688 <I2C_ITSlaveCplt+0x2c0>)
 8002462:	400b      	ands	r3, r1
 8002464:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 fa7d 	bl	8002966 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d013      	beq.n	800249e <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002484:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800248a:	2b00      	cmp	r3, #0
 800248c:	d01f      	beq.n	80024ce <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	b29a      	uxth	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800249c:	e017      	b.n	80024ce <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d012      	beq.n	80024ce <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024b6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d006      	beq.n	80024ce <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f003 0304 	and.w	r3, r3, #4
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d020      	beq.n	800251a <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f023 0304 	bic.w	r3, r3, #4
 80024de:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f2:	1c5a      	adds	r2, r3, #1
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00c      	beq.n	800251a <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002504:	3b01      	subs	r3, #1
 8002506:	b29a      	uxth	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002510:	b29b      	uxth	r3, r3
 8002512:	3b01      	subs	r3, #1
 8002514:	b29a      	uxth	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800251e:	b29b      	uxth	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	d005      	beq.n	8002530 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002528:	f043 0204 	orr.w	r2, r3, #4
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	f003 0310 	and.w	r3, r3, #16
 8002536:	2b00      	cmp	r3, #0
 8002538:	d049      	beq.n	80025ce <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002540:	2b00      	cmp	r3, #0
 8002542:	d044      	beq.n	80025ce <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002548:	b29b      	uxth	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d128      	bne.n	80025a0 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b28      	cmp	r3, #40	@ 0x28
 8002558:	d108      	bne.n	800256c <I2C_ITSlaveCplt+0x1a4>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002560:	d104      	bne.n	800256c <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002562:	6979      	ldr	r1, [r7, #20]
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f000 f893 	bl	8002690 <I2C_ITListenCplt>
 800256a:	e030      	b.n	80025ce <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b29      	cmp	r3, #41	@ 0x29
 8002576:	d10e      	bne.n	8002596 <I2C_ITSlaveCplt+0x1ce>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800257e:	d00a      	beq.n	8002596 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2210      	movs	r2, #16
 8002586:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 f9ec 	bl	8002966 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7ff febe 	bl	8002310 <I2C_ITSlaveSeqCplt>
 8002594:	e01b      	b.n	80025ce <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2210      	movs	r2, #16
 800259c:	61da      	str	r2, [r3, #28]
 800259e:	e016      	b.n	80025ce <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2210      	movs	r2, #16
 80025a6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ac:	f043 0204 	orr.w	r2, r3, #4
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <I2C_ITSlaveCplt+0x1fa>
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025c0:	d105      	bne.n	80025ce <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c6:	4619      	mov	r1, r3
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f000 f8b5 	bl	8002738 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d010      	beq.n	8002606 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e8:	4619      	mov	r1, r3
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f8a4 	bl	8002738 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b28      	cmp	r3, #40	@ 0x28
 80025fa:	d141      	bne.n	8002680 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80025fc:	6979      	ldr	r1, [r7, #20]
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f000 f846 	bl	8002690 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002604:	e03c      	b.n	8002680 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800260e:	d014      	beq.n	800263a <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7ff fe7d 	bl	8002310 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a1c      	ldr	r2, [pc, #112]	@ (800268c <I2C_ITSlaveCplt+0x2c4>)
 800261a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2220      	movs	r2, #32
 8002620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff fcd1 	bl	8001fda <HAL_I2C_ListenCpltCallback>
}
 8002638:	e022      	b.n	8002680 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b22      	cmp	r3, #34	@ 0x22
 8002644:	d10e      	bne.n	8002664 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2220      	movs	r2, #32
 800264a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7ff fca4 	bl	8001faa <HAL_I2C_SlaveRxCpltCallback>
}
 8002662:	e00d      	b.n	8002680 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2220      	movs	r2, #32
 8002668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7ff fc8b 	bl	8001f96 <HAL_I2C_SlaveTxCpltCallback>
}
 8002680:	bf00      	nop
 8002682:	3718      	adds	r7, #24
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	fe00e800 	.word	0xfe00e800
 800268c:	ffff0000 	.word	0xffff0000

08002690 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a25      	ldr	r2, [pc, #148]	@ (8002734 <I2C_ITListenCplt+0xa4>)
 800269e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2220      	movs	r2, #32
 80026aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d022      	beq.n	800270c <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d8:	1c5a      	adds	r2, r3, #1
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d012      	beq.n	800270c <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ea:	3b01      	subs	r3, #1
 80026ec:	b29a      	uxth	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	3b01      	subs	r3, #1
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002704:	f043 0204 	orr.w	r2, r3, #4
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800270c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 fbeb 	bl	8002eec <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2210      	movs	r2, #16
 800271c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7ff fc57 	bl	8001fda <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800272c:	bf00      	nop
 800272e:	3708      	adds	r7, #8
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	ffff0000 	.word	0xffff0000

08002738 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002748:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a6d      	ldr	r2, [pc, #436]	@ (800290c <I2C_ITError+0x1d4>)
 8002756:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	431a      	orrs	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	2b28      	cmp	r3, #40	@ 0x28
 800276e:	d005      	beq.n	800277c <I2C_ITError+0x44>
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	2b29      	cmp	r3, #41	@ 0x29
 8002774:	d002      	beq.n	800277c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	2b2a      	cmp	r3, #42	@ 0x2a
 800277a:	d10b      	bne.n	8002794 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800277c:	2103      	movs	r1, #3
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 fbb4 	bl	8002eec <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2228      	movs	r2, #40	@ 0x28
 8002788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4a60      	ldr	r2, [pc, #384]	@ (8002910 <I2C_ITError+0x1d8>)
 8002790:	635a      	str	r2, [r3, #52]	@ 0x34
 8002792:	e030      	b.n	80027f6 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002794:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 fba7 	bl	8002eec <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 f8e1 	bl	8002966 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	2b60      	cmp	r3, #96	@ 0x60
 80027ae:	d01f      	beq.n	80027f0 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2220      	movs	r2, #32
 80027b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	f003 0320 	and.w	r3, r3, #32
 80027c2:	2b20      	cmp	r3, #32
 80027c4:	d114      	bne.n	80027f0 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	f003 0310 	and.w	r3, r3, #16
 80027d0:	2b10      	cmp	r3, #16
 80027d2:	d109      	bne.n	80027e8 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2210      	movs	r2, #16
 80027da:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e0:	f043 0204 	orr.w	r2, r3, #4
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2220      	movs	r2, #32
 80027ee:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002800:	2b00      	cmp	r3, #0
 8002802:	d039      	beq.n	8002878 <I2C_ITError+0x140>
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	2b11      	cmp	r3, #17
 8002808:	d002      	beq.n	8002810 <I2C_ITError+0xd8>
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2b21      	cmp	r3, #33	@ 0x21
 800280e:	d133      	bne.n	8002878 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800281a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800281e:	d107      	bne.n	8002830 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800282e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002834:	4618      	mov	r0, r3
 8002836:	f7fe fe03 	bl	8001440 <HAL_DMA_GetState>
 800283a:	4603      	mov	r3, r0
 800283c:	2b01      	cmp	r3, #1
 800283e:	d017      	beq.n	8002870 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002844:	4a33      	ldr	r2, [pc, #204]	@ (8002914 <I2C_ITError+0x1dc>)
 8002846:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002854:	4618      	mov	r0, r3
 8002856:	f7fe fdb2 	bl	80013be <HAL_DMA_Abort_IT>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d04d      	beq.n	80028fc <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800286a:	4610      	mov	r0, r2
 800286c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800286e:	e045      	b.n	80028fc <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 f851 	bl	8002918 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002876:	e041      	b.n	80028fc <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800287c:	2b00      	cmp	r3, #0
 800287e:	d039      	beq.n	80028f4 <I2C_ITError+0x1bc>
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	2b12      	cmp	r3, #18
 8002884:	d002      	beq.n	800288c <I2C_ITError+0x154>
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	2b22      	cmp	r3, #34	@ 0x22
 800288a:	d133      	bne.n	80028f4 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002896:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800289a:	d107      	bne.n	80028ac <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80028aa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7fe fdc5 	bl	8001440 <HAL_DMA_GetState>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d017      	beq.n	80028ec <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c0:	4a14      	ldr	r2, [pc, #80]	@ (8002914 <I2C_ITError+0x1dc>)
 80028c2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fe fd74 	bl	80013be <HAL_DMA_Abort_IT>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d011      	beq.n	8002900 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80028e6:	4610      	mov	r0, r2
 80028e8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80028ea:	e009      	b.n	8002900 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f000 f813 	bl	8002918 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80028f2:	e005      	b.n	8002900 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f80f 	bl	8002918 <I2C_TreatErrorCallback>
  }
}
 80028fa:	e002      	b.n	8002902 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80028fc:	bf00      	nop
 80028fe:	e000      	b.n	8002902 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002900:	bf00      	nop
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	ffff0000 	.word	0xffff0000
 8002910:	08002017 	.word	0x08002017
 8002914:	080029af 	.word	0x080029af

08002918 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b60      	cmp	r3, #96	@ 0x60
 800292a:	d10e      	bne.n	800294a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2220      	movs	r2, #32
 8002930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff fb5d 	bl	8002002 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002948:	e009      	b.n	800295e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7ff fb48 	bl	8001fee <HAL_I2C_ErrorCallback>
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b02      	cmp	r3, #2
 800297a:	d103      	bne.n	8002984 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2200      	movs	r2, #0
 8002982:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b01      	cmp	r3, #1
 8002990:	d007      	beq.n	80029a2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	699a      	ldr	r2, [r3, #24]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f042 0201 	orr.w	r2, r2, #1
 80029a0:	619a      	str	r2, [r3, #24]
  }
}
 80029a2:	bf00      	nop
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b084      	sub	sp, #16
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ba:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c8:	2200      	movs	r2, #0
 80029ca:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d003      	beq.n	80029dc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d8:	2200      	movs	r2, #0
 80029da:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f7ff ff9b 	bl	8002918 <I2C_TreatErrorCallback>
}
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b084      	sub	sp, #16
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	603b      	str	r3, [r7, #0]
 80029f6:	4613      	mov	r3, r2
 80029f8:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029fa:	e03b      	b.n	8002a74 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	6839      	ldr	r1, [r7, #0]
 8002a00:	68f8      	ldr	r0, [r7, #12]
 8002a02:	f000 f961 	bl	8002cc8 <I2C_IsErrorOccurred>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e041      	b.n	8002a94 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a16:	d02d      	beq.n	8002a74 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a18:	f7fe fb90 	bl	800113c <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d302      	bcc.n	8002a2e <I2C_WaitOnFlagUntilTimeout+0x44>
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d122      	bne.n	8002a74 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	699a      	ldr	r2, [r3, #24]
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	4013      	ands	r3, r2
 8002a38:	68ba      	ldr	r2, [r7, #8]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	bf0c      	ite	eq
 8002a3e:	2301      	moveq	r3, #1
 8002a40:	2300      	movne	r3, #0
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	461a      	mov	r2, r3
 8002a46:	79fb      	ldrb	r3, [r7, #7]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d113      	bne.n	8002a74 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a50:	f043 0220 	orr.w	r2, r3, #32
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e00f      	b.n	8002a94 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	699a      	ldr	r2, [r3, #24]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	bf0c      	ite	eq
 8002a84:	2301      	moveq	r3, #1
 8002a86:	2300      	movne	r3, #0
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	79fb      	ldrb	r3, [r7, #7]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d0b4      	beq.n	80029fc <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002aa8:	e033      	b.n	8002b12 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	68b9      	ldr	r1, [r7, #8]
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 f90a 	bl	8002cc8 <I2C_IsErrorOccurred>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e031      	b.n	8002b22 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ac4:	d025      	beq.n	8002b12 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ac6:	f7fe fb39 	bl	800113c <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	68ba      	ldr	r2, [r7, #8]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d302      	bcc.n	8002adc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d11a      	bne.n	8002b12 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d013      	beq.n	8002b12 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aee:	f043 0220 	orr.w	r2, r3, #32
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2220      	movs	r2, #32
 8002afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e007      	b.n	8002b22 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d1c4      	bne.n	8002aaa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b084      	sub	sp, #16
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	60f8      	str	r0, [r7, #12]
 8002b32:	60b9      	str	r1, [r7, #8]
 8002b34:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b36:	e02f      	b.n	8002b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	68b9      	ldr	r1, [r7, #8]
 8002b3c:	68f8      	ldr	r0, [r7, #12]
 8002b3e:	f000 f8c3 	bl	8002cc8 <I2C_IsErrorOccurred>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e02d      	b.n	8002ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b4c:	f7fe faf6 	bl	800113c <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	68ba      	ldr	r2, [r7, #8]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d302      	bcc.n	8002b62 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d11a      	bne.n	8002b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	f003 0320 	and.w	r3, r3, #32
 8002b6c:	2b20      	cmp	r3, #32
 8002b6e:	d013      	beq.n	8002b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b74:	f043 0220 	orr.w	r2, r3, #32
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e007      	b.n	8002ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	f003 0320 	and.w	r3, r3, #32
 8002ba2:	2b20      	cmp	r3, #32
 8002ba4:	d1c8      	bne.n	8002b38 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3710      	adds	r7, #16
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002bc0:	e071      	b.n	8002ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	68b9      	ldr	r1, [r7, #8]
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 f87e 	bl	8002cc8 <I2C_IsErrorOccurred>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	f003 0320 	and.w	r3, r3, #32
 8002be0:	2b20      	cmp	r3, #32
 8002be2:	d13b      	bne.n	8002c5c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002be4:	7dfb      	ldrb	r3, [r7, #23]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d138      	bne.n	8002c5c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b04      	cmp	r3, #4
 8002bf6:	d105      	bne.n	8002c04 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	f003 0310 	and.w	r3, r3, #16
 8002c0e:	2b10      	cmp	r3, #16
 8002c10:	d121      	bne.n	8002c56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2210      	movs	r2, #16
 8002c18:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2220      	movs	r2, #32
 8002c26:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6859      	ldr	r1, [r3, #4]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	4b24      	ldr	r3, [pc, #144]	@ (8002cc4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002c34:	400b      	ands	r3, r1
 8002c36:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	75fb      	strb	r3, [r7, #23]
 8002c54:	e002      	b.n	8002c5c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002c5c:	f7fe fa6e 	bl	800113c <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d302      	bcc.n	8002c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d119      	bne.n	8002ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002c72:	7dfb      	ldrb	r3, [r7, #23]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d116      	bne.n	8002ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d00f      	beq.n	8002ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8a:	f043 0220 	orr.w	r2, r3, #32
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2220      	movs	r2, #32
 8002c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b04      	cmp	r3, #4
 8002cb2:	d002      	beq.n	8002cba <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002cb4:	7dfb      	ldrb	r3, [r7, #23]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d083      	beq.n	8002bc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3718      	adds	r7, #24
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	fe00e800 	.word	0xfe00e800

08002cc8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08a      	sub	sp, #40	@ 0x28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d068      	beq.n	8002dc6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2210      	movs	r2, #16
 8002cfa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cfc:	e049      	b.n	8002d92 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d04:	d045      	beq.n	8002d92 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d06:	f7fe fa19 	bl	800113c <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d302      	bcc.n	8002d1c <I2C_IsErrorOccurred+0x54>
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d13a      	bne.n	8002d92 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d26:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d2e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d3e:	d121      	bne.n	8002d84 <I2C_IsErrorOccurred+0xbc>
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d46:	d01d      	beq.n	8002d84 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d48:	7cfb      	ldrb	r3, [r7, #19]
 8002d4a:	2b20      	cmp	r3, #32
 8002d4c:	d01a      	beq.n	8002d84 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d5c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d5e:	f7fe f9ed 	bl	800113c <HAL_GetTick>
 8002d62:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d64:	e00e      	b.n	8002d84 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d66:	f7fe f9e9 	bl	800113c <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b19      	cmp	r3, #25
 8002d72:	d907      	bls.n	8002d84 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d74:	6a3b      	ldr	r3, [r7, #32]
 8002d76:	f043 0320 	orr.w	r3, r3, #32
 8002d7a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d82:	e006      	b.n	8002d92 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	f003 0320 	and.w	r3, r3, #32
 8002d8e:	2b20      	cmp	r3, #32
 8002d90:	d1e9      	bne.n	8002d66 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	f003 0320 	and.w	r3, r3, #32
 8002d9c:	2b20      	cmp	r3, #32
 8002d9e:	d003      	beq.n	8002da8 <I2C_IsErrorOccurred+0xe0>
 8002da0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0aa      	beq.n	8002cfe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002da8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d103      	bne.n	8002db8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2220      	movs	r2, #32
 8002db6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	f043 0304 	orr.w	r3, r3, #4
 8002dbe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00b      	beq.n	8002df0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002dd8:	6a3b      	ldr	r3, [r7, #32]
 8002dda:	f043 0301 	orr.w	r3, r3, #1
 8002dde:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002de8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00b      	beq.n	8002e12 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002dfa:	6a3b      	ldr	r3, [r7, #32]
 8002dfc:	f043 0308 	orr.w	r3, r3, #8
 8002e00:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e0a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00b      	beq.n	8002e34 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e1c:	6a3b      	ldr	r3, [r7, #32]
 8002e1e:	f043 0302 	orr.w	r3, r3, #2
 8002e22:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002e34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d01c      	beq.n	8002e76 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f7ff fd92 	bl	8002966 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6859      	ldr	r1, [r3, #4]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e84 <I2C_IsErrorOccurred+0x1bc>)
 8002e4e:	400b      	ands	r3, r1
 8002e50:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2220      	movs	r2, #32
 8002e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3728      	adds	r7, #40	@ 0x28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	fe00e800 	.word	0xfe00e800

08002e88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b087      	sub	sp, #28
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	607b      	str	r3, [r7, #4]
 8002e92:	460b      	mov	r3, r1
 8002e94:	817b      	strh	r3, [r7, #10]
 8002e96:	4613      	mov	r3, r2
 8002e98:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e9a:	897b      	ldrh	r3, [r7, #10]
 8002e9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ea0:	7a7b      	ldrb	r3, [r7, #9]
 8002ea2:	041b      	lsls	r3, r3, #16
 8002ea4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ea8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002eae:	6a3b      	ldr	r3, [r7, #32]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002eb6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	6a3b      	ldr	r3, [r7, #32]
 8002ec0:	0d5b      	lsrs	r3, r3, #21
 8002ec2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002ec6:	4b08      	ldr	r3, [pc, #32]	@ (8002ee8 <I2C_TransferConfig+0x60>)
 8002ec8:	430b      	orrs	r3, r1
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	ea02 0103 	and.w	r1, r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002eda:	bf00      	nop
 8002edc:	371c      	adds	r7, #28
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	03ff63ff 	.word	0x03ff63ff

08002eec <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002efc:	887b      	ldrh	r3, [r7, #2]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00f      	beq.n	8002f26 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8002f0c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002f1a:	2b28      	cmp	r3, #40	@ 0x28
 8002f1c:	d003      	beq.n	8002f26 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002f24:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002f26:	887b      	ldrh	r3, [r7, #2]
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00f      	beq.n	8002f50 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8002f36:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002f44:	2b28      	cmp	r3, #40	@ 0x28
 8002f46:	d003      	beq.n	8002f50 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002f4e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002f50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	da03      	bge.n	8002f60 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8002f5e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002f60:	887b      	ldrh	r3, [r7, #2]
 8002f62:	2b10      	cmp	r3, #16
 8002f64:	d103      	bne.n	8002f6e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8002f6c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002f6e:	887b      	ldrh	r3, [r7, #2]
 8002f70:	2b20      	cmp	r3, #32
 8002f72:	d103      	bne.n	8002f7c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f043 0320 	orr.w	r3, r3, #32
 8002f7a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002f7c:	887b      	ldrh	r3, [r7, #2]
 8002f7e:	2b40      	cmp	r3, #64	@ 0x40
 8002f80:	d103      	bne.n	8002f8a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f88:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6819      	ldr	r1, [r3, #0]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	43da      	mvns	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	400a      	ands	r2, r1
 8002f9a:	601a      	str	r2, [r3, #0]
}
 8002f9c:	bf00      	nop
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b20      	cmp	r3, #32
 8002fbc:	d138      	bne.n	8003030 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d101      	bne.n	8002fcc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002fc8:	2302      	movs	r3, #2
 8002fca:	e032      	b.n	8003032 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2224      	movs	r2, #36	@ 0x24
 8002fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0201 	bic.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002ffa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6819      	ldr	r1, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	430a      	orrs	r2, r1
 800300a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f042 0201 	orr.w	r2, r2, #1
 800301a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	e000      	b.n	8003032 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003030:	2302      	movs	r3, #2
  }
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800303e:	b480      	push	{r7}
 8003040:	b085      	sub	sp, #20
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
 8003046:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800304e:	b2db      	uxtb	r3, r3
 8003050:	2b20      	cmp	r3, #32
 8003052:	d139      	bne.n	80030c8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800305a:	2b01      	cmp	r3, #1
 800305c:	d101      	bne.n	8003062 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800305e:	2302      	movs	r3, #2
 8003060:	e033      	b.n	80030ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2224      	movs	r2, #36	@ 0x24
 800306e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f022 0201 	bic.w	r2, r2, #1
 8003080:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003090:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	021b      	lsls	r3, r3, #8
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	4313      	orrs	r3, r2
 800309a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f042 0201 	orr.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2220      	movs	r2, #32
 80030b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	e000      	b.n	80030ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80030c8:	2302      	movs	r3, #2
  }
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3714      	adds	r7, #20
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
	...

080030d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80030dc:	4b04      	ldr	r3, [pc, #16]	@ (80030f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	40007000 	.word	0x40007000

080030f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003102:	d130      	bne.n	8003166 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003104:	4b23      	ldr	r3, [pc, #140]	@ (8003194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800310c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003110:	d038      	beq.n	8003184 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003112:	4b20      	ldr	r3, [pc, #128]	@ (8003194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800311a:	4a1e      	ldr	r2, [pc, #120]	@ (8003194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800311c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003120:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003122:	4b1d      	ldr	r3, [pc, #116]	@ (8003198 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2232      	movs	r2, #50	@ 0x32
 8003128:	fb02 f303 	mul.w	r3, r2, r3
 800312c:	4a1b      	ldr	r2, [pc, #108]	@ (800319c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800312e:	fba2 2303 	umull	r2, r3, r2, r3
 8003132:	0c9b      	lsrs	r3, r3, #18
 8003134:	3301      	adds	r3, #1
 8003136:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003138:	e002      	b.n	8003140 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	3b01      	subs	r3, #1
 800313e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003140:	4b14      	ldr	r3, [pc, #80]	@ (8003194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800314c:	d102      	bne.n	8003154 <HAL_PWREx_ControlVoltageScaling+0x60>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1f2      	bne.n	800313a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003154:	4b0f      	ldr	r3, [pc, #60]	@ (8003194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800315c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003160:	d110      	bne.n	8003184 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e00f      	b.n	8003186 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003166:	4b0b      	ldr	r3, [pc, #44]	@ (8003194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800316e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003172:	d007      	beq.n	8003184 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003174:	4b07      	ldr	r3, [pc, #28]	@ (8003194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800317c:	4a05      	ldr	r2, [pc, #20]	@ (8003194 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800317e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003182:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	40007000 	.word	0x40007000
 8003198:	20000004 	.word	0x20000004
 800319c:	431bde83 	.word	0x431bde83

080031a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b088      	sub	sp, #32
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d102      	bne.n	80031b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	f000 bc02 	b.w	80039b8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031b4:	4b96      	ldr	r3, [pc, #600]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f003 030c 	and.w	r3, r3, #12
 80031bc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031be:	4b94      	ldr	r3, [pc, #592]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0310 	and.w	r3, r3, #16
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f000 80e4 	beq.w	800339e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d007      	beq.n	80031ec <HAL_RCC_OscConfig+0x4c>
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	2b0c      	cmp	r3, #12
 80031e0:	f040 808b 	bne.w	80032fa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	f040 8087 	bne.w	80032fa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031ec:	4b88      	ldr	r3, [pc, #544]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d005      	beq.n	8003204 <HAL_RCC_OscConfig+0x64>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e3d9      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a1a      	ldr	r2, [r3, #32]
 8003208:	4b81      	ldr	r3, [pc, #516]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0308 	and.w	r3, r3, #8
 8003210:	2b00      	cmp	r3, #0
 8003212:	d004      	beq.n	800321e <HAL_RCC_OscConfig+0x7e>
 8003214:	4b7e      	ldr	r3, [pc, #504]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800321c:	e005      	b.n	800322a <HAL_RCC_OscConfig+0x8a>
 800321e:	4b7c      	ldr	r3, [pc, #496]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003220:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003224:	091b      	lsrs	r3, r3, #4
 8003226:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800322a:	4293      	cmp	r3, r2
 800322c:	d223      	bcs.n	8003276 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	4618      	mov	r0, r3
 8003234:	f000 fd54 	bl	8003ce0 <RCC_SetFlashLatencyFromMSIRange>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e3ba      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003242:	4b73      	ldr	r3, [pc, #460]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a72      	ldr	r2, [pc, #456]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003248:	f043 0308 	orr.w	r3, r3, #8
 800324c:	6013      	str	r3, [r2, #0]
 800324e:	4b70      	ldr	r3, [pc, #448]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	496d      	ldr	r1, [pc, #436]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 800325c:	4313      	orrs	r3, r2
 800325e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003260:	4b6b      	ldr	r3, [pc, #428]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	69db      	ldr	r3, [r3, #28]
 800326c:	021b      	lsls	r3, r3, #8
 800326e:	4968      	ldr	r1, [pc, #416]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003270:	4313      	orrs	r3, r2
 8003272:	604b      	str	r3, [r1, #4]
 8003274:	e025      	b.n	80032c2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003276:	4b66      	ldr	r3, [pc, #408]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a65      	ldr	r2, [pc, #404]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 800327c:	f043 0308 	orr.w	r3, r3, #8
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	4b63      	ldr	r3, [pc, #396]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a1b      	ldr	r3, [r3, #32]
 800328e:	4960      	ldr	r1, [pc, #384]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003290:	4313      	orrs	r3, r2
 8003292:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003294:	4b5e      	ldr	r3, [pc, #376]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	69db      	ldr	r3, [r3, #28]
 80032a0:	021b      	lsls	r3, r3, #8
 80032a2:	495b      	ldr	r1, [pc, #364]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d109      	bne.n	80032c2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 fd14 	bl	8003ce0 <RCC_SetFlashLatencyFromMSIRange>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e37a      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032c2:	f000 fc81 	bl	8003bc8 <HAL_RCC_GetSysClockFreq>
 80032c6:	4602      	mov	r2, r0
 80032c8:	4b51      	ldr	r3, [pc, #324]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	091b      	lsrs	r3, r3, #4
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	4950      	ldr	r1, [pc, #320]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80032d4:	5ccb      	ldrb	r3, [r1, r3]
 80032d6:	f003 031f 	and.w	r3, r3, #31
 80032da:	fa22 f303 	lsr.w	r3, r2, r3
 80032de:	4a4e      	ldr	r2, [pc, #312]	@ (8003418 <HAL_RCC_OscConfig+0x278>)
 80032e0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80032e2:	4b4e      	ldr	r3, [pc, #312]	@ (800341c <HAL_RCC_OscConfig+0x27c>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7fd fed8 	bl	800109c <HAL_InitTick>
 80032ec:	4603      	mov	r3, r0
 80032ee:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d052      	beq.n	800339c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	e35e      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d032      	beq.n	8003368 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003302:	4b43      	ldr	r3, [pc, #268]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a42      	ldr	r2, [pc, #264]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003308:	f043 0301 	orr.w	r3, r3, #1
 800330c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800330e:	f7fd ff15 	bl	800113c <HAL_GetTick>
 8003312:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003314:	e008      	b.n	8003328 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003316:	f7fd ff11 	bl	800113c <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b02      	cmp	r3, #2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e347      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003328:	4b39      	ldr	r3, [pc, #228]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0f0      	beq.n	8003316 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003334:	4b36      	ldr	r3, [pc, #216]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a35      	ldr	r2, [pc, #212]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 800333a:	f043 0308 	orr.w	r3, r3, #8
 800333e:	6013      	str	r3, [r2, #0]
 8003340:	4b33      	ldr	r3, [pc, #204]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	4930      	ldr	r1, [pc, #192]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 800334e:	4313      	orrs	r3, r2
 8003350:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003352:	4b2f      	ldr	r3, [pc, #188]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	021b      	lsls	r3, r3, #8
 8003360:	492b      	ldr	r1, [pc, #172]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003362:	4313      	orrs	r3, r2
 8003364:	604b      	str	r3, [r1, #4]
 8003366:	e01a      	b.n	800339e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003368:	4b29      	ldr	r3, [pc, #164]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a28      	ldr	r2, [pc, #160]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 800336e:	f023 0301 	bic.w	r3, r3, #1
 8003372:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003374:	f7fd fee2 	bl	800113c <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800337c:	f7fd fede 	bl	800113c <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e314      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800338e:	4b20      	ldr	r3, [pc, #128]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d1f0      	bne.n	800337c <HAL_RCC_OscConfig+0x1dc>
 800339a:	e000      	b.n	800339e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800339c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d073      	beq.n	8003492 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d005      	beq.n	80033bc <HAL_RCC_OscConfig+0x21c>
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	2b0c      	cmp	r3, #12
 80033b4:	d10e      	bne.n	80033d4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	2b03      	cmp	r3, #3
 80033ba:	d10b      	bne.n	80033d4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033bc:	4b14      	ldr	r3, [pc, #80]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d063      	beq.n	8003490 <HAL_RCC_OscConfig+0x2f0>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d15f      	bne.n	8003490 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e2f1      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033dc:	d106      	bne.n	80033ec <HAL_RCC_OscConfig+0x24c>
 80033de:	4b0c      	ldr	r3, [pc, #48]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a0b      	ldr	r2, [pc, #44]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80033e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e8:	6013      	str	r3, [r2, #0]
 80033ea:	e025      	b.n	8003438 <HAL_RCC_OscConfig+0x298>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033f4:	d114      	bne.n	8003420 <HAL_RCC_OscConfig+0x280>
 80033f6:	4b06      	ldr	r3, [pc, #24]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a05      	ldr	r2, [pc, #20]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 80033fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003400:	6013      	str	r3, [r2, #0]
 8003402:	4b03      	ldr	r3, [pc, #12]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a02      	ldr	r2, [pc, #8]	@ (8003410 <HAL_RCC_OscConfig+0x270>)
 8003408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800340c:	6013      	str	r3, [r2, #0]
 800340e:	e013      	b.n	8003438 <HAL_RCC_OscConfig+0x298>
 8003410:	40021000 	.word	0x40021000
 8003414:	08004488 	.word	0x08004488
 8003418:	20000004 	.word	0x20000004
 800341c:	20000008 	.word	0x20000008
 8003420:	4ba0      	ldr	r3, [pc, #640]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a9f      	ldr	r2, [pc, #636]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003426:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800342a:	6013      	str	r3, [r2, #0]
 800342c:	4b9d      	ldr	r3, [pc, #628]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a9c      	ldr	r2, [pc, #624]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003432:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003436:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d013      	beq.n	8003468 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003440:	f7fd fe7c 	bl	800113c <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003448:	f7fd fe78 	bl	800113c <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b64      	cmp	r3, #100	@ 0x64
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e2ae      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800345a:	4b92      	ldr	r3, [pc, #584]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d0f0      	beq.n	8003448 <HAL_RCC_OscConfig+0x2a8>
 8003466:	e014      	b.n	8003492 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003468:	f7fd fe68 	bl	800113c <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003470:	f7fd fe64 	bl	800113c <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b64      	cmp	r3, #100	@ 0x64
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e29a      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003482:	4b88      	ldr	r3, [pc, #544]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1f0      	bne.n	8003470 <HAL_RCC_OscConfig+0x2d0>
 800348e:	e000      	b.n	8003492 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003490:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d060      	beq.n	8003560 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	2b04      	cmp	r3, #4
 80034a2:	d005      	beq.n	80034b0 <HAL_RCC_OscConfig+0x310>
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	2b0c      	cmp	r3, #12
 80034a8:	d119      	bne.n	80034de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d116      	bne.n	80034de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034b0:	4b7c      	ldr	r3, [pc, #496]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d005      	beq.n	80034c8 <HAL_RCC_OscConfig+0x328>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e277      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034c8:	4b76      	ldr	r3, [pc, #472]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	061b      	lsls	r3, r3, #24
 80034d6:	4973      	ldr	r1, [pc, #460]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034dc:	e040      	b.n	8003560 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d023      	beq.n	800352e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034e6:	4b6f      	ldr	r3, [pc, #444]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a6e      	ldr	r2, [pc, #440]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80034ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f2:	f7fd fe23 	bl	800113c <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034fa:	f7fd fe1f 	bl	800113c <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e255      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800350c:	4b65      	ldr	r3, [pc, #404]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0f0      	beq.n	80034fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003518:	4b62      	ldr	r3, [pc, #392]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	061b      	lsls	r3, r3, #24
 8003526:	495f      	ldr	r1, [pc, #380]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003528:	4313      	orrs	r3, r2
 800352a:	604b      	str	r3, [r1, #4]
 800352c:	e018      	b.n	8003560 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800352e:	4b5d      	ldr	r3, [pc, #372]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a5c      	ldr	r2, [pc, #368]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003534:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003538:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353a:	f7fd fdff 	bl	800113c <HAL_GetTick>
 800353e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003540:	e008      	b.n	8003554 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003542:	f7fd fdfb 	bl	800113c <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e231      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003554:	4b53      	ldr	r3, [pc, #332]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1f0      	bne.n	8003542 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0308 	and.w	r3, r3, #8
 8003568:	2b00      	cmp	r3, #0
 800356a:	d03c      	beq.n	80035e6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d01c      	beq.n	80035ae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003574:	4b4b      	ldr	r3, [pc, #300]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003576:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800357a:	4a4a      	ldr	r2, [pc, #296]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 800357c:	f043 0301 	orr.w	r3, r3, #1
 8003580:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003584:	f7fd fdda 	bl	800113c <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800358a:	e008      	b.n	800359e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800358c:	f7fd fdd6 	bl	800113c <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b02      	cmp	r3, #2
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e20c      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800359e:	4b41      	ldr	r3, [pc, #260]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80035a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035a4:	f003 0302 	and.w	r3, r3, #2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d0ef      	beq.n	800358c <HAL_RCC_OscConfig+0x3ec>
 80035ac:	e01b      	b.n	80035e6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035ae:	4b3d      	ldr	r3, [pc, #244]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80035b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035b4:	4a3b      	ldr	r2, [pc, #236]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80035b6:	f023 0301 	bic.w	r3, r3, #1
 80035ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035be:	f7fd fdbd 	bl	800113c <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035c6:	f7fd fdb9 	bl	800113c <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e1ef      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035d8:	4b32      	ldr	r3, [pc, #200]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80035da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1ef      	bne.n	80035c6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0304 	and.w	r3, r3, #4
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 80a6 	beq.w	8003740 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035f4:	2300      	movs	r3, #0
 80035f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80035f8:	4b2a      	ldr	r3, [pc, #168]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 80035fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10d      	bne.n	8003620 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003604:	4b27      	ldr	r3, [pc, #156]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003608:	4a26      	ldr	r2, [pc, #152]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 800360a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800360e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003610:	4b24      	ldr	r3, [pc, #144]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003618:	60bb      	str	r3, [r7, #8]
 800361a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800361c:	2301      	movs	r3, #1
 800361e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003620:	4b21      	ldr	r3, [pc, #132]	@ (80036a8 <HAL_RCC_OscConfig+0x508>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003628:	2b00      	cmp	r3, #0
 800362a:	d118      	bne.n	800365e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800362c:	4b1e      	ldr	r3, [pc, #120]	@ (80036a8 <HAL_RCC_OscConfig+0x508>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1d      	ldr	r2, [pc, #116]	@ (80036a8 <HAL_RCC_OscConfig+0x508>)
 8003632:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003636:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003638:	f7fd fd80 	bl	800113c <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003640:	f7fd fd7c 	bl	800113c <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e1b2      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003652:	4b15      	ldr	r3, [pc, #84]	@ (80036a8 <HAL_RCC_OscConfig+0x508>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0f0      	beq.n	8003640 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d108      	bne.n	8003678 <HAL_RCC_OscConfig+0x4d8>
 8003666:	4b0f      	ldr	r3, [pc, #60]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366c:	4a0d      	ldr	r2, [pc, #52]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 800366e:	f043 0301 	orr.w	r3, r3, #1
 8003672:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003676:	e029      	b.n	80036cc <HAL_RCC_OscConfig+0x52c>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	2b05      	cmp	r3, #5
 800367e:	d115      	bne.n	80036ac <HAL_RCC_OscConfig+0x50c>
 8003680:	4b08      	ldr	r3, [pc, #32]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003686:	4a07      	ldr	r2, [pc, #28]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003688:	f043 0304 	orr.w	r3, r3, #4
 800368c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003690:	4b04      	ldr	r3, [pc, #16]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003696:	4a03      	ldr	r2, [pc, #12]	@ (80036a4 <HAL_RCC_OscConfig+0x504>)
 8003698:	f043 0301 	orr.w	r3, r3, #1
 800369c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036a0:	e014      	b.n	80036cc <HAL_RCC_OscConfig+0x52c>
 80036a2:	bf00      	nop
 80036a4:	40021000 	.word	0x40021000
 80036a8:	40007000 	.word	0x40007000
 80036ac:	4b9a      	ldr	r3, [pc, #616]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80036ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036b2:	4a99      	ldr	r2, [pc, #612]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80036b4:	f023 0301 	bic.w	r3, r3, #1
 80036b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036bc:	4b96      	ldr	r3, [pc, #600]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80036be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c2:	4a95      	ldr	r2, [pc, #596]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80036c4:	f023 0304 	bic.w	r3, r3, #4
 80036c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d016      	beq.n	8003702 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d4:	f7fd fd32 	bl	800113c <HAL_GetTick>
 80036d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036da:	e00a      	b.n	80036f2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036dc:	f7fd fd2e 	bl	800113c <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e162      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036f2:	4b89      	ldr	r3, [pc, #548]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80036f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0ed      	beq.n	80036dc <HAL_RCC_OscConfig+0x53c>
 8003700:	e015      	b.n	800372e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003702:	f7fd fd1b 	bl	800113c <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003708:	e00a      	b.n	8003720 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800370a:	f7fd fd17 	bl	800113c <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003718:	4293      	cmp	r3, r2
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e14b      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003720:	4b7d      	ldr	r3, [pc, #500]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003722:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1ed      	bne.n	800370a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800372e:	7ffb      	ldrb	r3, [r7, #31]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d105      	bne.n	8003740 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003734:	4b78      	ldr	r3, [pc, #480]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003738:	4a77      	ldr	r2, [pc, #476]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 800373a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800373e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0320 	and.w	r3, r3, #32
 8003748:	2b00      	cmp	r3, #0
 800374a:	d03c      	beq.n	80037c6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003750:	2b00      	cmp	r3, #0
 8003752:	d01c      	beq.n	800378e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003754:	4b70      	ldr	r3, [pc, #448]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003756:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800375a:	4a6f      	ldr	r2, [pc, #444]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 800375c:	f043 0301 	orr.w	r3, r3, #1
 8003760:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003764:	f7fd fcea 	bl	800113c <HAL_GetTick>
 8003768:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800376a:	e008      	b.n	800377e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800376c:	f7fd fce6 	bl	800113c <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d901      	bls.n	800377e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e11c      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800377e:	4b66      	ldr	r3, [pc, #408]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003780:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d0ef      	beq.n	800376c <HAL_RCC_OscConfig+0x5cc>
 800378c:	e01b      	b.n	80037c6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800378e:	4b62      	ldr	r3, [pc, #392]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003790:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003794:	4a60      	ldr	r2, [pc, #384]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003796:	f023 0301 	bic.w	r3, r3, #1
 800379a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800379e:	f7fd fccd 	bl	800113c <HAL_GetTick>
 80037a2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037a4:	e008      	b.n	80037b8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037a6:	f7fd fcc9 	bl	800113c <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d901      	bls.n	80037b8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e0ff      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037b8:	4b57      	ldr	r3, [pc, #348]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80037ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1ef      	bne.n	80037a6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f000 80f3 	beq.w	80039b6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	f040 80c9 	bne.w	800396c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80037da:	4b4f      	ldr	r3, [pc, #316]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	f003 0203 	and.w	r2, r3, #3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d12c      	bne.n	8003848 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f8:	3b01      	subs	r3, #1
 80037fa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d123      	bne.n	8003848 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800380a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800380c:	429a      	cmp	r2, r3
 800380e:	d11b      	bne.n	8003848 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800381a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800381c:	429a      	cmp	r2, r3
 800381e:	d113      	bne.n	8003848 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800382a:	085b      	lsrs	r3, r3, #1
 800382c:	3b01      	subs	r3, #1
 800382e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003830:	429a      	cmp	r2, r3
 8003832:	d109      	bne.n	8003848 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	085b      	lsrs	r3, r3, #1
 8003840:	3b01      	subs	r3, #1
 8003842:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003844:	429a      	cmp	r2, r3
 8003846:	d06b      	beq.n	8003920 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	2b0c      	cmp	r3, #12
 800384c:	d062      	beq.n	8003914 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800384e:	4b32      	ldr	r3, [pc, #200]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e0ac      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800385e:	4b2e      	ldr	r3, [pc, #184]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a2d      	ldr	r2, [pc, #180]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003864:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003868:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800386a:	f7fd fc67 	bl	800113c <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003872:	f7fd fc63 	bl	800113c <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e099      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003884:	4b24      	ldr	r3, [pc, #144]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1f0      	bne.n	8003872 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003890:	4b21      	ldr	r3, [pc, #132]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003892:	68da      	ldr	r2, [r3, #12]
 8003894:	4b21      	ldr	r3, [pc, #132]	@ (800391c <HAL_RCC_OscConfig+0x77c>)
 8003896:	4013      	ands	r3, r2
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80038a0:	3a01      	subs	r2, #1
 80038a2:	0112      	lsls	r2, r2, #4
 80038a4:	4311      	orrs	r1, r2
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80038aa:	0212      	lsls	r2, r2, #8
 80038ac:	4311      	orrs	r1, r2
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80038b2:	0852      	lsrs	r2, r2, #1
 80038b4:	3a01      	subs	r2, #1
 80038b6:	0552      	lsls	r2, r2, #21
 80038b8:	4311      	orrs	r1, r2
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80038be:	0852      	lsrs	r2, r2, #1
 80038c0:	3a01      	subs	r2, #1
 80038c2:	0652      	lsls	r2, r2, #25
 80038c4:	4311      	orrs	r1, r2
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80038ca:	06d2      	lsls	r2, r2, #27
 80038cc:	430a      	orrs	r2, r1
 80038ce:	4912      	ldr	r1, [pc, #72]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80038d4:	4b10      	ldr	r3, [pc, #64]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a0f      	ldr	r2, [pc, #60]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80038da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038de:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	4a0c      	ldr	r2, [pc, #48]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 80038e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038ea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038ec:	f7fd fc26 	bl	800113c <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038f4:	f7fd fc22 	bl	800113c <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e058      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003906:	4b04      	ldr	r3, [pc, #16]	@ (8003918 <HAL_RCC_OscConfig+0x778>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0f0      	beq.n	80038f4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003912:	e050      	b.n	80039b6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e04f      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
 8003918:	40021000 	.word	0x40021000
 800391c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003920:	4b27      	ldr	r3, [pc, #156]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d144      	bne.n	80039b6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800392c:	4b24      	ldr	r3, [pc, #144]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a23      	ldr	r2, [pc, #140]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 8003932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003936:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003938:	4b21      	ldr	r3, [pc, #132]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	4a20      	ldr	r2, [pc, #128]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 800393e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003942:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003944:	f7fd fbfa 	bl	800113c <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394c:	f7fd fbf6 	bl	800113c <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e02c      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800395e:	4b18      	ldr	r3, [pc, #96]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d0f0      	beq.n	800394c <HAL_RCC_OscConfig+0x7ac>
 800396a:	e024      	b.n	80039b6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	2b0c      	cmp	r3, #12
 8003970:	d01f      	beq.n	80039b2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003972:	4b13      	ldr	r3, [pc, #76]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a12      	ldr	r2, [pc, #72]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 8003978:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800397c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397e:	f7fd fbdd 	bl	800113c <HAL_GetTick>
 8003982:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003984:	e008      	b.n	8003998 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003986:	f7fd fbd9 	bl	800113c <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e00f      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003998:	4b09      	ldr	r3, [pc, #36]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1f0      	bne.n	8003986 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80039a4:	4b06      	ldr	r3, [pc, #24]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 80039a6:	68da      	ldr	r2, [r3, #12]
 80039a8:	4905      	ldr	r1, [pc, #20]	@ (80039c0 <HAL_RCC_OscConfig+0x820>)
 80039aa:	4b06      	ldr	r3, [pc, #24]	@ (80039c4 <HAL_RCC_OscConfig+0x824>)
 80039ac:	4013      	ands	r3, r2
 80039ae:	60cb      	str	r3, [r1, #12]
 80039b0:	e001      	b.n	80039b6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e000      	b.n	80039b8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3720      	adds	r7, #32
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40021000 	.word	0x40021000
 80039c4:	feeefffc 	.word	0xfeeefffc

080039c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d101      	bne.n	80039dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e0e7      	b.n	8003bac <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039dc:	4b75      	ldr	r3, [pc, #468]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1ec>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d910      	bls.n	8003a0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ea:	4b72      	ldr	r3, [pc, #456]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1ec>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f023 0207 	bic.w	r2, r3, #7
 80039f2:	4970      	ldr	r1, [pc, #448]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1ec>)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fa:	4b6e      	ldr	r3, [pc, #440]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1ec>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d001      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e0cf      	b.n	8003bac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d010      	beq.n	8003a3a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	4b66      	ldr	r3, [pc, #408]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d908      	bls.n	8003a3a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a28:	4b63      	ldr	r3, [pc, #396]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	4960      	ldr	r1, [pc, #384]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d04c      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b03      	cmp	r3, #3
 8003a4c:	d107      	bne.n	8003a5e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a4e:	4b5a      	ldr	r3, [pc, #360]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d121      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e0a6      	b.n	8003bac <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d107      	bne.n	8003a76 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a66:	4b54      	ldr	r3, [pc, #336]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d115      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e09a      	b.n	8003bac <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d107      	bne.n	8003a8e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a7e:	4b4e      	ldr	r3, [pc, #312]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d109      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e08e      	b.n	8003bac <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a8e:	4b4a      	ldr	r3, [pc, #296]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e086      	b.n	8003bac <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a9e:	4b46      	ldr	r3, [pc, #280]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f023 0203 	bic.w	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	4943      	ldr	r1, [pc, #268]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ab0:	f7fd fb44 	bl	800113c <HAL_GetTick>
 8003ab4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab6:	e00a      	b.n	8003ace <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ab8:	f7fd fb40 	bl	800113c <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e06e      	b.n	8003bac <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ace:	4b3a      	ldr	r3, [pc, #232]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 020c 	and.w	r2, r3, #12
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d1eb      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d010      	beq.n	8003b0e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	4b31      	ldr	r3, [pc, #196]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d208      	bcs.n	8003b0e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003afc:	4b2e      	ldr	r3, [pc, #184]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	492b      	ldr	r1, [pc, #172]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b0e:	4b29      	ldr	r3, [pc, #164]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0307 	and.w	r3, r3, #7
 8003b16:	683a      	ldr	r2, [r7, #0]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d210      	bcs.n	8003b3e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b1c:	4b25      	ldr	r3, [pc, #148]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f023 0207 	bic.w	r2, r3, #7
 8003b24:	4923      	ldr	r1, [pc, #140]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b2c:	4b21      	ldr	r3, [pc, #132]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1ec>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d001      	beq.n	8003b3e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e036      	b.n	8003bac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0304 	and.w	r3, r3, #4
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d008      	beq.n	8003b5c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	4918      	ldr	r1, [pc, #96]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0308 	and.w	r3, r3, #8
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d009      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b68:	4b13      	ldr	r3, [pc, #76]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	691b      	ldr	r3, [r3, #16]
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	4910      	ldr	r1, [pc, #64]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b7c:	f000 f824 	bl	8003bc8 <HAL_RCC_GetSysClockFreq>
 8003b80:	4602      	mov	r2, r0
 8003b82:	4b0d      	ldr	r3, [pc, #52]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	091b      	lsrs	r3, r3, #4
 8003b88:	f003 030f 	and.w	r3, r3, #15
 8003b8c:	490b      	ldr	r1, [pc, #44]	@ (8003bbc <HAL_RCC_ClockConfig+0x1f4>)
 8003b8e:	5ccb      	ldrb	r3, [r1, r3]
 8003b90:	f003 031f 	and.w	r3, r3, #31
 8003b94:	fa22 f303 	lsr.w	r3, r2, r3
 8003b98:	4a09      	ldr	r2, [pc, #36]	@ (8003bc0 <HAL_RCC_ClockConfig+0x1f8>)
 8003b9a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b9c:	4b09      	ldr	r3, [pc, #36]	@ (8003bc4 <HAL_RCC_ClockConfig+0x1fc>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7fd fa7b 	bl	800109c <HAL_InitTick>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	72fb      	strb	r3, [r7, #11]

  return status;
 8003baa:	7afb      	ldrb	r3, [r7, #11]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40022000 	.word	0x40022000
 8003bb8:	40021000 	.word	0x40021000
 8003bbc:	08004488 	.word	0x08004488
 8003bc0:	20000004 	.word	0x20000004
 8003bc4:	20000008 	.word	0x20000008

08003bc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b089      	sub	sp, #36	@ 0x24
 8003bcc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	61fb      	str	r3, [r7, #28]
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bd6:	4b3e      	ldr	r3, [pc, #248]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f003 030c 	and.w	r3, r3, #12
 8003bde:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003be0:	4b3b      	ldr	r3, [pc, #236]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d005      	beq.n	8003bfc <HAL_RCC_GetSysClockFreq+0x34>
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	2b0c      	cmp	r3, #12
 8003bf4:	d121      	bne.n	8003c3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d11e      	bne.n	8003c3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003bfc:	4b34      	ldr	r3, [pc, #208]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d107      	bne.n	8003c18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c08:	4b31      	ldr	r3, [pc, #196]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c0e:	0a1b      	lsrs	r3, r3, #8
 8003c10:	f003 030f 	and.w	r3, r3, #15
 8003c14:	61fb      	str	r3, [r7, #28]
 8003c16:	e005      	b.n	8003c24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c18:	4b2d      	ldr	r3, [pc, #180]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	091b      	lsrs	r3, r3, #4
 8003c1e:	f003 030f 	and.w	r3, r3, #15
 8003c22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c24:	4a2b      	ldr	r2, [pc, #172]	@ (8003cd4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d10d      	bne.n	8003c50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c38:	e00a      	b.n	8003c50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	2b04      	cmp	r3, #4
 8003c3e:	d102      	bne.n	8003c46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c40:	4b25      	ldr	r3, [pc, #148]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c42:	61bb      	str	r3, [r7, #24]
 8003c44:	e004      	b.n	8003c50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d101      	bne.n	8003c50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c4c:	4b23      	ldr	r3, [pc, #140]	@ (8003cdc <HAL_RCC_GetSysClockFreq+0x114>)
 8003c4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	2b0c      	cmp	r3, #12
 8003c54:	d134      	bne.n	8003cc0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c56:	4b1e      	ldr	r3, [pc, #120]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f003 0303 	and.w	r3, r3, #3
 8003c5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d003      	beq.n	8003c6e <HAL_RCC_GetSysClockFreq+0xa6>
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2b03      	cmp	r3, #3
 8003c6a:	d003      	beq.n	8003c74 <HAL_RCC_GetSysClockFreq+0xac>
 8003c6c:	e005      	b.n	8003c7a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8003cd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c70:	617b      	str	r3, [r7, #20]
      break;
 8003c72:	e005      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003c74:	4b19      	ldr	r3, [pc, #100]	@ (8003cdc <HAL_RCC_GetSysClockFreq+0x114>)
 8003c76:	617b      	str	r3, [r7, #20]
      break;
 8003c78:	e002      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	617b      	str	r3, [r7, #20]
      break;
 8003c7e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c80:	4b13      	ldr	r3, [pc, #76]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	091b      	lsrs	r3, r3, #4
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c8e:	4b10      	ldr	r3, [pc, #64]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	0a1b      	lsrs	r3, r3, #8
 8003c94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	fb03 f202 	mul.w	r2, r3, r2
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8003cd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	0e5b      	lsrs	r3, r3, #25
 8003cac:	f003 0303 	and.w	r3, r3, #3
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cbe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003cc0:	69bb      	ldr	r3, [r7, #24]
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3724      	adds	r7, #36	@ 0x24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	08004498 	.word	0x08004498
 8003cd8:	00f42400 	.word	0x00f42400
 8003cdc:	007a1200 	.word	0x007a1200

08003ce0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b086      	sub	sp, #24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ce8:	2300      	movs	r3, #0
 8003cea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003cec:	4b2a      	ldr	r3, [pc, #168]	@ (8003d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003cf8:	f7ff f9ee 	bl	80030d8 <HAL_PWREx_GetVoltageRange>
 8003cfc:	6178      	str	r0, [r7, #20]
 8003cfe:	e014      	b.n	8003d2a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d00:	4b25      	ldr	r3, [pc, #148]	@ (8003d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d04:	4a24      	ldr	r2, [pc, #144]	@ (8003d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d0c:	4b22      	ldr	r3, [pc, #136]	@ (8003d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d14:	60fb      	str	r3, [r7, #12]
 8003d16:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003d18:	f7ff f9de 	bl	80030d8 <HAL_PWREx_GetVoltageRange>
 8003d1c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d22:	4a1d      	ldr	r2, [pc, #116]	@ (8003d98 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003d24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d28:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d30:	d10b      	bne.n	8003d4a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b80      	cmp	r3, #128	@ 0x80
 8003d36:	d919      	bls.n	8003d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003d3c:	d902      	bls.n	8003d44 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d3e:	2302      	movs	r3, #2
 8003d40:	613b      	str	r3, [r7, #16]
 8003d42:	e013      	b.n	8003d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d44:	2301      	movs	r3, #1
 8003d46:	613b      	str	r3, [r7, #16]
 8003d48:	e010      	b.n	8003d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b80      	cmp	r3, #128	@ 0x80
 8003d4e:	d902      	bls.n	8003d56 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003d50:	2303      	movs	r3, #3
 8003d52:	613b      	str	r3, [r7, #16]
 8003d54:	e00a      	b.n	8003d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b80      	cmp	r3, #128	@ 0x80
 8003d5a:	d102      	bne.n	8003d62 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d5c:	2302      	movs	r3, #2
 8003d5e:	613b      	str	r3, [r7, #16]
 8003d60:	e004      	b.n	8003d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2b70      	cmp	r3, #112	@ 0x70
 8003d66:	d101      	bne.n	8003d6c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d68:	2301      	movs	r3, #1
 8003d6a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f023 0207 	bic.w	r2, r3, #7
 8003d74:	4909      	ldr	r1, [pc, #36]	@ (8003d9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d7c:	4b07      	ldr	r3, [pc, #28]	@ (8003d9c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0307 	and.w	r3, r3, #7
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d001      	beq.n	8003d8e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e000      	b.n	8003d90 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	40021000 	.word	0x40021000
 8003d9c:	40022000 	.word	0x40022000

08003da0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003da8:	2300      	movs	r3, #0
 8003daa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003dac:	2300      	movs	r3, #0
 8003dae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d031      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003dc4:	d01a      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003dc6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003dca:	d814      	bhi.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d009      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003dd0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003dd4:	d10f      	bne.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003dd6:	4b5d      	ldr	r3, [pc, #372]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	4a5c      	ldr	r2, [pc, #368]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003de2:	e00c      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	3304      	adds	r3, #4
 8003de8:	2100      	movs	r1, #0
 8003dea:	4618      	mov	r0, r3
 8003dec:	f000 fa22 	bl	8004234 <RCCEx_PLLSAI1_Config>
 8003df0:	4603      	mov	r3, r0
 8003df2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003df4:	e003      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	74fb      	strb	r3, [r7, #19]
      break;
 8003dfa:	e000      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003dfc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dfe:	7cfb      	ldrb	r3, [r7, #19]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d10b      	bne.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e04:	4b51      	ldr	r3, [pc, #324]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e12:	494e      	ldr	r1, [pc, #312]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e1a:	e001      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1c:	7cfb      	ldrb	r3, [r7, #19]
 8003e1e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 809e 	beq.w	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e32:	4b46      	ldr	r3, [pc, #280]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003e42:	2300      	movs	r3, #0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d00d      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e48:	4b40      	ldr	r3, [pc, #256]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4c:	4a3f      	ldr	r2, [pc, #252]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e54:	4b3d      	ldr	r3, [pc, #244]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e5c:	60bb      	str	r3, [r7, #8]
 8003e5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e60:	2301      	movs	r3, #1
 8003e62:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e64:	4b3a      	ldr	r3, [pc, #232]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a39      	ldr	r2, [pc, #228]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003e6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e70:	f7fd f964 	bl	800113c <HAL_GetTick>
 8003e74:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e76:	e009      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e78:	f7fd f960 	bl	800113c <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d902      	bls.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	74fb      	strb	r3, [r7, #19]
        break;
 8003e8a:	e005      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e8c:	4b30      	ldr	r3, [pc, #192]	@ (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d0ef      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003e98:	7cfb      	ldrb	r3, [r7, #19]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d15a      	bne.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e9e:	4b2b      	ldr	r3, [pc, #172]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ea8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d01e      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d019      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003eba:	4b24      	ldr	r3, [pc, #144]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ec4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ec6:	4b21      	ldr	r3, [pc, #132]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ecc:	4a1f      	ldr	r2, [pc, #124]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ece:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ed2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003edc:	4a1b      	ldr	r2, [pc, #108]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ede:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ee2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ee6:	4a19      	ldr	r2, [pc, #100]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d016      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef8:	f7fd f920 	bl	800113c <HAL_GetTick>
 8003efc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003efe:	e00b      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f00:	f7fd f91c 	bl	800113c <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d902      	bls.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	74fb      	strb	r3, [r7, #19]
            break;
 8003f16:	e006      	b.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f18:	4b0c      	ldr	r3, [pc, #48]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0ec      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003f26:	7cfb      	ldrb	r3, [r7, #19]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10b      	bne.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f2c:	4b07      	ldr	r3, [pc, #28]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f32:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f3a:	4904      	ldr	r1, [pc, #16]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f42:	e009      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f44:	7cfb      	ldrb	r3, [r7, #19]
 8003f46:	74bb      	strb	r3, [r7, #18]
 8003f48:	e006      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003f4a:	bf00      	nop
 8003f4c:	40021000 	.word	0x40021000
 8003f50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f54:	7cfb      	ldrb	r3, [r7, #19]
 8003f56:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f58:	7c7b      	ldrb	r3, [r7, #17]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d105      	bne.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f5e:	4b8d      	ldr	r3, [pc, #564]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f62:	4a8c      	ldr	r2, [pc, #560]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f68:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00a      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f76:	4b87      	ldr	r3, [pc, #540]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7c:	f023 0203 	bic.w	r2, r3, #3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a1b      	ldr	r3, [r3, #32]
 8003f84:	4983      	ldr	r1, [pc, #524]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f86:	4313      	orrs	r3, r2
 8003f88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00a      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f98:	4b7e      	ldr	r3, [pc, #504]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f9e:	f023 020c 	bic.w	r2, r3, #12
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa6:	497b      	ldr	r1, [pc, #492]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00a      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fba:	4b76      	ldr	r3, [pc, #472]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc8:	4972      	ldr	r1, [pc, #456]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0320 	and.w	r3, r3, #32
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00a      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fdc:	4b6d      	ldr	r3, [pc, #436]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fea:	496a      	ldr	r1, [pc, #424]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ffe:	4b65      	ldr	r3, [pc, #404]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004004:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800400c:	4961      	ldr	r1, [pc, #388]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800400e:	4313      	orrs	r3, r2
 8004010:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00a      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004020:	4b5c      	ldr	r3, [pc, #368]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004026:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402e:	4959      	ldr	r1, [pc, #356]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004030:	4313      	orrs	r3, r2
 8004032:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00a      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004042:	4b54      	ldr	r3, [pc, #336]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004044:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004048:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004050:	4950      	ldr	r1, [pc, #320]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004052:	4313      	orrs	r3, r2
 8004054:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00a      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004064:	4b4b      	ldr	r3, [pc, #300]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800406a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004072:	4948      	ldr	r1, [pc, #288]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004074:	4313      	orrs	r3, r2
 8004076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00a      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004086:	4b43      	ldr	r3, [pc, #268]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800408c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004094:	493f      	ldr	r1, [pc, #252]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004096:	4313      	orrs	r3, r2
 8004098:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d028      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80040aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040b6:	4937      	ldr	r1, [pc, #220]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040c6:	d106      	bne.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040c8:	4b32      	ldr	r3, [pc, #200]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	4a31      	ldr	r2, [pc, #196]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80040ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040d2:	60d3      	str	r3, [r2, #12]
 80040d4:	e011      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040de:	d10c      	bne.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	3304      	adds	r3, #4
 80040e4:	2101      	movs	r1, #1
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 f8a4 	bl	8004234 <RCCEx_PLLSAI1_Config>
 80040ec:	4603      	mov	r3, r0
 80040ee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80040f0:	7cfb      	ldrb	r3, [r7, #19]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80040f6:	7cfb      	ldrb	r3, [r7, #19]
 80040f8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d028      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004106:	4b23      	ldr	r3, [pc, #140]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800410c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004114:	491f      	ldr	r1, [pc, #124]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004116:	4313      	orrs	r3, r2
 8004118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004120:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004124:	d106      	bne.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004126:	4b1b      	ldr	r3, [pc, #108]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	4a1a      	ldr	r2, [pc, #104]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800412c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004130:	60d3      	str	r3, [r2, #12]
 8004132:	e011      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004138:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800413c:	d10c      	bne.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	3304      	adds	r3, #4
 8004142:	2101      	movs	r1, #1
 8004144:	4618      	mov	r0, r3
 8004146:	f000 f875 	bl	8004234 <RCCEx_PLLSAI1_Config>
 800414a:	4603      	mov	r3, r0
 800414c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800414e:	7cfb      	ldrb	r3, [r7, #19]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004154:	7cfb      	ldrb	r3, [r7, #19]
 8004156:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d02b      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004164:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004172:	4908      	ldr	r1, [pc, #32]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004174:	4313      	orrs	r3, r2
 8004176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800417e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004182:	d109      	bne.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004184:	4b03      	ldr	r3, [pc, #12]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	4a02      	ldr	r2, [pc, #8]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800418a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800418e:	60d3      	str	r3, [r2, #12]
 8004190:	e014      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004192:	bf00      	nop
 8004194:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800419c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041a0:	d10c      	bne.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	3304      	adds	r3, #4
 80041a6:	2101      	movs	r1, #1
 80041a8:	4618      	mov	r0, r3
 80041aa:	f000 f843 	bl	8004234 <RCCEx_PLLSAI1_Config>
 80041ae:	4603      	mov	r3, r0
 80041b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041b2:	7cfb      	ldrb	r3, [r7, #19]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d001      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 80041b8:	7cfb      	ldrb	r3, [r7, #19]
 80041ba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d01c      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041c8:	4b19      	ldr	r3, [pc, #100]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d6:	4916      	ldr	r1, [pc, #88]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041e6:	d10c      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	3304      	adds	r3, #4
 80041ec:	2102      	movs	r1, #2
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 f820 	bl	8004234 <RCCEx_PLLSAI1_Config>
 80041f4:	4603      	mov	r3, r0
 80041f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041f8:	7cfb      	ldrb	r3, [r7, #19]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d001      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80041fe:	7cfb      	ldrb	r3, [r7, #19]
 8004200:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00a      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800420e:	4b08      	ldr	r3, [pc, #32]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004214:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421c:	4904      	ldr	r1, [pc, #16]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800421e:	4313      	orrs	r3, r2
 8004220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004224:	7cbb      	ldrb	r3, [r7, #18]
}
 8004226:	4618      	mov	r0, r3
 8004228:	3718      	adds	r7, #24
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	40021000 	.word	0x40021000

08004234 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800423e:	2300      	movs	r3, #0
 8004240:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004242:	4b74      	ldr	r3, [pc, #464]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d018      	beq.n	8004280 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800424e:	4b71      	ldr	r3, [pc, #452]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	f003 0203 	and.w	r2, r3, #3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	429a      	cmp	r2, r3
 800425c:	d10d      	bne.n	800427a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
       ||
 8004262:	2b00      	cmp	r3, #0
 8004264:	d009      	beq.n	800427a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004266:	4b6b      	ldr	r3, [pc, #428]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	091b      	lsrs	r3, r3, #4
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	1c5a      	adds	r2, r3, #1
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
       ||
 8004276:	429a      	cmp	r2, r3
 8004278:	d047      	beq.n	800430a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	73fb      	strb	r3, [r7, #15]
 800427e:	e044      	b.n	800430a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2b03      	cmp	r3, #3
 8004286:	d018      	beq.n	80042ba <RCCEx_PLLSAI1_Config+0x86>
 8004288:	2b03      	cmp	r3, #3
 800428a:	d825      	bhi.n	80042d8 <RCCEx_PLLSAI1_Config+0xa4>
 800428c:	2b01      	cmp	r3, #1
 800428e:	d002      	beq.n	8004296 <RCCEx_PLLSAI1_Config+0x62>
 8004290:	2b02      	cmp	r3, #2
 8004292:	d009      	beq.n	80042a8 <RCCEx_PLLSAI1_Config+0x74>
 8004294:	e020      	b.n	80042d8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004296:	4b5f      	ldr	r3, [pc, #380]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d11d      	bne.n	80042de <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042a6:	e01a      	b.n	80042de <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80042a8:	4b5a      	ldr	r3, [pc, #360]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d116      	bne.n	80042e2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042b8:	e013      	b.n	80042e2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80042ba:	4b56      	ldr	r3, [pc, #344]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10f      	bne.n	80042e6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80042c6:	4b53      	ldr	r3, [pc, #332]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d109      	bne.n	80042e6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80042d6:	e006      	b.n	80042e6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	73fb      	strb	r3, [r7, #15]
      break;
 80042dc:	e004      	b.n	80042e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042de:	bf00      	nop
 80042e0:	e002      	b.n	80042e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042e2:	bf00      	nop
 80042e4:	e000      	b.n	80042e8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10d      	bne.n	800430a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042ee:	4b49      	ldr	r3, [pc, #292]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6819      	ldr	r1, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	3b01      	subs	r3, #1
 8004300:	011b      	lsls	r3, r3, #4
 8004302:	430b      	orrs	r3, r1
 8004304:	4943      	ldr	r1, [pc, #268]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004306:	4313      	orrs	r3, r2
 8004308:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800430a:	7bfb      	ldrb	r3, [r7, #15]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d17c      	bne.n	800440a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004310:	4b40      	ldr	r3, [pc, #256]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a3f      	ldr	r2, [pc, #252]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004316:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800431a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800431c:	f7fc ff0e 	bl	800113c <HAL_GetTick>
 8004320:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004322:	e009      	b.n	8004338 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004324:	f7fc ff0a 	bl	800113c <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	2b02      	cmp	r3, #2
 8004330:	d902      	bls.n	8004338 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	73fb      	strb	r3, [r7, #15]
        break;
 8004336:	e005      	b.n	8004344 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004338:	4b36      	ldr	r3, [pc, #216]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1ef      	bne.n	8004324 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004344:	7bfb      	ldrb	r3, [r7, #15]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d15f      	bne.n	800440a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d110      	bne.n	8004372 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004350:	4b30      	ldr	r3, [pc, #192]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004358:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	6892      	ldr	r2, [r2, #8]
 8004360:	0211      	lsls	r1, r2, #8
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	68d2      	ldr	r2, [r2, #12]
 8004366:	06d2      	lsls	r2, r2, #27
 8004368:	430a      	orrs	r2, r1
 800436a:	492a      	ldr	r1, [pc, #168]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 800436c:	4313      	orrs	r3, r2
 800436e:	610b      	str	r3, [r1, #16]
 8004370:	e027      	b.n	80043c2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d112      	bne.n	800439e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004378:	4b26      	ldr	r3, [pc, #152]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004380:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	6892      	ldr	r2, [r2, #8]
 8004388:	0211      	lsls	r1, r2, #8
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	6912      	ldr	r2, [r2, #16]
 800438e:	0852      	lsrs	r2, r2, #1
 8004390:	3a01      	subs	r2, #1
 8004392:	0552      	lsls	r2, r2, #21
 8004394:	430a      	orrs	r2, r1
 8004396:	491f      	ldr	r1, [pc, #124]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004398:	4313      	orrs	r3, r2
 800439a:	610b      	str	r3, [r1, #16]
 800439c:	e011      	b.n	80043c2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800439e:	4b1d      	ldr	r3, [pc, #116]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80043a6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	6892      	ldr	r2, [r2, #8]
 80043ae:	0211      	lsls	r1, r2, #8
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6952      	ldr	r2, [r2, #20]
 80043b4:	0852      	lsrs	r2, r2, #1
 80043b6:	3a01      	subs	r2, #1
 80043b8:	0652      	lsls	r2, r2, #25
 80043ba:	430a      	orrs	r2, r1
 80043bc:	4915      	ldr	r1, [pc, #84]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80043c2:	4b14      	ldr	r3, [pc, #80]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a13      	ldr	r2, [pc, #76]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043cc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ce:	f7fc feb5 	bl	800113c <HAL_GetTick>
 80043d2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043d4:	e009      	b.n	80043ea <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043d6:	f7fc feb1 	bl	800113c <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d902      	bls.n	80043ea <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	73fb      	strb	r3, [r7, #15]
          break;
 80043e8:	e005      	b.n	80043f6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d0ef      	beq.n	80043d6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80043f6:	7bfb      	ldrb	r3, [r7, #15]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d106      	bne.n	800440a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80043fc:	4b05      	ldr	r3, [pc, #20]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043fe:	691a      	ldr	r2, [r3, #16]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	4903      	ldr	r1, [pc, #12]	@ (8004414 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004406:	4313      	orrs	r3, r2
 8004408:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800440a:	7bfb      	ldrb	r3, [r7, #15]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	40021000 	.word	0x40021000

08004418 <memset>:
 8004418:	4402      	add	r2, r0
 800441a:	4603      	mov	r3, r0
 800441c:	4293      	cmp	r3, r2
 800441e:	d100      	bne.n	8004422 <memset+0xa>
 8004420:	4770      	bx	lr
 8004422:	f803 1b01 	strb.w	r1, [r3], #1
 8004426:	e7f9      	b.n	800441c <memset+0x4>

08004428 <__libc_init_array>:
 8004428:	b570      	push	{r4, r5, r6, lr}
 800442a:	4d0d      	ldr	r5, [pc, #52]	@ (8004460 <__libc_init_array+0x38>)
 800442c:	4c0d      	ldr	r4, [pc, #52]	@ (8004464 <__libc_init_array+0x3c>)
 800442e:	1b64      	subs	r4, r4, r5
 8004430:	10a4      	asrs	r4, r4, #2
 8004432:	2600      	movs	r6, #0
 8004434:	42a6      	cmp	r6, r4
 8004436:	d109      	bne.n	800444c <__libc_init_array+0x24>
 8004438:	4d0b      	ldr	r5, [pc, #44]	@ (8004468 <__libc_init_array+0x40>)
 800443a:	4c0c      	ldr	r4, [pc, #48]	@ (800446c <__libc_init_array+0x44>)
 800443c:	f000 f818 	bl	8004470 <_init>
 8004440:	1b64      	subs	r4, r4, r5
 8004442:	10a4      	asrs	r4, r4, #2
 8004444:	2600      	movs	r6, #0
 8004446:	42a6      	cmp	r6, r4
 8004448:	d105      	bne.n	8004456 <__libc_init_array+0x2e>
 800444a:	bd70      	pop	{r4, r5, r6, pc}
 800444c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004450:	4798      	blx	r3
 8004452:	3601      	adds	r6, #1
 8004454:	e7ee      	b.n	8004434 <__libc_init_array+0xc>
 8004456:	f855 3b04 	ldr.w	r3, [r5], #4
 800445a:	4798      	blx	r3
 800445c:	3601      	adds	r6, #1
 800445e:	e7f2      	b.n	8004446 <__libc_init_array+0x1e>
 8004460:	080044c8 	.word	0x080044c8
 8004464:	080044c8 	.word	0x080044c8
 8004468:	080044c8 	.word	0x080044c8
 800446c:	080044cc 	.word	0x080044cc

08004470 <_init>:
 8004470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004472:	bf00      	nop
 8004474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004476:	bc08      	pop	{r3}
 8004478:	469e      	mov	lr, r3
 800447a:	4770      	bx	lr

0800447c <_fini>:
 800447c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800447e:	bf00      	nop
 8004480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004482:	bc08      	pop	{r3}
 8004484:	469e      	mov	lr, r3
 8004486:	4770      	bx	lr
