--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Oct 29 15:47:10 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top1
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk21 [get_nets \rng1/ref_clk[2]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk20 [get_nets pll1_cnt400[1]]
            23 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.187ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \iot_100/pulse_cnt_i0  (from pll1_cnt400[1] +)
   Destination:    FD1S3JX    D              \iot_100/pulse_cnt_i1  (to pll1_cnt400[1] +)

   Delay:                   5.027ns  (28.4% logic, 71.6% route), 3 logic levels.

 Constraint Details:

      5.027ns data_path \iot_100/pulse_cnt_i0 to \iot_100/pulse_cnt_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.187ns

 Path Details: \iot_100/pulse_cnt_i0 to \iot_100/pulse_cnt_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \iot_100/pulse_cnt_i0 (from pll1_cnt400[1])
Route         4   e 1.398                                  \iot_100/pulse_cnt[0]
LUT4        ---     0.493              A to Z              \iot_100/i3_3_lut_rep_243_4_lut
Route         3   e 1.258                                  \iot_100/n21370
LUT4        ---     0.493              C to Z              \iot_100/i3599_4_lut
Route         1   e 0.941                                  \iot_100/pulse_cnt_3__N_608[1]
                  --------
                    5.027  (28.4% logic, 71.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.187ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \iot_100/pulse_cnt_i0  (from pll1_cnt400[1] +)
   Destination:    FD1S3JX    D              \iot_100/pulse_cnt_i0  (to pll1_cnt400[1] +)

   Delay:                   5.027ns  (28.4% logic, 71.6% route), 3 logic levels.

 Constraint Details:

      5.027ns data_path \iot_100/pulse_cnt_i0 to \iot_100/pulse_cnt_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.187ns

 Path Details: \iot_100/pulse_cnt_i0 to \iot_100/pulse_cnt_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \iot_100/pulse_cnt_i0 (from pll1_cnt400[1])
Route         4   e 1.398                                  \iot_100/pulse_cnt[0]
LUT4        ---     0.493              A to Z              \iot_100/i3_3_lut_rep_243_4_lut
Route         3   e 1.258                                  \iot_100/n21370
LUT4        ---     0.493              C to Z              \iot_100/i3598_3_lut
Route         1   e 0.941                                  \iot_100/pulse_cnt_3__N_608[0]
                  --------
                    5.027  (28.4% logic, 71.6% route), 3 logic levels.


Error:  The following path violates requirements by 0.104ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \iot_100/pulse_cnt_i1  (from pll1_cnt400[1] +)
   Destination:    FD1S3JX    D              \iot_100/pulse_cnt_i1  (to pll1_cnt400[1] +)

   Delay:                   4.944ns  (28.9% logic, 71.1% route), 3 logic levels.

 Constraint Details:

      4.944ns data_path \iot_100/pulse_cnt_i1 to \iot_100/pulse_cnt_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.104ns

 Path Details: \iot_100/pulse_cnt_i1 to \iot_100/pulse_cnt_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \iot_100/pulse_cnt_i1 (from pll1_cnt400[1])
Route         3   e 1.315                                  \iot_100/pulse_cnt[1]
LUT4        ---     0.493              B to Z              \iot_100/i3_3_lut_rep_243_4_lut
Route         3   e 1.258                                  \iot_100/n21370
LUT4        ---     0.493              C to Z              \iot_100/i3599_4_lut
Route         1   e 0.941                                  \iot_100/pulse_cnt_3__N_608[1]
                  --------
                    4.944  (28.9% logic, 71.1% route), 3 logic levels.

Warning: 5.187 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk19 [get_nets \rng1/ref_clk[1]]
            1 item scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \rng1/rng_out[2]_21  (from \rng1/ref_clk[1] +)
   Destination:    FD1S3AX    D              \rng1/rng_out[3]_22  (to \rng1/ref_clk[1] -)

   Delay:                   3.743ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      3.743ns data_path \rng1/rng_out[2]_21 to \rng1/rng_out[3]_22 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 1.403ns

 Path Details: \rng1/rng_out[2]_21 to \rng1/rng_out[3]_22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \rng1/rng_out[2]_21 (from \rng1/ref_clk[1])
Route        14   e 1.865                                  rng1_out[2]
LUT4        ---     0.493              A to Z              \rng1/rng_out_2__I_0_2_lut
Route         1   e 0.941                                  \rng1/rng_out_3__N_616
                  --------
                    3.743  (25.0% logic, 75.0% route), 2 logic levels.

Warning: 3.903 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk18 [get_nets ps2_ck]
            143 items scored, 89 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps2/rnd_del_i1  (from ps2_ck +)
   Destination:    FD1P3AX    D              \ps2/rnd_del_i4  (to ps2_ck -)

   Delay:                   8.440ns  (28.6% logic, 71.4% route), 5 logic levels.

 Constraint Details:

      8.440ns data_path \ps2/rnd_del_i1 to \ps2/rnd_del_i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.600ns

 Path Details: \ps2/rnd_del_i1 to \ps2/rnd_del_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps2/rnd_del_i1 (from ps2_ck)
Route         5   e 1.462                                  \ps2/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps2/i1_2_lut
Route         1   e 0.941                                  \ps2/n6
LUT4        ---     0.493              D to Z              \ps2/i4_4_lut
Route         4   e 1.340                                  \ps2/n9
LUT4        ---     0.493              A to Z              \ps2/i5950_2_lut_rep_190
Route         4   e 1.340                                  \ps2/n21317
LUT4        ---     0.493              C to Z              \ps2/rnd_del_4__I_0_i5_4_lut
Route         1   e 0.941                                  \ps2/rnd_del_4__N_419[4]
                  --------
                    8.440  (28.6% logic, 71.4% route), 5 logic levels.


Error:  The following path violates requirements by 3.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps2/rnd_del_i1  (from ps2_ck +)
   Destination:    FD1P3AX    D              \ps2/rnd_del_i3  (to ps2_ck -)

   Delay:                   8.440ns  (28.6% logic, 71.4% route), 5 logic levels.

 Constraint Details:

      8.440ns data_path \ps2/rnd_del_i1 to \ps2/rnd_del_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.600ns

 Path Details: \ps2/rnd_del_i1 to \ps2/rnd_del_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps2/rnd_del_i1 (from ps2_ck)
Route         5   e 1.462                                  \ps2/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps2/i1_2_lut
Route         1   e 0.941                                  \ps2/n6
LUT4        ---     0.493              D to Z              \ps2/i4_4_lut
Route         4   e 1.340                                  \ps2/n9
LUT4        ---     0.493              A to Z              \ps2/i5950_2_lut_rep_190
Route         4   e 1.340                                  \ps2/n21317
LUT4        ---     0.493              C to Z              \ps2/rnd_del_4__I_0_i4_4_lut
Route         1   e 0.941                                  \ps2/rnd_del_4__N_419[3]
                  --------
                    8.440  (28.6% logic, 71.4% route), 5 logic levels.


Error:  The following path violates requirements by 3.600ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps2/rnd_del_i1  (from ps2_ck +)
   Destination:    FD1P3AX    D              \ps2/rnd_del_i2  (to ps2_ck -)

   Delay:                   8.440ns  (28.6% logic, 71.4% route), 5 logic levels.

 Constraint Details:

      8.440ns data_path \ps2/rnd_del_i1 to \ps2/rnd_del_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.600ns

 Path Details: \ps2/rnd_del_i1 to \ps2/rnd_del_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps2/rnd_del_i1 (from ps2_ck)
Route         5   e 1.462                                  \ps2/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps2/i1_2_lut
Route         1   e 0.941                                  \ps2/n6
LUT4        ---     0.493              D to Z              \ps2/i4_4_lut
Route         4   e 1.340                                  \ps2/n9
LUT4        ---     0.493              A to Z              \ps2/i5950_2_lut_rep_190
Route         4   e 1.340                                  \ps2/n21317
LUT4        ---     0.493              C to Z              \ps2/rnd_del_4__I_0_i3_4_lut
Route         1   e 0.941                                  \ps2/rnd_del_4__N_419[2]
                  --------
                    8.440  (28.6% logic, 71.4% route), 5 logic levels.

Warning: 8.600 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk17 [get_nets clk_266_1]
            1810 items scored, 1502 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis2/pix_cnt_2471__i19  (from clk_266_1 +)
   Destination:    FD1P3IX    SP             \dis2/line_cnt__i20  (to clk_266_1 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis2/pix_cnt_2471__i19 to \dis2/line_cnt__i20 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis2/pix_cnt_2471__i19 to \dis2/line_cnt__i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis2/pix_cnt_2471__i19 (from clk_266_1)
Route         3   e 1.315                                  \dis2/pix_cnt[19]
LUT4        ---     0.493              D to Z              \dis2/i8_4_lut
Route         1   e 0.941                                  \dis2/n20_adj_686
LUT4        ---     0.493              B to Z              \dis2/i10_4_lut
Route         1   e 0.941                                  \dis2/n22
LUT4        ---     0.493              B to Z              \dis2/i11_4_lut_adj_120
Route         3   e 1.258                                  \dis2/n9754
LUT4        ---     0.493              A to Z              \dis2/i2_4_lut_adj_118
Route         1   e 0.941                                  \dis2/n6
LUT4        ---     0.493              C to Z              \dis2/i603_4_lut
Route        41   e 2.054                                  \dis2/clk_266_1_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis2/pix_cnt_2471__i19  (from clk_266_1 +)
   Destination:    FD1P3IX    SP             \dis2/line_cnt__i19  (to clk_266_1 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis2/pix_cnt_2471__i19 to \dis2/line_cnt__i19 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis2/pix_cnt_2471__i19 to \dis2/line_cnt__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis2/pix_cnt_2471__i19 (from clk_266_1)
Route         3   e 1.315                                  \dis2/pix_cnt[19]
LUT4        ---     0.493              D to Z              \dis2/i8_4_lut
Route         1   e 0.941                                  \dis2/n20_adj_686
LUT4        ---     0.493              B to Z              \dis2/i10_4_lut
Route         1   e 0.941                                  \dis2/n22
LUT4        ---     0.493              B to Z              \dis2/i11_4_lut_adj_120
Route         3   e 1.258                                  \dis2/n9754
LUT4        ---     0.493              A to Z              \dis2/i2_4_lut_adj_118
Route         1   e 0.941                                  \dis2/n6
LUT4        ---     0.493              C to Z              \dis2/i603_4_lut
Route        41   e 2.054                                  \dis2/clk_266_1_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis2/pix_cnt_2471__i19  (from clk_266_1 +)
   Destination:    FD1P3IX    SP             \dis2/line_cnt__i18  (to clk_266_1 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis2/pix_cnt_2471__i19 to \dis2/line_cnt__i18 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis2/pix_cnt_2471__i19 to \dis2/line_cnt__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis2/pix_cnt_2471__i19 (from clk_266_1)
Route         3   e 1.315                                  \dis2/pix_cnt[19]
LUT4        ---     0.493              D to Z              \dis2/i8_4_lut
Route         1   e 0.941                                  \dis2/n20_adj_686
LUT4        ---     0.493              B to Z              \dis2/i10_4_lut
Route         1   e 0.941                                  \dis2/n22
LUT4        ---     0.493              B to Z              \dis2/i11_4_lut_adj_120
Route         3   e 1.258                                  \dis2/n9754
LUT4        ---     0.493              A to Z              \dis2/i2_4_lut_adj_118
Route         1   e 0.941                                  \dis2/n6
LUT4        ---     0.493              C to Z              \dis2/i603_4_lut
Route        41   e 2.054                                  \dis2/clk_266_1_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.

Warning: 10.644 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk16 [get_nets ps1_ck]
            147 items scored, 94 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps1/rnd_del_i1  (from ps1_ck +)
   Destination:    FD1P3AX    D              \ps1/rnd_del_i4  (to ps1_ck -)

   Delay:                   8.358ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      8.358ns data_path \ps1/rnd_del_i1 to \ps1/rnd_del_i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \ps1/rnd_del_i1 to \ps1/rnd_del_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps1/rnd_del_i1 (from ps1_ck)
Route         5   e 1.462                                  \ps1/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps1/i1_2_lut
Route         1   e 0.941                                  \ps1/n6
LUT4        ---     0.493              D to Z              \ps1/i4_4_lut
Route         3   e 1.258                                  \ps1/n9
LUT4        ---     0.493              A to Z              \ps1/i5948_2_lut_rep_193
Route         4   e 1.340                                  \ps1/n21320
LUT4        ---     0.493              C to Z              \ps1/rnd_del_4__I_0_i5_4_lut
Route         1   e 0.941                                  \ps1/rnd_del_4__N_419[4]
                  --------
                    8.358  (28.9% logic, 71.1% route), 5 logic levels.


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps1/rnd_del_i1  (from ps1_ck +)
   Destination:    FD1P3AX    D              \ps1/rnd_del_i3  (to ps1_ck -)

   Delay:                   8.358ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      8.358ns data_path \ps1/rnd_del_i1 to \ps1/rnd_del_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \ps1/rnd_del_i1 to \ps1/rnd_del_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps1/rnd_del_i1 (from ps1_ck)
Route         5   e 1.462                                  \ps1/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps1/i1_2_lut
Route         1   e 0.941                                  \ps1/n6
LUT4        ---     0.493              D to Z              \ps1/i4_4_lut
Route         3   e 1.258                                  \ps1/n9
LUT4        ---     0.493              A to Z              \ps1/i5948_2_lut_rep_193
Route         4   e 1.340                                  \ps1/n21320
LUT4        ---     0.493              C to Z              \ps1/rnd_del_4__I_0_i4_4_lut
Route         1   e 0.941                                  \ps1/rnd_del_4__N_419[3]
                  --------
                    8.358  (28.9% logic, 71.1% route), 5 logic levels.


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps1/rnd_del_i1  (from ps1_ck +)
   Destination:    FD1P3AX    D              \ps1/rnd_del_i2  (to ps1_ck -)

   Delay:                   8.358ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      8.358ns data_path \ps1/rnd_del_i1 to \ps1/rnd_del_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \ps1/rnd_del_i1 to \ps1/rnd_del_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps1/rnd_del_i1 (from ps1_ck)
Route         5   e 1.462                                  \ps1/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps1/i1_2_lut
Route         1   e 0.941                                  \ps1/n6
LUT4        ---     0.493              D to Z              \ps1/i4_4_lut
Route         3   e 1.258                                  \ps1/n9
LUT4        ---     0.493              A to Z              \ps1/i5948_2_lut_rep_193
Route         4   e 1.340                                  \ps1/n21320
LUT4        ---     0.493              C to Z              \ps1/rnd_del_4__I_0_i3_4_lut
Route         1   e 0.941                                  \ps1/rnd_del_4__N_419[2]
                  --------
                    8.358  (28.9% logic, 71.1% route), 5 logic levels.

Warning: 8.518 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk15 [get_nets clk_in_p_adj_706]
            1389 items scored, 1237 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.886ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l2/data_size_i4  (from clk_in_p_adj_706 +)
   Destination:    FD1P3AX    SP             \usb_l2/state_2455__i0  (to clk_in_p_adj_706 +)

   Delay:                  10.601ns  (27.4% logic, 72.6% route), 6 logic levels.

 Constraint Details:

     10.601ns data_path \usb_l2/data_size_i4 to \usb_l2/state_2455__i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.886ns

 Path Details: \usb_l2/data_size_i4 to \usb_l2/state_2455__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l2/data_size_i4 (from clk_in_p_adj_706)
Route         2   e 1.198                                  \usb_l2/data_size[4]
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut_adj_87
Route         1   e 0.941                                  \usb_l2/n10
LUT4        ---     0.493              B to Z              \usb_l2/i5_3_lut
Route        11   e 1.632                                  \usb_l2/n18
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut
Route         5   e 1.405                                  n3775
LUT4        ---     0.493              A to Z              \usb_l2/i21_3_lut_rep_166
Route         3   e 1.258                                  \usb_l2/n21293
LUT4        ---     0.493              C to Z              \usb_l2/i15602_4_lut
Route         3   e 1.258                                  \usb_l2/clk_in_p_enable_25
                  --------
                   10.601  (27.4% logic, 72.6% route), 6 logic levels.


Error:  The following path violates requirements by 5.886ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l2/data_size_i4  (from clk_in_p_adj_706 +)
   Destination:    FD1P3AX    SP             \usb_l2/state_2455__i2  (to clk_in_p_adj_706 +)

   Delay:                  10.601ns  (27.4% logic, 72.6% route), 6 logic levels.

 Constraint Details:

     10.601ns data_path \usb_l2/data_size_i4 to \usb_l2/state_2455__i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.886ns

 Path Details: \usb_l2/data_size_i4 to \usb_l2/state_2455__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l2/data_size_i4 (from clk_in_p_adj_706)
Route         2   e 1.198                                  \usb_l2/data_size[4]
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut_adj_87
Route         1   e 0.941                                  \usb_l2/n10
LUT4        ---     0.493              B to Z              \usb_l2/i5_3_lut
Route        11   e 1.632                                  \usb_l2/n18
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut
Route         5   e 1.405                                  n3775
LUT4        ---     0.493              A to Z              \usb_l2/i21_3_lut_rep_166
Route         3   e 1.258                                  \usb_l2/n21293
LUT4        ---     0.493              C to Z              \usb_l2/i15602_4_lut
Route         3   e 1.258                                  \usb_l2/clk_in_p_enable_25
                  --------
                   10.601  (27.4% logic, 72.6% route), 6 logic levels.


Error:  The following path violates requirements by 5.886ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l2/data_size_i4  (from clk_in_p_adj_706 +)
   Destination:    FD1P3AX    SP             \usb_l2/state_2455__i1  (to clk_in_p_adj_706 +)

   Delay:                  10.601ns  (27.4% logic, 72.6% route), 6 logic levels.

 Constraint Details:

     10.601ns data_path \usb_l2/data_size_i4 to \usb_l2/state_2455__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.886ns

 Path Details: \usb_l2/data_size_i4 to \usb_l2/state_2455__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l2/data_size_i4 (from clk_in_p_adj_706)
Route         2   e 1.198                                  \usb_l2/data_size[4]
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut_adj_87
Route         1   e 0.941                                  \usb_l2/n10
LUT4        ---     0.493              B to Z              \usb_l2/i5_3_lut
Route        11   e 1.632                                  \usb_l2/n18
LUT4        ---     0.493              A to Z              \usb_l2/i4_4_lut
Route         5   e 1.405                                  n3775
LUT4        ---     0.493              A to Z              \usb_l2/i21_3_lut_rep_166
Route         3   e 1.258                                  \usb_l2/n21293
LUT4        ---     0.493              C to Z              \usb_l2/i15602_4_lut
Route         3   e 1.258                                  \usb_l2/clk_in_p_enable_25
                  --------
                   10.601  (27.4% logic, 72.6% route), 6 logic levels.

Warning: 10.886 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk14 [get_nets clk_in_p_adj_713]
            1328 items scored, 1158 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.821ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l4/data_size_i10  (from clk_in_p_adj_713 +)
   Destination:    FD1P3AX    SP             \usb_l4/state_2461__i0  (to clk_in_p_adj_713 +)

   Delay:                  10.536ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.536ns data_path \usb_l4/data_size_i10 to \usb_l4/state_2461__i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.821ns

 Path Details: \usb_l4/data_size_i10 to \usb_l4/state_2461__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l4/data_size_i10 (from clk_in_p_adj_713)
Route         2   e 1.198                                  \usb_l4/data_size[10]
LUT4        ---     0.493              D to Z              \usb_l4/i4_4_lut_adj_136
Route         1   e 0.941                                  \usb_l4/n10_adj_695
LUT4        ---     0.493              B to Z              \usb_l4/i5_3_lut
Route        11   e 1.632                                  \usb_l4/n18
LUT4        ---     0.493              A to Z              \usb_l4/i4_4_lut
Route         6   e 1.457                                  n3813
LUT4        ---     0.493              A to Z              \usb_l4/i39_3_lut
Route         2   e 1.141                                  \usb_l4/n7720
LUT4        ---     0.493              C to Z              \usb_l4/i15791_4_lut
Route         3   e 1.258                                  \usb_l4/clk_in_p_enable_27
                  --------
                   10.536  (27.6% logic, 72.4% route), 6 logic levels.


Error:  The following path violates requirements by 5.821ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l4/data_size_i10  (from clk_in_p_adj_713 +)
   Destination:    FD1P3AX    SP             \usb_l4/state_2461__i2  (to clk_in_p_adj_713 +)

   Delay:                  10.536ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.536ns data_path \usb_l4/data_size_i10 to \usb_l4/state_2461__i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.821ns

 Path Details: \usb_l4/data_size_i10 to \usb_l4/state_2461__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l4/data_size_i10 (from clk_in_p_adj_713)
Route         2   e 1.198                                  \usb_l4/data_size[10]
LUT4        ---     0.493              D to Z              \usb_l4/i4_4_lut_adj_136
Route         1   e 0.941                                  \usb_l4/n10_adj_695
LUT4        ---     0.493              B to Z              \usb_l4/i5_3_lut
Route        11   e 1.632                                  \usb_l4/n18
LUT4        ---     0.493              A to Z              \usb_l4/i4_4_lut
Route         6   e 1.457                                  n3813
LUT4        ---     0.493              A to Z              \usb_l4/i39_3_lut
Route         2   e 1.141                                  \usb_l4/n7720
LUT4        ---     0.493              C to Z              \usb_l4/i15791_4_lut
Route         3   e 1.258                                  \usb_l4/clk_in_p_enable_27
                  --------
                   10.536  (27.6% logic, 72.4% route), 6 logic levels.


Error:  The following path violates requirements by 5.821ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l4/data_size_i10  (from clk_in_p_adj_713 +)
   Destination:    FD1P3AX    SP             \usb_l4/state_2461__i1  (to clk_in_p_adj_713 +)

   Delay:                  10.536ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.536ns data_path \usb_l4/data_size_i10 to \usb_l4/state_2461__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.821ns

 Path Details: \usb_l4/data_size_i10 to \usb_l4/state_2461__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l4/data_size_i10 (from clk_in_p_adj_713)
Route         2   e 1.198                                  \usb_l4/data_size[10]
LUT4        ---     0.493              D to Z              \usb_l4/i4_4_lut_adj_136
Route         1   e 0.941                                  \usb_l4/n10_adj_695
LUT4        ---     0.493              B to Z              \usb_l4/i5_3_lut
Route        11   e 1.632                                  \usb_l4/n18
LUT4        ---     0.493              A to Z              \usb_l4/i4_4_lut
Route         6   e 1.457                                  n3813
LUT4        ---     0.493              A to Z              \usb_l4/i39_3_lut
Route         2   e 1.141                                  \usb_l4/n7720
LUT4        ---     0.493              C to Z              \usb_l4/i15791_4_lut
Route         3   e 1.258                                  \usb_l4/clk_in_p_enable_27
                  --------
                   10.536  (27.6% logic, 72.4% route), 6 logic levels.

Warning: 10.821 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk13 [get_nets clk_in_p_adj_705]
            1375 items scored, 1199 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.379ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l1/data_size_i9  (from clk_in_p_adj_705 +)
   Destination:    FD1P3AX    D              \usb_l1/state_2452__i2  (to clk_in_p_adj_705 +)

   Delay:                  10.219ns  (28.5% logic, 71.5% route), 6 logic levels.

 Constraint Details:

     10.219ns data_path \usb_l1/data_size_i9 to \usb_l1/state_2452__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.379ns

 Path Details: \usb_l1/data_size_i9 to \usb_l1/state_2452__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l1/data_size_i9 (from clk_in_p_adj_705)
Route         2   e 1.198                                  \usb_l1/data_size[9]
LUT4        ---     0.493              A to Z              \usb_l1/i3_4_lut
Route        11   e 1.632                                  \usb_l1/n16
LUT4        ---     0.493              C to Z              \usb_l1/i3_4_lut_adj_75
Route         6   e 1.457                                  \usb_l1/debug1_1__N_234
LUT4        ---     0.493              D to Z              \usb_l1/i12478_3_lut_4_lut
Route         1   e 0.941                                  \usb_l1/n14872
LUT4        ---     0.493              D to Z              \usb_l1/i15708_4_lut
Route         2   e 1.141                                  \usb_l1/n18863
LUT4        ---     0.493              B to Z              \usb_l1/i9794_4_lut
Route         1   e 0.941                                  \usb_l1/n23
                  --------
                   10.219  (28.5% logic, 71.5% route), 6 logic levels.


Error:  The following path violates requirements by 5.379ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l1/data_size_i7  (from clk_in_p_adj_705 +)
   Destination:    FD1P3AX    D              \usb_l1/state_2452__i2  (to clk_in_p_adj_705 +)

   Delay:                  10.219ns  (28.5% logic, 71.5% route), 6 logic levels.

 Constraint Details:

     10.219ns data_path \usb_l1/data_size_i7 to \usb_l1/state_2452__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.379ns

 Path Details: \usb_l1/data_size_i7 to \usb_l1/state_2452__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l1/data_size_i7 (from clk_in_p_adj_705)
Route         2   e 1.198                                  \usb_l1/data_size[7]
LUT4        ---     0.493              B to Z              \usb_l1/i3_4_lut_adj_71
Route        11   e 1.632                                  \usb_l1/n17
LUT4        ---     0.493              D to Z              \usb_l1/i3_4_lut_adj_75
Route         6   e 1.457                                  \usb_l1/debug1_1__N_234
LUT4        ---     0.493              D to Z              \usb_l1/i12478_3_lut_4_lut
Route         1   e 0.941                                  \usb_l1/n14872
LUT4        ---     0.493              D to Z              \usb_l1/i15708_4_lut
Route         2   e 1.141                                  \usb_l1/n18863
LUT4        ---     0.493              B to Z              \usb_l1/i9794_4_lut
Route         1   e 0.941                                  \usb_l1/n23
                  --------
                   10.219  (28.5% logic, 71.5% route), 6 logic levels.


Error:  The following path violates requirements by 5.379ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l1/data_size_i6  (from clk_in_p_adj_705 +)
   Destination:    FD1P3AX    D              \usb_l1/state_2452__i2  (to clk_in_p_adj_705 +)

   Delay:                  10.219ns  (28.5% logic, 71.5% route), 6 logic levels.

 Constraint Details:

     10.219ns data_path \usb_l1/data_size_i6 to \usb_l1/state_2452__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.379ns

 Path Details: \usb_l1/data_size_i6 to \usb_l1/state_2452__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l1/data_size_i6 (from clk_in_p_adj_705)
Route         2   e 1.198                                  \usb_l1/data_size[6]
LUT4        ---     0.493              C to Z              \usb_l1/i3_4_lut_adj_71
Route        11   e 1.632                                  \usb_l1/n17
LUT4        ---     0.493              D to Z              \usb_l1/i3_4_lut_adj_75
Route         6   e 1.457                                  \usb_l1/debug1_1__N_234
LUT4        ---     0.493              D to Z              \usb_l1/i12478_3_lut_4_lut
Route         1   e 0.941                                  \usb_l1/n14872
LUT4        ---     0.493              D to Z              \usb_l1/i15708_4_lut
Route         2   e 1.141                                  \usb_l1/n18863
LUT4        ---     0.493              B to Z              \usb_l1/i9794_4_lut
Route         1   e 0.941                                  \usb_l1/n23
                  --------
                   10.219  (28.5% logic, 71.5% route), 6 logic levels.

Warning: 10.379 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk12 [get_nets clk_266_0]
            1827 items scored, 1502 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis1/pix_cnt_2470__i7  (from clk_266_0 +)
   Destination:    FD1P3IX    SP             \dis1/line_cnt__i18  (to clk_266_0 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis1/pix_cnt_2470__i7 to \dis1/line_cnt__i18 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis1/pix_cnt_2470__i7 to \dis1/line_cnt__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis1/pix_cnt_2470__i7 (from clk_266_0)
Route         3   e 1.315                                  \dis1/pix_cnt[7]
LUT4        ---     0.493              A to Z              \dis1/i8_4_lut
Route         1   e 0.941                                  \dis1/n20_adj_679
LUT4        ---     0.493              B to Z              \dis1/i10_4_lut
Route         1   e 0.941                                  \dis1/n22
LUT4        ---     0.493              B to Z              \dis1/i11_4_lut_adj_111
Route         3   e 1.258                                  \dis1/n9742
LUT4        ---     0.493              A to Z              \dis1/i2_4_lut_adj_109
Route         1   e 0.941                                  \dis1/n6
LUT4        ---     0.493              C to Z              \dis1/i599_4_lut
Route        41   e 2.054                                  \dis1/clk_266_0_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis1/pix_cnt_2470__i7  (from clk_266_0 +)
   Destination:    FD1P3IX    SP             \dis1/line_cnt__i17  (to clk_266_0 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis1/pix_cnt_2470__i7 to \dis1/line_cnt__i17 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis1/pix_cnt_2470__i7 to \dis1/line_cnt__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis1/pix_cnt_2470__i7 (from clk_266_0)
Route         3   e 1.315                                  \dis1/pix_cnt[7]
LUT4        ---     0.493              A to Z              \dis1/i8_4_lut
Route         1   e 0.941                                  \dis1/n20_adj_679
LUT4        ---     0.493              B to Z              \dis1/i10_4_lut
Route         1   e 0.941                                  \dis1/n22
LUT4        ---     0.493              B to Z              \dis1/i11_4_lut_adj_111
Route         3   e 1.258                                  \dis1/n9742
LUT4        ---     0.493              A to Z              \dis1/i2_4_lut_adj_109
Route         1   e 0.941                                  \dis1/n6
LUT4        ---     0.493              C to Z              \dis1/i599_4_lut
Route        41   e 2.054                                  \dis1/clk_266_0_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.


Error:  The following path violates requirements by 5.644ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \dis1/pix_cnt_2470__i7  (from clk_266_0 +)
   Destination:    FD1P3IX    SP             \dis1/line_cnt__i16  (to clk_266_0 +)

   Delay:                  10.359ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.359ns data_path \dis1/pix_cnt_2470__i7 to \dis1/line_cnt__i16 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.644ns

 Path Details: \dis1/pix_cnt_2470__i7 to \dis1/line_cnt__i16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dis1/pix_cnt_2470__i7 (from clk_266_0)
Route         3   e 1.315                                  \dis1/pix_cnt[7]
LUT4        ---     0.493              A to Z              \dis1/i8_4_lut
Route         1   e 0.941                                  \dis1/n20_adj_679
LUT4        ---     0.493              B to Z              \dis1/i10_4_lut
Route         1   e 0.941                                  \dis1/n22
LUT4        ---     0.493              B to Z              \dis1/i11_4_lut_adj_111
Route         3   e 1.258                                  \dis1/n9742
LUT4        ---     0.493              A to Z              \dis1/i2_4_lut_adj_109
Route         1   e 0.941                                  \dis1/n6
LUT4        ---     0.493              C to Z              \dis1/i599_4_lut
Route        41   e 2.054                                  \dis1/clk_266_0_keep_enable_21
                  --------
                   10.359  (28.1% logic, 71.9% route), 6 logic levels.

Warning: 10.644 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk11 [get_nets usb_clo[2][2]]
            448 items scored, 235 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             ps4_div_2449__i7  (from usb_clo[2][2] +)
   Destination:    FD1P3AX    D              ps4_ck_169  (to usb_clo[2][2] +)

   Delay:                   7.578ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.578ns data_path ps4_div_2449__i7 to ps4_ck_169 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.738ns

 Path Details: ps4_div_2449__i7 to ps4_ck_169

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ps4_div_2449__i7 (from usb_clo[2][2])
Route         2   e 1.198                                  ps4_div[7]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_150
Route         1   e 0.941                                  n6_adj_736
LUT4        ---     0.493              D to Z              i4_4_lut_adj_149
Route         2   e 1.141                                  n20037
LUT4        ---     0.493              B to Z              i2_2_lut
Route         1   e 0.941                                  n6_adj_738
LUT4        ---     0.493              C to Z              i1_4_lut
Route         1   e 0.941                                  ps4_ck_N_224
                  --------
                    7.578  (31.9% logic, 68.1% route), 5 logic levels.


Error:  The following path violates requirements by 2.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             ps4_div_2449__i6  (from usb_clo[2][2] +)
   Destination:    FD1P3AX    D              ps4_ck_169  (to usb_clo[2][2] +)

   Delay:                   7.578ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.578ns data_path ps4_div_2449__i6 to ps4_ck_169 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.738ns

 Path Details: ps4_div_2449__i6 to ps4_ck_169

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ps4_div_2449__i6 (from usb_clo[2][2])
Route         2   e 1.198                                  ps4_div[6]
LUT4        ---     0.493              A to Z              i1_2_lut_adj_150
Route         1   e 0.941                                  n6_adj_736
LUT4        ---     0.493              D to Z              i4_4_lut_adj_149
Route         2   e 1.141                                  n20037
LUT4        ---     0.493              B to Z              i2_2_lut
Route         1   e 0.941                                  n6_adj_738
LUT4        ---     0.493              C to Z              i1_4_lut
Route         1   e 0.941                                  ps4_ck_N_224
                  --------
                    7.578  (31.9% logic, 68.1% route), 5 logic levels.


Error:  The following path violates requirements by 2.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             ps2_div_2447__i7  (from usb_clo[2][2] +)
   Destination:    FD1P3AX    D              ps2_ck_167  (to usb_clo[2][2] +)

   Delay:                   7.578ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.578ns data_path ps2_div_2447__i7 to ps2_ck_167 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.738ns

 Path Details: ps2_div_2447__i7 to ps2_ck_167

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ps2_div_2447__i7 (from usb_clo[2][2])
Route         2   e 1.198                                  ps2_div[7]
LUT4        ---     0.493              B to Z              i1_2_lut
Route         1   e 0.941                                  n6_adj_730
LUT4        ---     0.493              D to Z              i4_4_lut
Route         2   e 1.141                                  n20029
LUT4        ---     0.493              B to Z              i2_2_lut_adj_143
Route         1   e 0.941                                  n6_adj_733
LUT4        ---     0.493              C to Z              i1_4_lut_adj_142
Route         1   e 0.941                                  ps2_ck_N_218
                  --------
                    7.578  (31.9% logic, 68.1% route), 5 logic levels.

Warning: 7.738 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk10 [get_nets clk60_cnt[1]]
            53 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             usb_ccnt[3]_i10  (from clk60_cnt[1] +)
   Destination:    FD1S3IX    CD             usb_ccnt[3]_i10  (to clk60_cnt[1] +)

   Delay:                   3.657ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      3.657ns data_path usb_ccnt[3]_i10 to usb_ccnt[3]_i10 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.183ns

 Path Details: usb_ccnt[3]_i10 to usb_ccnt[3]_i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_ccnt[3]_i10 (from clk60_cnt[1])
Route         5   e 1.462                                  usb_ccnt[0][0]
LUT4        ---     0.493              C to Z              i2116_2_lut_4_lut
Route         3   e 1.258                                  n6056
                  --------
                    3.657  (25.6% logic, 74.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             usb_ccnt[3]_i10  (from clk60_cnt[1] +)
   Destination:    FD1S3IX    CD             usb_ccnt[3]_i11  (to clk60_cnt[1] +)

   Delay:                   3.657ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      3.657ns data_path usb_ccnt[3]_i10 to usb_ccnt[3]_i11 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.183ns

 Path Details: usb_ccnt[3]_i10 to usb_ccnt[3]_i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_ccnt[3]_i10 (from clk60_cnt[1])
Route         5   e 1.462                                  usb_ccnt[0][0]
LUT4        ---     0.493              C to Z              i2116_2_lut_4_lut
Route         3   e 1.258                                  n6056
                  --------
                    3.657  (25.6% logic, 74.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.183ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             usb_ccnt[3]_i10  (from clk60_cnt[1] +)
   Destination:    FD1S3IX    CD             usb_ccnt[3]_i12  (to clk60_cnt[1] +)

   Delay:                   3.657ns  (25.6% logic, 74.4% route), 2 logic levels.

 Constraint Details:

      3.657ns data_path usb_ccnt[3]_i10 to usb_ccnt[3]_i12 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.183ns

 Path Details: usb_ccnt[3]_i10 to usb_ccnt[3]_i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_ccnt[3]_i10 (from clk60_cnt[1])
Route         5   e 1.462                                  usb_ccnt[0][0]
LUT4        ---     0.493              C to Z              i2116_2_lut_4_lut
Route         3   e 1.258                                  n6056
                  --------
                    3.657  (25.6% logic, 74.4% route), 2 logic levels.

Report: 3.817 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk9 [get_nets clk_240_2]
            1350 items scored, 1183 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.722ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_f2/wait_cnt_2468__i2  (from clk_240_2 +)
   Destination:    FD1P3AX    D              \usb_f2/wait_cnt_2468__i4  (to clk_240_2 +)

   Delay:                  11.562ns  (29.4% logic, 70.6% route), 7 logic levels.

 Constraint Details:

     11.562ns data_path \usb_f2/wait_cnt_2468__i2 to \usb_f2/wait_cnt_2468__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.722ns

 Path Details: \usb_f2/wait_cnt_2468__i2 to \usb_f2/wait_cnt_2468__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f2/wait_cnt_2468__i2 (from clk_240_2)
Route         3   e 1.315                                  \usb_f2/wait_cnt[2]
LUT4        ---     0.493              A to Z              \usb_f2/i1_2_lut_adj_106
Route         2   e 1.141                                  \usb_f2/n6
LUT4        ---     0.493              D to Z              \usb_f2/i4_4_lut_rep_213
Route         8   e 1.540                                  \usb_f2/n21340
LUT4        ---     0.493              A to Z              \usb_f2/i13487_3_lut_4_lut
Route         2   e 1.141                                  \usb_f2/n4_adj_668
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_adj_103
Route         2   e 1.141                                  \usb_f2/n6_adj_671
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_adj_102
Route         1   e 0.941                                  \usb_f2/n19245
LUT4        ---     0.493              B to Z              \usb_f2/i13506_4_lut
Route         1   e 0.941                                  \usb_f2/n26
                  --------
                   11.562  (29.4% logic, 70.6% route), 7 logic levels.


Error:  The following path violates requirements by 6.722ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_f2/wait_cnt_2468__i3  (from clk_240_2 +)
   Destination:    FD1P3AX    D              \usb_f2/wait_cnt_2468__i4  (to clk_240_2 +)

   Delay:                  11.562ns  (29.4% logic, 70.6% route), 7 logic levels.

 Constraint Details:

     11.562ns data_path \usb_f2/wait_cnt_2468__i3 to \usb_f2/wait_cnt_2468__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.722ns

 Path Details: \usb_f2/wait_cnt_2468__i3 to \usb_f2/wait_cnt_2468__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f2/wait_cnt_2468__i3 (from clk_240_2)
Route         3   e 1.315                                  \usb_f2/wait_cnt[3]
LUT4        ---     0.493              B to Z              \usb_f2/i1_2_lut_adj_106
Route         2   e 1.141                                  \usb_f2/n6
LUT4        ---     0.493              D to Z              \usb_f2/i4_4_lut_rep_213
Route         8   e 1.540                                  \usb_f2/n21340
LUT4        ---     0.493              A to Z              \usb_f2/i13487_3_lut_4_lut
Route         2   e 1.141                                  \usb_f2/n4_adj_668
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_adj_103
Route         2   e 1.141                                  \usb_f2/n6_adj_671
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_adj_102
Route         1   e 0.941                                  \usb_f2/n19245
LUT4        ---     0.493              B to Z              \usb_f2/i13506_4_lut
Route         1   e 0.941                                  \usb_f2/n26
                  --------
                   11.562  (29.4% logic, 70.6% route), 7 logic levels.


Error:  The following path violates requirements by 5.853ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_f2/state_2467__i0  (from clk_240_2 +)
   Destination:    FD1P3AX    D              \usb_f2/wait_cnt_2468__i4  (to clk_240_2 +)

   Delay:                  10.693ns  (27.2% logic, 72.8% route), 6 logic levels.

 Constraint Details:

     10.693ns data_path \usb_f2/state_2467__i0 to \usb_f2/wait_cnt_2468__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.853ns

 Path Details: \usb_f2/state_2467__i0 to \usb_f2/wait_cnt_2468__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f2/state_2467__i0 (from clk_240_2)
Route        46   e 2.118                                  state[0]_adj_724
LUT4        ---     0.493              C to Z              \usb_f2/i1_2_lut_3_lut
Route         7   e 1.502                                  \usb_f2/n5
LUT4        ---     0.493              D to Z              \usb_f2/i13487_3_lut_4_lut
Route         2   e 1.141                                  \usb_f2/n4_adj_668
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_adj_103
Route         2   e 1.141                                  \usb_f2/n6_adj_671
LUT4        ---     0.493              B to Z              \usb_f2/i1_4_lut_adj_102
Route         1   e 0.941                                  \usb_f2/n19245
LUT4        ---     0.493              B to Z              \usb_f2/i13506_4_lut
Route         1   e 0.941                                  \usb_f2/n26
                  --------
                   10.693  (27.2% logic, 72.8% route), 6 logic levels.

Warning: 11.722 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk8 [get_nets osc_out]
            7 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.695ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             osc_cnt_2444_2590__i1  (from osc_out +)
   Destination:    FD1S3AX    D              osc_cnt_2444_2590__i2  (to osc_out +)

   Delay:                   4.145ns  (45.1% logic, 54.9% route), 3 logic levels.

 Constraint Details:

      4.145ns data_path osc_cnt_2444_2590__i1 to osc_cnt_2444_2590__i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.695ns

 Path Details: osc_cnt_2444_2590__i1 to osc_cnt_2444_2590__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              osc_cnt_2444_2590__i1 (from osc_out)
Route         3   e 1.315                                  osc_cnt[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           osc_cnt_2444_2590_add_4_1
Route         1   e 0.020                                  n18454
FCI_TO_F    ---     0.598            CIN to S[2]           osc_cnt_2444_2590_add_4_3
Route         1   e 0.941                                  n19
                  --------
                    4.145  (45.1% logic, 54.9% route), 3 logic levels.


Passed:  The following path meets requirements by 0.695ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             osc_cnt_2444_2590__i1  (from osc_out +)
   Destination:    FD1S3AX    D              osc_cnt_2444_2590__i3  (to osc_out +)

   Delay:                   4.145ns  (45.1% logic, 54.9% route), 3 logic levels.

 Constraint Details:

      4.145ns data_path osc_cnt_2444_2590__i1 to osc_cnt_2444_2590__i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.695ns

 Path Details: osc_cnt_2444_2590__i1 to osc_cnt_2444_2590__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              osc_cnt_2444_2590__i1 (from osc_out)
Route         3   e 1.315                                  osc_cnt[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           osc_cnt_2444_2590_add_4_1
Route         1   e 0.020                                  n18454
FCI_TO_F    ---     0.598            CIN to S[2]           osc_cnt_2444_2590_add_4_3
Route         1   e 0.941                                  n18
                  --------
                    4.145  (45.1% logic, 54.9% route), 3 logic levels.


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             osc_cnt_2444_2590__i1  (from osc_out +)
   Destination:    FD1S3AX    D              osc_cnt_2444_2590__i1  (to osc_out +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path osc_cnt_2444_2590__i1 to osc_cnt_2444_2590__i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: osc_cnt_2444_2590__i1 to osc_cnt_2444_2590__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              osc_cnt_2444_2590__i1 (from osc_out)
Route         3   e 1.315                                  osc_cnt[0]
A1_TO_F     ---     0.493           A[2] to S[2]           osc_cnt_2444_2590_add_4_1
Route         1   e 0.941                                  n20
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.

Report: 4.305 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk7 [get_nets clk_400]
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.458ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pll1_cnt400_2441_2597__i1  (from clk_400 +)
   Destination:    FD1S3AX    D              pll1_cnt400_2441_2597__i6  (to clk_400 +)

   Delay:                   4.382ns  (49.8% logic, 50.2% route), 5 logic levels.

 Constraint Details:

      4.382ns data_path pll1_cnt400_2441_2597__i1 to pll1_cnt400_2441_2597__i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.458ns

 Path Details: pll1_cnt400_2441_2597__i1 to pll1_cnt400_2441_2597__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pll1_cnt400_2441_2597__i1 (from clk_400)
Route         2   e 1.198                                  pll1_cnt400[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           pll1_cnt400_2441_2597_add_4_1
Route         1   e 0.020                                  n18451
FCI_TO_FCO  ---     0.157            CIN to COUT           pll1_cnt400_2441_2597_add_4_3
Route         1   e 0.020                                  n18452
FCI_TO_FCO  ---     0.157            CIN to COUT           pll1_cnt400_2441_2597_add_4_5
Route         1   e 0.020                                  n18453
FCI_TO_F    ---     0.598            CIN to S[2]           pll1_cnt400_2441_2597_add_4_7
Route         1   e 0.941                                  n30_adj_769
                  --------
                    4.382  (49.8% logic, 50.2% route), 5 logic levels.


Passed:  The following path meets requirements by 0.635ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pll1_cnt400_2441_2597__i3  (from clk_400 +)
   Destination:    FD1S3AX    D              pll1_cnt400_2441_2597__i6  (to clk_400 +)

   Delay:                   4.205ns  (48.2% logic, 51.8% route), 4 logic levels.

 Constraint Details:

      4.205ns data_path pll1_cnt400_2441_2597__i3 to pll1_cnt400_2441_2597__i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.635ns

 Path Details: pll1_cnt400_2441_2597__i3 to pll1_cnt400_2441_2597__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pll1_cnt400_2441_2597__i3 (from clk_400)
Route         2   e 1.198                                  pll1_cnt400[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           pll1_cnt400_2441_2597_add_4_3
Route         1   e 0.020                                  n18452
FCI_TO_FCO  ---     0.157            CIN to COUT           pll1_cnt400_2441_2597_add_4_5
Route         1   e 0.020                                  n18453
FCI_TO_F    ---     0.598            CIN to S[2]           pll1_cnt400_2441_2597_add_4_7
Route         1   e 0.941                                  n30_adj_769
                  --------
                    4.205  (48.2% logic, 51.8% route), 4 logic levels.


Passed:  The following path meets requirements by 0.635ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pll1_cnt400_2441_2597__i1  (from clk_400 +)
   Destination:    FD1S3AX    D              pll1_cnt400_2441_2597__i4  (to clk_400 +)

   Delay:                   4.205ns  (48.2% logic, 51.8% route), 4 logic levels.

 Constraint Details:

      4.205ns data_path pll1_cnt400_2441_2597__i1 to pll1_cnt400_2441_2597__i4 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.635ns

 Path Details: pll1_cnt400_2441_2597__i1 to pll1_cnt400_2441_2597__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pll1_cnt400_2441_2597__i1 (from clk_400)
Route         2   e 1.198                                  pll1_cnt400[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           pll1_cnt400_2441_2597_add_4_1
Route         1   e 0.020                                  n18451
FCI_TO_FCO  ---     0.157            CIN to COUT           pll1_cnt400_2441_2597_add_4_3
Route         1   e 0.020                                  n18452
FCI_TO_F    ---     0.598            CIN to S[2]           pll1_cnt400_2441_2597_add_4_5
Route         1   e 0.941                                  n32_adj_771
                  --------
                    4.205  (48.2% logic, 51.8% route), 4 logic levels.

Report: 4.542 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk6 [get_nets debug2_c_0]
            1302 items scored, 1115 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.821ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l3/data_size_i4  (from debug2_c_0 +)
   Destination:    FD1P3AX    SP             \usb_l3/state_2458__i0  (to debug2_c_0 +)

   Delay:                  10.536ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.536ns data_path \usb_l3/data_size_i4 to \usb_l3/state_2458__i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.821ns

 Path Details: \usb_l3/data_size_i4 to \usb_l3/state_2458__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l3/data_size_i4 (from debug2_c_0)
Route         2   e 1.198                                  \usb_l3/data_size[4]
LUT4        ---     0.493              A to Z              \usb_l3/i4_4_lut_adj_45
Route         1   e 0.941                                  \usb_l3/n10
LUT4        ---     0.493              B to Z              \usb_l3/i5_3_lut
Route        11   e 1.632                                  \usb_l3/n18
LUT4        ---     0.493              A to Z              \usb_l3/i4_4_lut
Route         4   e 1.340                                  n3789
LUT4        ---     0.493              A to Z              \usb_l3/i10971_3_lut
Route         3   e 1.258                                  \usb_l3/n3
LUT4        ---     0.493              C to Z              \usb_l3/i15643_4_lut
Route         3   e 1.258                                  \usb_l3/debug2_c_0_enable_29
                  --------
                   10.536  (27.6% logic, 72.4% route), 6 logic levels.


Error:  The following path violates requirements by 5.821ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l3/data_size_i4  (from debug2_c_0 +)
   Destination:    FD1P3AX    SP             \usb_l3/state_2458__i1  (to debug2_c_0 +)

   Delay:                  10.536ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.536ns data_path \usb_l3/data_size_i4 to \usb_l3/state_2458__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.821ns

 Path Details: \usb_l3/data_size_i4 to \usb_l3/state_2458__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l3/data_size_i4 (from debug2_c_0)
Route         2   e 1.198                                  \usb_l3/data_size[4]
LUT4        ---     0.493              A to Z              \usb_l3/i4_4_lut_adj_45
Route         1   e 0.941                                  \usb_l3/n10
LUT4        ---     0.493              B to Z              \usb_l3/i5_3_lut
Route        11   e 1.632                                  \usb_l3/n18
LUT4        ---     0.493              A to Z              \usb_l3/i4_4_lut
Route         4   e 1.340                                  n3789
LUT4        ---     0.493              A to Z              \usb_l3/i10971_3_lut
Route         3   e 1.258                                  \usb_l3/n3
LUT4        ---     0.493              C to Z              \usb_l3/i15643_4_lut
Route         3   e 1.258                                  \usb_l3/debug2_c_0_enable_29
                  --------
                   10.536  (27.6% logic, 72.4% route), 6 logic levels.


Error:  The following path violates requirements by 5.821ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_l3/data_size_i4  (from debug2_c_0 +)
   Destination:    FD1P3AX    SP             \usb_l3/state_2458__i2  (to debug2_c_0 +)

   Delay:                  10.536ns  (27.6% logic, 72.4% route), 6 logic levels.

 Constraint Details:

     10.536ns data_path \usb_l3/data_size_i4 to \usb_l3/state_2458__i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 5.821ns

 Path Details: \usb_l3/data_size_i4 to \usb_l3/state_2458__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_l3/data_size_i4 (from debug2_c_0)
Route         2   e 1.198                                  \usb_l3/data_size[4]
LUT4        ---     0.493              A to Z              \usb_l3/i4_4_lut_adj_45
Route         1   e 0.941                                  \usb_l3/n10
LUT4        ---     0.493              B to Z              \usb_l3/i5_3_lut
Route        11   e 1.632                                  \usb_l3/n18
LUT4        ---     0.493              A to Z              \usb_l3/i4_4_lut
Route         4   e 1.340                                  n3789
LUT4        ---     0.493              A to Z              \usb_l3/i10971_3_lut
Route         3   e 1.258                                  \usb_l3/n3
LUT4        ---     0.493              C to Z              \usb_l3/i15643_4_lut
Route         3   e 1.258                                  \usb_l3/debug2_c_0_enable_29
                  --------
                   10.536  (27.6% logic, 72.4% route), 6 logic levels.

Warning: 10.821 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets clk_240_0]
            1403 items scored, 1216 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.250ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_f1/st_cnt_i0  (from clk_240_0 +)
   Destination:    FD1P3AX    D              \usb_f1/state_2464__i2  (to clk_240_0 +)

   Delay:                  12.090ns  (28.1% logic, 71.9% route), 7 logic levels.

 Constraint Details:

     12.090ns data_path \usb_f1/st_cnt_i0 to \usb_f1/state_2464__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.250ns

 Path Details: \usb_f1/st_cnt_i0 to \usb_f1/state_2464__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f1/st_cnt_i0 (from clk_240_0)
Route        13   e 1.861                                  st_cnt[0]
LUT4        ---     0.493              B to Z              \usb_f1/i2918_2_lut_rep_298
Route         3   e 1.258                                  \usb_f1/n21425
LUT4        ---     0.493              C to Z              \usb_f1/i1_2_lut_rep_245_4_lut
Route         5   e 1.405                                  \usb_f1/n21372
LUT4        ---     0.493              B to Z              \usb_f1/i10172_4_lut
Route         2   e 1.141                                  n14832
LUT4        ---     0.493              A to Z              i1363_3_lut
Route         2   e 1.141                                  n14894
LUT4        ---     0.493              D to Z              \dis1/i15556_3_lut_4_lut
Route         1   e 0.941                                  n18962
LUT4        ---     0.493              B to Z              \usb_f1/i9801_4_lut
Route         1   e 0.941                                  \usb_f1/n23
                  --------
                   12.090  (28.1% logic, 71.9% route), 7 logic levels.


Error:  The following path violates requirements by 7.250ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \usb_f1/st_cnt_i1  (from clk_240_0 +)
   Destination:    FD1P3AX    D              \usb_f1/state_2464__i2  (to clk_240_0 +)

   Delay:                  12.090ns  (28.1% logic, 71.9% route), 7 logic levels.

 Constraint Details:

     12.090ns data_path \usb_f1/st_cnt_i1 to \usb_f1/state_2464__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 7.250ns

 Path Details: \usb_f1/st_cnt_i1 to \usb_f1/state_2464__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f1/st_cnt_i1 (from clk_240_0)
Route        13   e 1.861                                  st_cnt[1]
LUT4        ---     0.493              A to Z              \usb_f1/i2918_2_lut_rep_298
Route         3   e 1.258                                  \usb_f1/n21425
LUT4        ---     0.493              C to Z              \usb_f1/i1_2_lut_rep_245_4_lut
Route         5   e 1.405                                  \usb_f1/n21372
LUT4        ---     0.493              B to Z              \usb_f1/i10172_4_lut
Route         2   e 1.141                                  n14832
LUT4        ---     0.493              A to Z              i1363_3_lut
Route         2   e 1.141                                  n14894
LUT4        ---     0.493              D to Z              \dis1/i15556_3_lut_4_lut
Route         1   e 0.941                                  n18962
LUT4        ---     0.493              B to Z              \usb_f1/i9801_4_lut
Route         1   e 0.941                                  \usb_f1/n23
                  --------
                   12.090  (28.1% logic, 71.9% route), 7 logic levels.


Error:  The following path violates requirements by 6.696ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \usb_f1/data_size_i5  (from clk_240_0 +)
   Destination:    FD1P3AX    D              \usb_f1/state_2464__i2  (to clk_240_0 +)

   Delay:                  11.536ns  (29.5% logic, 70.5% route), 7 logic levels.

 Constraint Details:

     11.536ns data_path \usb_f1/data_size_i5 to \usb_f1/state_2464__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.696ns

 Path Details: \usb_f1/data_size_i5 to \usb_f1/state_2464__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \usb_f1/data_size_i5 (from clk_240_0)
Route         2   e 1.198                                  \usb_f1/data_size[5]
LUT4        ---     0.493              B to Z              \usb_f1/i4_4_lut_adj_37
Route         1   e 0.941                                  \usb_f1/n10
LUT4        ---     0.493              B to Z              \usb_f1/i5_3_lut
Route        11   e 1.632                                  \usb_f1/n18
LUT4        ---     0.493              A to Z              \usb_f1/i4_4_lut
Route         4   e 1.340                                  n3835
LUT4        ---     0.493              B to Z              i1363_3_lut
Route         2   e 1.141                                  n14894
LUT4        ---     0.493              D to Z              \dis1/i15556_3_lut_4_lut
Route         1   e 0.941                                  n18962
LUT4        ---     0.493              B to Z              \usb_f1/i9801_4_lut
Route         1   e 0.941                                  \usb_f1/n23
                  --------
                   11.536  (29.5% logic, 70.5% route), 7 logic levels.

Warning: 12.250 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets usb_clkf[2]]
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             usb_clo[2]_i4  (from usb_clkf[2] +)
   Destination:    FD1S3JX    D              usb_clo[2]_i4  (to usb_clkf[2] +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path usb_clo[2]_i4 to usb_clo[2]_i4 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: usb_clo[2]_i4 to usb_clo[2]_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_clo[2]_i4 (from usb_clkf[2])
Route         3   e 1.315                                  usb_clo[1][0]
LUT4        ---     0.493              A to Z              i2867_1_lut
Route         1   e 0.941                                  usb_clo_0__2__N_194[0]
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             usb_clo[2]_i4  (from usb_clkf[2] +)
   Destination:    FD1S3JX    D              usb_clo[2]_i5  (to usb_clkf[2] +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path usb_clo[2]_i4 to usb_clo[2]_i5 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: usb_clo[2]_i4 to usb_clo[2]_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_clo[2]_i4 (from usb_clkf[2])
Route         3   e 1.315                                  usb_clo[1][0]
LUT4        ---     0.493              B to Z              i2869_2_lut
Route         1   e 0.941                                  usb_clo_0__2__N_194[1]
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             usb_clo[2]_i4  (from usb_clkf[2] +)
   Destination:    FD1S3IX    D              usb_clo[2]_i6  (to usb_clkf[2] +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path usb_clo[2]_i4 to usb_clo[2]_i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: usb_clo[2]_i4 to usb_clo[2]_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              usb_clo[2]_i4 (from usb_clkf[2])
Route         3   e 1.315                                  usb_clo[1][0]
LUT4        ---     0.493              C to Z              i2876_3_lut
Route         1   e 0.941                                  usb_clo_0__2__N_194[2]
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.

Report: 3.353 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets \rng1/ref_clk[0]]
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.458ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             rng1_cnt_2440_2612__i1  (from \rng1/ref_clk[0] +)
   Destination:    FD1S3AX    D              rng1_cnt_2440_2612__i6  (to \rng1/ref_clk[0] +)

   Delay:                   4.382ns  (49.8% logic, 50.2% route), 5 logic levels.

 Constraint Details:

      4.382ns data_path rng1_cnt_2440_2612__i1 to rng1_cnt_2440_2612__i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.458ns

 Path Details: rng1_cnt_2440_2612__i1 to rng1_cnt_2440_2612__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              rng1_cnt_2440_2612__i1 (from \rng1/ref_clk[0])
Route         2   e 1.198                                  rng1_cnt[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           rng1_cnt_2440_2612_add_4_1
Route         1   e 0.020                                  n18622
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2440_2612_add_4_3
Route         1   e 0.020                                  n18623
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2440_2612_add_4_5
Route         1   e 0.020                                  n18624
FCI_TO_F    ---     0.598            CIN to S[2]           rng1_cnt_2440_2612_add_4_7
Route         1   e 0.941                                  n30_adj_775
                  --------
                    4.382  (49.8% logic, 50.2% route), 5 logic levels.


Passed:  The following path meets requirements by 0.635ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             rng1_cnt_2440_2612__i3  (from \rng1/ref_clk[0] +)
   Destination:    FD1S3AX    D              rng1_cnt_2440_2612__i6  (to \rng1/ref_clk[0] +)

   Delay:                   4.205ns  (48.2% logic, 51.8% route), 4 logic levels.

 Constraint Details:

      4.205ns data_path rng1_cnt_2440_2612__i3 to rng1_cnt_2440_2612__i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.635ns

 Path Details: rng1_cnt_2440_2612__i3 to rng1_cnt_2440_2612__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              rng1_cnt_2440_2612__i3 (from \rng1/ref_clk[0])
Route         2   e 1.198                                  rng1_cnt[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           rng1_cnt_2440_2612_add_4_3
Route         1   e 0.020                                  n18623
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2440_2612_add_4_5
Route         1   e 0.020                                  n18624
FCI_TO_F    ---     0.598            CIN to S[2]           rng1_cnt_2440_2612_add_4_7
Route         1   e 0.941                                  n30_adj_775
                  --------
                    4.205  (48.2% logic, 51.8% route), 4 logic levels.


Passed:  The following path meets requirements by 0.635ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             rng1_cnt_2440_2612__i2  (from \rng1/ref_clk[0] +)
   Destination:    FD1S3AX    D              rng1_cnt_2440_2612__i6  (to \rng1/ref_clk[0] +)

   Delay:                   4.205ns  (48.2% logic, 51.8% route), 4 logic levels.

 Constraint Details:

      4.205ns data_path rng1_cnt_2440_2612__i2 to rng1_cnt_2440_2612__i6 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.635ns

 Path Details: rng1_cnt_2440_2612__i2 to rng1_cnt_2440_2612__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              rng1_cnt_2440_2612__i2 (from \rng1/ref_clk[0])
Route         2   e 1.198                                  rng1_cnt[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           rng1_cnt_2440_2612_add_4_3
Route         1   e 0.020                                  n18623
FCI_TO_FCO  ---     0.157            CIN to COUT           rng1_cnt_2440_2612_add_4_5
Route         1   e 0.020                                  n18624
FCI_TO_F    ---     0.598            CIN to S[2]           rng1_cnt_2440_2612_add_4_7
Route         1   e 0.941                                  n30_adj_775
                  --------
                    4.205  (48.2% logic, 51.8% route), 4 logic levels.

Report: 4.542 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets leds_div[10]]
            55 items scored, 24 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             leds_i3  (from leds_div[10] +)
   Destination:    FD1S3JX    PD             leds_i1  (to leds_div[10] +)

   Delay:                   5.343ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      5.343ns data_path leds_i3 to leds_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.503ns

 Path Details: leds_i3 to leds_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              leds_i3 (from leds_div[10])
Route         3   e 1.315                                  leds_c_2
LUT4        ---     0.493              A to Z              i15419_4_lut
Route         2   e 1.141                                  n20469
LUT4        ---     0.493              C to Z              i6161_1_lut_4_lut
Route         6   e 1.457                                  n10808
                  --------
                    5.343  (26.8% logic, 73.2% route), 3 logic levels.


Error:  The following path violates requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             leds_i3  (from leds_div[10] +)
   Destination:    FD1S3JX    PD             leds_i2  (to leds_div[10] +)

   Delay:                   5.343ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      5.343ns data_path leds_i3 to leds_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.503ns

 Path Details: leds_i3 to leds_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              leds_i3 (from leds_div[10])
Route         3   e 1.315                                  leds_c_2
LUT4        ---     0.493              A to Z              i15419_4_lut
Route         2   e 1.141                                  n20469
LUT4        ---     0.493              C to Z              i6161_1_lut_4_lut
Route         6   e 1.457                                  n10808
                  --------
                    5.343  (26.8% logic, 73.2% route), 3 logic levels.


Error:  The following path violates requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             leds_i3  (from leds_div[10] +)
   Destination:    FD1S3JX    PD             leds_i3  (to leds_div[10] +)

   Delay:                   5.343ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      5.343ns data_path leds_i3 to leds_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.503ns

 Path Details: leds_i3 to leds_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              leds_i3 (from leds_div[10])
Route         3   e 1.315                                  leds_c_2
LUT4        ---     0.493              A to Z              i15419_4_lut
Route         2   e 1.141                                  n20469
LUT4        ---     0.493              C to Z              i6161_1_lut_4_lut
Route         6   e 1.457                                  n10808
                  --------
                    5.343  (26.8% logic, 73.2% route), 3 logic levels.

Warning: 5.503 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets ps4_ck]
            270 items scored, 165 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.149ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \leds_div12/FF_11  (from ps4_ck +)
   Destination:    FD1P3AX    D              \leds_div12/FF_1  (to ps4_ck +)

   Delay:                   9.989ns  (34.1% logic, 65.9% route), 7 logic levels.

 Constraint Details:

      9.989ns data_path \leds_div12/FF_11 to \leds_div12/FF_1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.149ns

 Path Details: \leds_div12/FF_11 to \leds_div12/FF_1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \leds_div12/FF_11 (from ps4_ck)
Route         1   e 0.941                                  \leds_div12/cnt_ci
LUT4        ---     0.493                to                \leds_div12/cnt_0
Route         1   e 0.941                                  \leds_div12/co0
LUT4        ---     0.493                to                \leds_div12/cnt_1
Route         1   e 0.941                                  \leds_div12/co1
LUT4        ---     0.493                to                \leds_div12/cnt_2
Route         1   e 0.941                                  \leds_div12/co2
LUT4        ---     0.493                to                \leds_div12/cnt_3
Route         1   e 0.941                                  \leds_div12/co3
LUT4        ---     0.493                to                \leds_div12/cnt_4
Route         1   e 0.941                                  \leds_div12/co4
LUT4        ---     0.493                to                \leds_div12/cnt_5
Route         1   e 0.941                                  \leds_div12/idataout10
                  --------
                    9.989  (34.1% logic, 65.9% route), 7 logic levels.


Error:  The following path violates requirements by 5.149ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \leds_div12/FF_11  (from ps4_ck +)
   Destination:    FD1P3AX    D              \leds_div12/FF_0  (to ps4_ck +)

   Delay:                   9.989ns  (34.1% logic, 65.9% route), 7 logic levels.

 Constraint Details:

      9.989ns data_path \leds_div12/FF_11 to \leds_div12/FF_0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.149ns

 Path Details: \leds_div12/FF_11 to \leds_div12/FF_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \leds_div12/FF_11 (from ps4_ck)
Route         1   e 0.941                                  \leds_div12/cnt_ci
LUT4        ---     0.493                to                \leds_div12/cnt_0
Route         1   e 0.941                                  \leds_div12/co0
LUT4        ---     0.493                to                \leds_div12/cnt_1
Route         1   e 0.941                                  \leds_div12/co1
LUT4        ---     0.493                to                \leds_div12/cnt_2
Route         1   e 0.941                                  \leds_div12/co2
LUT4        ---     0.493                to                \leds_div12/cnt_3
Route         1   e 0.941                                  \leds_div12/co3
LUT4        ---     0.493                to                \leds_div12/cnt_4
Route         1   e 0.941                                  \leds_div12/co4
LUT4        ---     0.493                to                \leds_div12/cnt_5
Route         1   e 0.941                                  \leds_div12/idataout11
                  --------
                    9.989  (34.1% logic, 65.9% route), 7 logic levels.


Error:  The following path violates requirements by 5.149ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \leds_div12/FF_10  (from ps4_ck +)
   Destination:    FD1P3AX    D              \leds_div12/FF_1  (to ps4_ck +)

   Delay:                   9.989ns  (34.1% logic, 65.9% route), 7 logic levels.

 Constraint Details:

      9.989ns data_path \leds_div12/FF_10 to \leds_div12/FF_1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.149ns

 Path Details: \leds_div12/FF_10 to \leds_div12/FF_1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \leds_div12/FF_10 (from ps4_ck)
Route         1   e 0.941                                  \leds_div12/cnt_ci
LUT4        ---     0.493                to                \leds_div12/cnt_0
Route         1   e 0.941                                  \leds_div12/co0
LUT4        ---     0.493                to                \leds_div12/cnt_1
Route         1   e 0.941                                  \leds_div12/co1
LUT4        ---     0.493                to                \leds_div12/cnt_2
Route         1   e 0.941                                  \leds_div12/co2
LUT4        ---     0.493                to                \leds_div12/cnt_3
Route         1   e 0.941                                  \leds_div12/co3
LUT4        ---     0.493                to                \leds_div12/cnt_4
Route         1   e 0.941                                  \leds_div12/co4
LUT4        ---     0.493                to                \leds_div12/cnt_5
Route         1   e 0.941                                  \leds_div12/idataout10
                  --------
                    9.989  (34.1% logic, 65.9% route), 7 logic levels.

Warning: 10.149 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets ps3_ck]
            147 items scored, 92 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps3/rnd_del_i1  (from ps3_ck +)
   Destination:    FD1P3AX    D              \ps3/rnd_del_i1  (to ps3_ck -)

   Delay:                   8.358ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      8.358ns data_path \ps3/rnd_del_i1 to \ps3/rnd_del_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \ps3/rnd_del_i1 to \ps3/rnd_del_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps3/rnd_del_i1 (from ps3_ck)
Route         5   e 1.462                                  \ps3/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps3/i1_2_lut
Route         1   e 0.941                                  \ps3/n6
LUT4        ---     0.493              D to Z              \ps3/i4_4_lut
Route         3   e 1.258                                  \ps3/n9
LUT4        ---     0.493              A to Z              \ps3/i5952_2_lut_rep_185
Route         4   e 1.340                                  \ps3/n21312
LUT4        ---     0.493              C to Z              \ps3/rnd_del_4__I_0_i2_4_lut
Route         1   e 0.941                                  \ps3/rnd_del_4__N_419[1]
                  --------
                    8.358  (28.9% logic, 71.1% route), 5 logic levels.


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps3/rnd_del_i1  (from ps3_ck +)
   Destination:    FD1P3AX    D              \ps3/rnd_del_i2  (to ps3_ck -)

   Delay:                   8.358ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      8.358ns data_path \ps3/rnd_del_i1 to \ps3/rnd_del_i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \ps3/rnd_del_i1 to \ps3/rnd_del_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps3/rnd_del_i1 (from ps3_ck)
Route         5   e 1.462                                  \ps3/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps3/i1_2_lut
Route         1   e 0.941                                  \ps3/n6
LUT4        ---     0.493              D to Z              \ps3/i4_4_lut
Route         3   e 1.258                                  \ps3/n9
LUT4        ---     0.493              A to Z              \ps3/i5952_2_lut_rep_185
Route         4   e 1.340                                  \ps3/n21312
LUT4        ---     0.493              C to Z              \ps3/rnd_del_4__I_0_i3_4_lut
Route         1   e 0.941                                  \ps3/rnd_del_4__N_419[2]
                  --------
                    8.358  (28.9% logic, 71.1% route), 5 logic levels.


Error:  The following path violates requirements by 3.518ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ps3/rnd_del_i1  (from ps3_ck +)
   Destination:    FD1P3AX    D              \ps3/rnd_del_i3  (to ps3_ck -)

   Delay:                   8.358ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      8.358ns data_path \ps3/rnd_del_i1 to \ps3/rnd_del_i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.518ns

 Path Details: \ps3/rnd_del_i1 to \ps3/rnd_del_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ps3/rnd_del_i1 (from ps3_ck)
Route         5   e 1.462                                  \ps3/rnd_del[1]
LUT4        ---     0.493              A to Z              \ps3/i1_2_lut
Route         1   e 0.941                                  \ps3/n6
LUT4        ---     0.493              D to Z              \ps3/i4_4_lut
Route         3   e 1.258                                  \ps3/n9
LUT4        ---     0.493              A to Z              \ps3/i5952_2_lut_rep_185
Route         4   e 1.340                                  \ps3/n21312
LUT4        ---     0.493              C to Z              \ps3/rnd_del_4__I_0_i4_4_lut
Route         1   e 0.941                                  \ps3/rnd_del_4__N_419[3]
                  --------
                    8.358  (28.9% logic, 71.1% route), 5 logic levels.

Warning: 8.518 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk21 [get_nets \rng1/ref_clk[2]]       |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk20 [get_nets pll1_cnt400[1]]         |     5.000 ns|     5.187 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk19 [get_nets \rng1/ref_clk[1]]       |     5.000 ns|     7.806 ns|     2 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk18 [get_nets ps2_ck]                 |     5.000 ns|     8.600 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk17 [get_nets clk_266_1]              |     5.000 ns|    10.644 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk16 [get_nets ps1_ck]                 |     5.000 ns|     8.518 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk15 [get_nets clk_in_p_adj_706]       |     5.000 ns|    10.886 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk14 [get_nets clk_in_p_adj_713]       |     5.000 ns|    10.821 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk13 [get_nets clk_in_p_adj_705]       |     5.000 ns|    10.379 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk12 [get_nets clk_266_0]              |     5.000 ns|    10.644 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk11 [get_nets usb_clo[2][2]]          |     5.000 ns|     7.738 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets clk60_cnt[1]]           |     5.000 ns|     3.817 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets clk_240_2]               |     5.000 ns|    11.722 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets osc_out]                 |     5.000 ns|     4.305 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets clk_400]                 |     5.000 ns|     4.542 ns|     5  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets debug2_c_0]              |     5.000 ns|    10.821 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets clk_240_0]               |     5.000 ns|    12.250 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets usb_clkf[2]]             |     5.000 ns|     3.353 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \rng1/ref_clk[0]]        |     5.000 ns|     4.542 ns|     5  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets leds_div[10]]            |     5.000 ns|     5.503 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets ps4_ck]                  |     5.000 ns|    10.149 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets ps3_ck]                  |     5.000 ns|     8.518 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


16 constraints not met.


No net is responsible for more than 10% of the timing errors.
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 10822  Score: 28571219

Constraints cover  13142 paths, 1714 nets, and 4533 connections (85.7% coverage)


Peak memory: 205230080 bytes, TRCE: 4562944 bytes, DLYMAN: 491520 bytes
CPU_TIME_REPORT: 0 secs 
