
well-monitor-2-bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08010000  08010000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c28  080101a0  080101a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000720  08016dc8  08016dc8  00007dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080174e8  080174e8  000095d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080174e8  080174e8  000084e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080174f0  080174f0  000095d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080174f0  080174f0  000084f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080174f4  080174f4  000084f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080174f8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .app_metadata 00000058  08017578  08017578  00009578  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .bss          00001504  2000007c  2000007c  0000a07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  20001580  20001580  0000a07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000095d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c3d6  00000000  00000000  00009600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027fa  00000000  00000000  000159d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa8  00000000  00000000  000181d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001696a  00000000  00000000  00018c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb6e  00000000  00000000  0002f5e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086f20  00000000  00000000  0003e150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c5070  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 0000081d  00000000  00000000  000c50b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000031e0  00000000  00000000  000c58d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  000c8ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080101a0 <__do_global_dtors_aux>:
 80101a0:	b510      	push	{r4, lr}
 80101a2:	4c05      	ldr	r4, [pc, #20]	@ (80101b8 <__do_global_dtors_aux+0x18>)
 80101a4:	7823      	ldrb	r3, [r4, #0]
 80101a6:	b933      	cbnz	r3, 80101b6 <__do_global_dtors_aux+0x16>
 80101a8:	4b04      	ldr	r3, [pc, #16]	@ (80101bc <__do_global_dtors_aux+0x1c>)
 80101aa:	b113      	cbz	r3, 80101b2 <__do_global_dtors_aux+0x12>
 80101ac:	4804      	ldr	r0, [pc, #16]	@ (80101c0 <__do_global_dtors_aux+0x20>)
 80101ae:	f3af 8000 	nop.w
 80101b2:	2301      	movs	r3, #1
 80101b4:	7023      	strb	r3, [r4, #0]
 80101b6:	bd10      	pop	{r4, pc}
 80101b8:	2000007c 	.word	0x2000007c
 80101bc:	00000000 	.word	0x00000000
 80101c0:	08016db0 	.word	0x08016db0

080101c4 <frame_dummy>:
 80101c4:	b508      	push	{r3, lr}
 80101c6:	4b03      	ldr	r3, [pc, #12]	@ (80101d4 <frame_dummy+0x10>)
 80101c8:	b11b      	cbz	r3, 80101d2 <frame_dummy+0xe>
 80101ca:	4903      	ldr	r1, [pc, #12]	@ (80101d8 <frame_dummy+0x14>)
 80101cc:	4803      	ldr	r0, [pc, #12]	@ (80101dc <frame_dummy+0x18>)
 80101ce:	f3af 8000 	nop.w
 80101d2:	bd08      	pop	{r3, pc}
 80101d4:	00000000 	.word	0x00000000
 80101d8:	20000080 	.word	0x20000080
 80101dc:	08016db0 	.word	0x08016db0

080101e0 <strlen>:
 80101e0:	4603      	mov	r3, r0
 80101e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80101e6:	2a00      	cmp	r2, #0
 80101e8:	d1fb      	bne.n	80101e2 <strlen+0x2>
 80101ea:	1a18      	subs	r0, r3, r0
 80101ec:	3801      	subs	r0, #1
 80101ee:	4770      	bx	lr

080101f0 <memchr>:
 80101f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80101f4:	2a10      	cmp	r2, #16
 80101f6:	db2b      	blt.n	8010250 <memchr+0x60>
 80101f8:	f010 0f07 	tst.w	r0, #7
 80101fc:	d008      	beq.n	8010210 <memchr+0x20>
 80101fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010202:	3a01      	subs	r2, #1
 8010204:	428b      	cmp	r3, r1
 8010206:	d02d      	beq.n	8010264 <memchr+0x74>
 8010208:	f010 0f07 	tst.w	r0, #7
 801020c:	b342      	cbz	r2, 8010260 <memchr+0x70>
 801020e:	d1f6      	bne.n	80101fe <memchr+0xe>
 8010210:	b4f0      	push	{r4, r5, r6, r7}
 8010212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8010216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801021a:	f022 0407 	bic.w	r4, r2, #7
 801021e:	f07f 0700 	mvns.w	r7, #0
 8010222:	2300      	movs	r3, #0
 8010224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8010228:	3c08      	subs	r4, #8
 801022a:	ea85 0501 	eor.w	r5, r5, r1
 801022e:	ea86 0601 	eor.w	r6, r6, r1
 8010232:	fa85 f547 	uadd8	r5, r5, r7
 8010236:	faa3 f587 	sel	r5, r3, r7
 801023a:	fa86 f647 	uadd8	r6, r6, r7
 801023e:	faa5 f687 	sel	r6, r5, r7
 8010242:	b98e      	cbnz	r6, 8010268 <memchr+0x78>
 8010244:	d1ee      	bne.n	8010224 <memchr+0x34>
 8010246:	bcf0      	pop	{r4, r5, r6, r7}
 8010248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 801024c:	f002 0207 	and.w	r2, r2, #7
 8010250:	b132      	cbz	r2, 8010260 <memchr+0x70>
 8010252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010256:	3a01      	subs	r2, #1
 8010258:	ea83 0301 	eor.w	r3, r3, r1
 801025c:	b113      	cbz	r3, 8010264 <memchr+0x74>
 801025e:	d1f8      	bne.n	8010252 <memchr+0x62>
 8010260:	2000      	movs	r0, #0
 8010262:	4770      	bx	lr
 8010264:	3801      	subs	r0, #1
 8010266:	4770      	bx	lr
 8010268:	2d00      	cmp	r5, #0
 801026a:	bf06      	itte	eq
 801026c:	4635      	moveq	r5, r6
 801026e:	3803      	subeq	r0, #3
 8010270:	3807      	subne	r0, #7
 8010272:	f015 0f01 	tst.w	r5, #1
 8010276:	d107      	bne.n	8010288 <memchr+0x98>
 8010278:	3001      	adds	r0, #1
 801027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 801027e:	bf02      	ittt	eq
 8010280:	3001      	addeq	r0, #1
 8010282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8010286:	3001      	addeq	r0, #1
 8010288:	bcf0      	pop	{r4, r5, r6, r7}
 801028a:	3801      	subs	r0, #1
 801028c:	4770      	bx	lr
 801028e:	bf00      	nop

08010290 <__aeabi_uldivmod>:
 8010290:	b953      	cbnz	r3, 80102a8 <__aeabi_uldivmod+0x18>
 8010292:	b94a      	cbnz	r2, 80102a8 <__aeabi_uldivmod+0x18>
 8010294:	2900      	cmp	r1, #0
 8010296:	bf08      	it	eq
 8010298:	2800      	cmpeq	r0, #0
 801029a:	bf1c      	itt	ne
 801029c:	f04f 31ff 	movne.w	r1, #4294967295
 80102a0:	f04f 30ff 	movne.w	r0, #4294967295
 80102a4:	f000 b988 	b.w	80105b8 <__aeabi_idiv0>
 80102a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80102ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80102b0:	f000 f806 	bl	80102c0 <__udivmoddi4>
 80102b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80102b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80102bc:	b004      	add	sp, #16
 80102be:	4770      	bx	lr

080102c0 <__udivmoddi4>:
 80102c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102c4:	9d08      	ldr	r5, [sp, #32]
 80102c6:	468e      	mov	lr, r1
 80102c8:	4604      	mov	r4, r0
 80102ca:	4688      	mov	r8, r1
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d14a      	bne.n	8010366 <__udivmoddi4+0xa6>
 80102d0:	428a      	cmp	r2, r1
 80102d2:	4617      	mov	r7, r2
 80102d4:	d962      	bls.n	801039c <__udivmoddi4+0xdc>
 80102d6:	fab2 f682 	clz	r6, r2
 80102da:	b14e      	cbz	r6, 80102f0 <__udivmoddi4+0x30>
 80102dc:	f1c6 0320 	rsb	r3, r6, #32
 80102e0:	fa01 f806 	lsl.w	r8, r1, r6
 80102e4:	fa20 f303 	lsr.w	r3, r0, r3
 80102e8:	40b7      	lsls	r7, r6
 80102ea:	ea43 0808 	orr.w	r8, r3, r8
 80102ee:	40b4      	lsls	r4, r6
 80102f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80102f4:	fa1f fc87 	uxth.w	ip, r7
 80102f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80102fc:	0c23      	lsrs	r3, r4, #16
 80102fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8010302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8010306:	fb01 f20c 	mul.w	r2, r1, ip
 801030a:	429a      	cmp	r2, r3
 801030c:	d909      	bls.n	8010322 <__udivmoddi4+0x62>
 801030e:	18fb      	adds	r3, r7, r3
 8010310:	f101 30ff 	add.w	r0, r1, #4294967295
 8010314:	f080 80ea 	bcs.w	80104ec <__udivmoddi4+0x22c>
 8010318:	429a      	cmp	r2, r3
 801031a:	f240 80e7 	bls.w	80104ec <__udivmoddi4+0x22c>
 801031e:	3902      	subs	r1, #2
 8010320:	443b      	add	r3, r7
 8010322:	1a9a      	subs	r2, r3, r2
 8010324:	b2a3      	uxth	r3, r4
 8010326:	fbb2 f0fe 	udiv	r0, r2, lr
 801032a:	fb0e 2210 	mls	r2, lr, r0, r2
 801032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010332:	fb00 fc0c 	mul.w	ip, r0, ip
 8010336:	459c      	cmp	ip, r3
 8010338:	d909      	bls.n	801034e <__udivmoddi4+0x8e>
 801033a:	18fb      	adds	r3, r7, r3
 801033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8010340:	f080 80d6 	bcs.w	80104f0 <__udivmoddi4+0x230>
 8010344:	459c      	cmp	ip, r3
 8010346:	f240 80d3 	bls.w	80104f0 <__udivmoddi4+0x230>
 801034a:	443b      	add	r3, r7
 801034c:	3802      	subs	r0, #2
 801034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8010352:	eba3 030c 	sub.w	r3, r3, ip
 8010356:	2100      	movs	r1, #0
 8010358:	b11d      	cbz	r5, 8010362 <__udivmoddi4+0xa2>
 801035a:	40f3      	lsrs	r3, r6
 801035c:	2200      	movs	r2, #0
 801035e:	e9c5 3200 	strd	r3, r2, [r5]
 8010362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010366:	428b      	cmp	r3, r1
 8010368:	d905      	bls.n	8010376 <__udivmoddi4+0xb6>
 801036a:	b10d      	cbz	r5, 8010370 <__udivmoddi4+0xb0>
 801036c:	e9c5 0100 	strd	r0, r1, [r5]
 8010370:	2100      	movs	r1, #0
 8010372:	4608      	mov	r0, r1
 8010374:	e7f5      	b.n	8010362 <__udivmoddi4+0xa2>
 8010376:	fab3 f183 	clz	r1, r3
 801037a:	2900      	cmp	r1, #0
 801037c:	d146      	bne.n	801040c <__udivmoddi4+0x14c>
 801037e:	4573      	cmp	r3, lr
 8010380:	d302      	bcc.n	8010388 <__udivmoddi4+0xc8>
 8010382:	4282      	cmp	r2, r0
 8010384:	f200 8105 	bhi.w	8010592 <__udivmoddi4+0x2d2>
 8010388:	1a84      	subs	r4, r0, r2
 801038a:	eb6e 0203 	sbc.w	r2, lr, r3
 801038e:	2001      	movs	r0, #1
 8010390:	4690      	mov	r8, r2
 8010392:	2d00      	cmp	r5, #0
 8010394:	d0e5      	beq.n	8010362 <__udivmoddi4+0xa2>
 8010396:	e9c5 4800 	strd	r4, r8, [r5]
 801039a:	e7e2      	b.n	8010362 <__udivmoddi4+0xa2>
 801039c:	2a00      	cmp	r2, #0
 801039e:	f000 8090 	beq.w	80104c2 <__udivmoddi4+0x202>
 80103a2:	fab2 f682 	clz	r6, r2
 80103a6:	2e00      	cmp	r6, #0
 80103a8:	f040 80a4 	bne.w	80104f4 <__udivmoddi4+0x234>
 80103ac:	1a8a      	subs	r2, r1, r2
 80103ae:	0c03      	lsrs	r3, r0, #16
 80103b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80103b4:	b280      	uxth	r0, r0
 80103b6:	b2bc      	uxth	r4, r7
 80103b8:	2101      	movs	r1, #1
 80103ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80103be:	fb0e 221c 	mls	r2, lr, ip, r2
 80103c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80103c6:	fb04 f20c 	mul.w	r2, r4, ip
 80103ca:	429a      	cmp	r2, r3
 80103cc:	d907      	bls.n	80103de <__udivmoddi4+0x11e>
 80103ce:	18fb      	adds	r3, r7, r3
 80103d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80103d4:	d202      	bcs.n	80103dc <__udivmoddi4+0x11c>
 80103d6:	429a      	cmp	r2, r3
 80103d8:	f200 80e0 	bhi.w	801059c <__udivmoddi4+0x2dc>
 80103dc:	46c4      	mov	ip, r8
 80103de:	1a9b      	subs	r3, r3, r2
 80103e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80103e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80103e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80103ec:	fb02 f404 	mul.w	r4, r2, r4
 80103f0:	429c      	cmp	r4, r3
 80103f2:	d907      	bls.n	8010404 <__udivmoddi4+0x144>
 80103f4:	18fb      	adds	r3, r7, r3
 80103f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80103fa:	d202      	bcs.n	8010402 <__udivmoddi4+0x142>
 80103fc:	429c      	cmp	r4, r3
 80103fe:	f200 80ca 	bhi.w	8010596 <__udivmoddi4+0x2d6>
 8010402:	4602      	mov	r2, r0
 8010404:	1b1b      	subs	r3, r3, r4
 8010406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 801040a:	e7a5      	b.n	8010358 <__udivmoddi4+0x98>
 801040c:	f1c1 0620 	rsb	r6, r1, #32
 8010410:	408b      	lsls	r3, r1
 8010412:	fa22 f706 	lsr.w	r7, r2, r6
 8010416:	431f      	orrs	r7, r3
 8010418:	fa0e f401 	lsl.w	r4, lr, r1
 801041c:	fa20 f306 	lsr.w	r3, r0, r6
 8010420:	fa2e fe06 	lsr.w	lr, lr, r6
 8010424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8010428:	4323      	orrs	r3, r4
 801042a:	fa00 f801 	lsl.w	r8, r0, r1
 801042e:	fa1f fc87 	uxth.w	ip, r7
 8010432:	fbbe f0f9 	udiv	r0, lr, r9
 8010436:	0c1c      	lsrs	r4, r3, #16
 8010438:	fb09 ee10 	mls	lr, r9, r0, lr
 801043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8010440:	fb00 fe0c 	mul.w	lr, r0, ip
 8010444:	45a6      	cmp	lr, r4
 8010446:	fa02 f201 	lsl.w	r2, r2, r1
 801044a:	d909      	bls.n	8010460 <__udivmoddi4+0x1a0>
 801044c:	193c      	adds	r4, r7, r4
 801044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8010452:	f080 809c 	bcs.w	801058e <__udivmoddi4+0x2ce>
 8010456:	45a6      	cmp	lr, r4
 8010458:	f240 8099 	bls.w	801058e <__udivmoddi4+0x2ce>
 801045c:	3802      	subs	r0, #2
 801045e:	443c      	add	r4, r7
 8010460:	eba4 040e 	sub.w	r4, r4, lr
 8010464:	fa1f fe83 	uxth.w	lr, r3
 8010468:	fbb4 f3f9 	udiv	r3, r4, r9
 801046c:	fb09 4413 	mls	r4, r9, r3, r4
 8010470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8010474:	fb03 fc0c 	mul.w	ip, r3, ip
 8010478:	45a4      	cmp	ip, r4
 801047a:	d908      	bls.n	801048e <__udivmoddi4+0x1ce>
 801047c:	193c      	adds	r4, r7, r4
 801047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8010482:	f080 8082 	bcs.w	801058a <__udivmoddi4+0x2ca>
 8010486:	45a4      	cmp	ip, r4
 8010488:	d97f      	bls.n	801058a <__udivmoddi4+0x2ca>
 801048a:	3b02      	subs	r3, #2
 801048c:	443c      	add	r4, r7
 801048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8010492:	eba4 040c 	sub.w	r4, r4, ip
 8010496:	fba0 ec02 	umull	lr, ip, r0, r2
 801049a:	4564      	cmp	r4, ip
 801049c:	4673      	mov	r3, lr
 801049e:	46e1      	mov	r9, ip
 80104a0:	d362      	bcc.n	8010568 <__udivmoddi4+0x2a8>
 80104a2:	d05f      	beq.n	8010564 <__udivmoddi4+0x2a4>
 80104a4:	b15d      	cbz	r5, 80104be <__udivmoddi4+0x1fe>
 80104a6:	ebb8 0203 	subs.w	r2, r8, r3
 80104aa:	eb64 0409 	sbc.w	r4, r4, r9
 80104ae:	fa04 f606 	lsl.w	r6, r4, r6
 80104b2:	fa22 f301 	lsr.w	r3, r2, r1
 80104b6:	431e      	orrs	r6, r3
 80104b8:	40cc      	lsrs	r4, r1
 80104ba:	e9c5 6400 	strd	r6, r4, [r5]
 80104be:	2100      	movs	r1, #0
 80104c0:	e74f      	b.n	8010362 <__udivmoddi4+0xa2>
 80104c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80104c6:	0c01      	lsrs	r1, r0, #16
 80104c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80104cc:	b280      	uxth	r0, r0
 80104ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80104d2:	463b      	mov	r3, r7
 80104d4:	4638      	mov	r0, r7
 80104d6:	463c      	mov	r4, r7
 80104d8:	46b8      	mov	r8, r7
 80104da:	46be      	mov	lr, r7
 80104dc:	2620      	movs	r6, #32
 80104de:	fbb1 f1f7 	udiv	r1, r1, r7
 80104e2:	eba2 0208 	sub.w	r2, r2, r8
 80104e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80104ea:	e766      	b.n	80103ba <__udivmoddi4+0xfa>
 80104ec:	4601      	mov	r1, r0
 80104ee:	e718      	b.n	8010322 <__udivmoddi4+0x62>
 80104f0:	4610      	mov	r0, r2
 80104f2:	e72c      	b.n	801034e <__udivmoddi4+0x8e>
 80104f4:	f1c6 0220 	rsb	r2, r6, #32
 80104f8:	fa2e f302 	lsr.w	r3, lr, r2
 80104fc:	40b7      	lsls	r7, r6
 80104fe:	40b1      	lsls	r1, r6
 8010500:	fa20 f202 	lsr.w	r2, r0, r2
 8010504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010508:	430a      	orrs	r2, r1
 801050a:	fbb3 f8fe 	udiv	r8, r3, lr
 801050e:	b2bc      	uxth	r4, r7
 8010510:	fb0e 3318 	mls	r3, lr, r8, r3
 8010514:	0c11      	lsrs	r1, r2, #16
 8010516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 801051a:	fb08 f904 	mul.w	r9, r8, r4
 801051e:	40b0      	lsls	r0, r6
 8010520:	4589      	cmp	r9, r1
 8010522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8010526:	b280      	uxth	r0, r0
 8010528:	d93e      	bls.n	80105a8 <__udivmoddi4+0x2e8>
 801052a:	1879      	adds	r1, r7, r1
 801052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8010530:	d201      	bcs.n	8010536 <__udivmoddi4+0x276>
 8010532:	4589      	cmp	r9, r1
 8010534:	d81f      	bhi.n	8010576 <__udivmoddi4+0x2b6>
 8010536:	eba1 0109 	sub.w	r1, r1, r9
 801053a:	fbb1 f9fe 	udiv	r9, r1, lr
 801053e:	fb09 f804 	mul.w	r8, r9, r4
 8010542:	fb0e 1119 	mls	r1, lr, r9, r1
 8010546:	b292      	uxth	r2, r2
 8010548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801054c:	4542      	cmp	r2, r8
 801054e:	d229      	bcs.n	80105a4 <__udivmoddi4+0x2e4>
 8010550:	18ba      	adds	r2, r7, r2
 8010552:	f109 31ff 	add.w	r1, r9, #4294967295
 8010556:	d2c4      	bcs.n	80104e2 <__udivmoddi4+0x222>
 8010558:	4542      	cmp	r2, r8
 801055a:	d2c2      	bcs.n	80104e2 <__udivmoddi4+0x222>
 801055c:	f1a9 0102 	sub.w	r1, r9, #2
 8010560:	443a      	add	r2, r7
 8010562:	e7be      	b.n	80104e2 <__udivmoddi4+0x222>
 8010564:	45f0      	cmp	r8, lr
 8010566:	d29d      	bcs.n	80104a4 <__udivmoddi4+0x1e4>
 8010568:	ebbe 0302 	subs.w	r3, lr, r2
 801056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8010570:	3801      	subs	r0, #1
 8010572:	46e1      	mov	r9, ip
 8010574:	e796      	b.n	80104a4 <__udivmoddi4+0x1e4>
 8010576:	eba7 0909 	sub.w	r9, r7, r9
 801057a:	4449      	add	r1, r9
 801057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8010580:	fbb1 f9fe 	udiv	r9, r1, lr
 8010584:	fb09 f804 	mul.w	r8, r9, r4
 8010588:	e7db      	b.n	8010542 <__udivmoddi4+0x282>
 801058a:	4673      	mov	r3, lr
 801058c:	e77f      	b.n	801048e <__udivmoddi4+0x1ce>
 801058e:	4650      	mov	r0, sl
 8010590:	e766      	b.n	8010460 <__udivmoddi4+0x1a0>
 8010592:	4608      	mov	r0, r1
 8010594:	e6fd      	b.n	8010392 <__udivmoddi4+0xd2>
 8010596:	443b      	add	r3, r7
 8010598:	3a02      	subs	r2, #2
 801059a:	e733      	b.n	8010404 <__udivmoddi4+0x144>
 801059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80105a0:	443b      	add	r3, r7
 80105a2:	e71c      	b.n	80103de <__udivmoddi4+0x11e>
 80105a4:	4649      	mov	r1, r9
 80105a6:	e79c      	b.n	80104e2 <__udivmoddi4+0x222>
 80105a8:	eba1 0109 	sub.w	r1, r1, r9
 80105ac:	46c4      	mov	ip, r8
 80105ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80105b2:	fb09 f804 	mul.w	r8, r9, r4
 80105b6:	e7c4      	b.n	8010542 <__udivmoddi4+0x282>

080105b8 <__aeabi_idiv0>:
 80105b8:	4770      	bx	lr
 80105ba:	bf00      	nop

080105bc <AT_SendCommand>:

// Note: HAL_UART_RxCpltCallback is implemented in firmware_update.c
// AT commands use blocking receive to avoid conflicts

at_status_t AT_SendCommand(const char* command, char* response, uint16_t response_len, uint32_t timeout_ms)
{
 80105bc:	b590      	push	{r4, r7, lr}
 80105be:	b0cb      	sub	sp, #300	@ 0x12c
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	f507 7494 	add.w	r4, r7, #296	@ 0x128
 80105c6:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 80105ca:	6020      	str	r0, [r4, #0]
 80105cc:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 80105d0:	f5a0 7090 	sub.w	r0, r0, #288	@ 0x120
 80105d4:	6001      	str	r1, [r0, #0]
 80105d6:	4611      	mov	r1, r2
 80105d8:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80105dc:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 80105e0:	6013      	str	r3, [r2, #0]
 80105e2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80105e6:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 80105ea:	460a      	mov	r2, r1
 80105ec:	801a      	strh	r2, [r3, #0]
    uint8_t cmd_with_crlf[256];
    uint16_t cmd_len;
    HAL_StatusTypeDef status;
    uint32_t start_tick;
    uint16_t received_bytes = 0;
 80105ee:	2300      	movs	r3, #0
 80105f0:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    
    if (command == NULL) return AT_ERROR;
 80105f4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80105f8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d101      	bne.n	8010606 <AT_SendCommand+0x4a>
 8010602:	2301      	movs	r3, #1
 8010604:	e0fd      	b.n	8010802 <AT_SendCommand+0x246>
    
    // Prepare command with CRLF
    cmd_len = strlen(command);
 8010606:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801060a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 801060e:	6818      	ldr	r0, [r3, #0]
 8010610:	f7ff fde6 	bl	80101e0 <strlen>
 8010614:	4603      	mov	r3, r0
 8010616:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
    if (cmd_len > 250) return AT_ERROR;
 801061a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 801061e:	2bfa      	cmp	r3, #250	@ 0xfa
 8010620:	d901      	bls.n	8010626 <AT_SendCommand+0x6a>
 8010622:	2301      	movs	r3, #1
 8010624:	e0ed      	b.n	8010802 <AT_SendCommand+0x246>
    
    memcpy(cmd_with_crlf, command, cmd_len);
 8010626:	f8b7 2124 	ldrh.w	r2, [r7, #292]	@ 0x124
 801062a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801062e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8010632:	f107 0018 	add.w	r0, r7, #24
 8010636:	6819      	ldr	r1, [r3, #0]
 8010638:	f005 faf2 	bl	8015c20 <memcpy>
    cmd_with_crlf[cmd_len++] = '\r';
 801063c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8010640:	1c5a      	adds	r2, r3, #1
 8010642:	f8a7 2124 	strh.w	r2, [r7, #292]	@ 0x124
 8010646:	461a      	mov	r2, r3
 8010648:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801064c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010650:	210d      	movs	r1, #13
 8010652:	5499      	strb	r1, [r3, r2]
    cmd_with_crlf[cmd_len++] = '\n';
 8010654:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8010658:	1c5a      	adds	r2, r3, #1
 801065a:	f8a7 2124 	strh.w	r2, [r7, #292]	@ 0x124
 801065e:	461a      	mov	r2, r3
 8010660:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010664:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010668:	210a      	movs	r1, #10
 801066a:	5499      	strb	r1, [r3, r2]
    
    // Clear response buffer
    memset(at_response_buffer, 0, sizeof(at_response_buffer));
 801066c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010670:	2100      	movs	r1, #0
 8010672:	4866      	ldr	r0, [pc, #408]	@ (801080c <AT_SendCommand+0x250>)
 8010674:	f005 fa64 	bl	8015b40 <memset>
    at_response_len = 0;
 8010678:	4b65      	ldr	r3, [pc, #404]	@ (8010810 <AT_SendCommand+0x254>)
 801067a:	2200      	movs	r2, #0
 801067c:	801a      	strh	r2, [r3, #0]
    
    // Note: Interrupt-based receive is active, but for AT commands we use blocking receive
    // This will temporarily override the interrupt receive
    
    // Send command
    status = HAL_UART_Transmit(STEPHANO_UART_PTR, cmd_with_crlf, cmd_len, timeout_ms);
 801067e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010682:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010686:	f8b7 2124 	ldrh.w	r2, [r7, #292]	@ 0x124
 801068a:	f107 0118 	add.w	r1, r7, #24
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	4860      	ldr	r0, [pc, #384]	@ (8010814 <AT_SendCommand+0x258>)
 8010692:	f003 ffa5 	bl	80145e0 <HAL_UART_Transmit>
 8010696:	4603      	mov	r3, r0
 8010698:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
    if (status != HAL_OK) {
 801069c:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d001      	beq.n	80106a8 <AT_SendCommand+0xec>
        return AT_ERROR;
 80106a4:	2301      	movs	r3, #1
 80106a6:	e0ac      	b.n	8010802 <AT_SendCommand+0x246>
    }
    
    // Wait for response - read bytes until we get CRLF or timeout
    start_tick = HAL_GetTick();
 80106a8:	f002 f898 	bl	80127dc <HAL_GetTick>
 80106ac:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
    received_bytes = 0;
 80106b0:	2300      	movs	r3, #0
 80106b2:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    
    while ((HAL_GetTick() - start_tick) < timeout_ms) {
 80106b6:	e030      	b.n	801071a <AT_SendCommand+0x15e>
        uint8_t byte;
        status = HAL_UART_Receive(STEPHANO_UART_PTR, &byte, 1, 100);
 80106b8:	f107 0117 	add.w	r1, r7, #23
 80106bc:	2364      	movs	r3, #100	@ 0x64
 80106be:	2201      	movs	r2, #1
 80106c0:	4854      	ldr	r0, [pc, #336]	@ (8010814 <AT_SendCommand+0x258>)
 80106c2:	f004 f818 	bl	80146f6 <HAL_UART_Receive>
 80106c6:	4603      	mov	r3, r0
 80106c8:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
        
        if (status == HAL_OK) {
 80106cc:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d122      	bne.n	801071a <AT_SendCommand+0x15e>
            if (received_bytes < (AT_MAX_RESPONSE_LEN - 1)) {
 80106d4:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80106d8:	2bfe      	cmp	r3, #254	@ 0xfe
 80106da:	d82c      	bhi.n	8010736 <AT_SendCommand+0x17a>
                at_response_buffer[received_bytes++] = byte;
 80106dc:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80106e0:	1c5a      	adds	r2, r3, #1
 80106e2:	f8a7 2126 	strh.w	r2, [r7, #294]	@ 0x126
 80106e6:	461a      	mov	r2, r3
 80106e8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80106ec:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80106f0:	7819      	ldrb	r1, [r3, #0]
 80106f2:	4b46      	ldr	r3, [pc, #280]	@ (801080c <AT_SendCommand+0x250>)
 80106f4:	5499      	strb	r1, [r3, r2]
                
                // Check for CRLF (end of response)
                if (received_bytes >= 2 && 
 80106f6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80106fa:	2b01      	cmp	r3, #1
 80106fc:	d90d      	bls.n	801071a <AT_SendCommand+0x15e>
                    at_response_buffer[received_bytes - 2] == '\r' &&
 80106fe:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8010702:	3b02      	subs	r3, #2
 8010704:	4a41      	ldr	r2, [pc, #260]	@ (801080c <AT_SendCommand+0x250>)
 8010706:	5cd3      	ldrb	r3, [r2, r3]
                if (received_bytes >= 2 && 
 8010708:	2b0d      	cmp	r3, #13
 801070a:	d106      	bne.n	801071a <AT_SendCommand+0x15e>
                    at_response_buffer[received_bytes - 1] == '\n') {
 801070c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8010710:	3b01      	subs	r3, #1
 8010712:	4a3e      	ldr	r2, [pc, #248]	@ (801080c <AT_SendCommand+0x250>)
 8010714:	5cd3      	ldrb	r3, [r2, r3]
                    at_response_buffer[received_bytes - 2] == '\r' &&
 8010716:	2b0a      	cmp	r3, #10
 8010718:	d00f      	beq.n	801073a <AT_SendCommand+0x17e>
    while ((HAL_GetTick() - start_tick) < timeout_ms) {
 801071a:	f002 f85f 	bl	80127dc <HAL_GetTick>
 801071e:	4602      	mov	r2, r0
 8010720:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8010724:	1ad3      	subs	r3, r2, r3
 8010726:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 801072a:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 801072e:	6812      	ldr	r2, [r2, #0]
 8010730:	429a      	cmp	r2, r3
 8010732:	d8c1      	bhi.n	80106b8 <AT_SendCommand+0xfc>
 8010734:	e002      	b.n	801073c <AT_SendCommand+0x180>
                    break;
                }
            } else {
                break;  // Buffer full
 8010736:	bf00      	nop
 8010738:	e000      	b.n	801073c <AT_SendCommand+0x180>
                    break;
 801073a:	bf00      	nop
            }
        }
    }
    
    at_response_buffer[received_bytes] = '\0';
 801073c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8010740:	4a32      	ldr	r2, [pc, #200]	@ (801080c <AT_SendCommand+0x250>)
 8010742:	2100      	movs	r1, #0
 8010744:	54d1      	strb	r1, [r2, r3]
    at_response_len = received_bytes;
 8010746:	4a32      	ldr	r2, [pc, #200]	@ (8010810 <AT_SendCommand+0x254>)
 8010748:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 801074c:	8013      	strh	r3, [r2, #0]
    
    // Note: Interrupt-based receive is stopped during AT commands to avoid conflicts
    // It will be restarted by firmware_update module after AT commands complete
    
    // Copy response if buffer provided
    if (response != NULL && response_len > 0 && at_response_len > 0) {
 801074e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010752:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	2b00      	cmp	r3, #0
 801075a:	d038      	beq.n	80107ce <AT_SendCommand+0x212>
 801075c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010760:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8010764:	881b      	ldrh	r3, [r3, #0]
 8010766:	2b00      	cmp	r3, #0
 8010768:	d031      	beq.n	80107ce <AT_SendCommand+0x212>
 801076a:	4b29      	ldr	r3, [pc, #164]	@ (8010810 <AT_SendCommand+0x254>)
 801076c:	881b      	ldrh	r3, [r3, #0]
 801076e:	b29b      	uxth	r3, r3
 8010770:	2b00      	cmp	r3, #0
 8010772:	d02c      	beq.n	80107ce <AT_SendCommand+0x212>
        uint16_t copy_len = (at_response_len < response_len - 1) ? 
 8010774:	4b26      	ldr	r3, [pc, #152]	@ (8010810 <AT_SendCommand+0x254>)
 8010776:	881b      	ldrh	r3, [r3, #0]
 8010778:	b29b      	uxth	r3, r3
 801077a:	461a      	mov	r2, r3
 801077c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010780:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8010784:	881b      	ldrh	r3, [r3, #0]
 8010786:	3b01      	subs	r3, #1
 8010788:	429a      	cmp	r2, r3
 801078a:	db07      	blt.n	801079c <AT_SendCommand+0x1e0>
 801078c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010790:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8010794:	881b      	ldrh	r3, [r3, #0]
 8010796:	3b01      	subs	r3, #1
 8010798:	b29b      	uxth	r3, r3
 801079a:	e002      	b.n	80107a2 <AT_SendCommand+0x1e6>
 801079c:	4b1c      	ldr	r3, [pc, #112]	@ (8010810 <AT_SendCommand+0x254>)
 801079e:	881b      	ldrh	r3, [r3, #0]
 80107a0:	b29b      	uxth	r3, r3
 80107a2:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
                            at_response_len : response_len - 1;
        memcpy(response, at_response_buffer, copy_len);
 80107a6:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80107aa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80107ae:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80107b2:	4916      	ldr	r1, [pc, #88]	@ (801080c <AT_SendCommand+0x250>)
 80107b4:	6818      	ldr	r0, [r3, #0]
 80107b6:	f005 fa33 	bl	8015c20 <memcpy>
        response[copy_len] = '\0';
 80107ba:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80107be:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80107c2:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 80107c6:	6812      	ldr	r2, [r2, #0]
 80107c8:	4413      	add	r3, r2
 80107ca:	2200      	movs	r2, #0
 80107cc:	701a      	strb	r2, [r3, #0]
    }
    
    // Check for OK/ERROR
    if (strstr((char*)at_response_buffer, "OK") != NULL) {
 80107ce:	4912      	ldr	r1, [pc, #72]	@ (8010818 <AT_SendCommand+0x25c>)
 80107d0:	480e      	ldr	r0, [pc, #56]	@ (801080c <AT_SendCommand+0x250>)
 80107d2:	f005 f9e2 	bl	8015b9a <strstr>
 80107d6:	4603      	mov	r3, r0
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d001      	beq.n	80107e0 <AT_SendCommand+0x224>
        return AT_OK;
 80107dc:	2300      	movs	r3, #0
 80107de:	e010      	b.n	8010802 <AT_SendCommand+0x246>
    } else if (strstr((char*)at_response_buffer, "ERROR") != NULL) {
 80107e0:	490e      	ldr	r1, [pc, #56]	@ (801081c <AT_SendCommand+0x260>)
 80107e2:	480a      	ldr	r0, [pc, #40]	@ (801080c <AT_SendCommand+0x250>)
 80107e4:	f005 f9d9 	bl	8015b9a <strstr>
 80107e8:	4603      	mov	r3, r0
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d001      	beq.n	80107f2 <AT_SendCommand+0x236>
        return AT_ERROR;
 80107ee:	2301      	movs	r3, #1
 80107f0:	e007      	b.n	8010802 <AT_SendCommand+0x246>
    }
    
    return (at_response_len > 0) ? AT_OK : AT_TIMEOUT;
 80107f2:	4b07      	ldr	r3, [pc, #28]	@ (8010810 <AT_SendCommand+0x254>)
 80107f4:	881b      	ldrh	r3, [r3, #0]
 80107f6:	b29b      	uxth	r3, r3
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d001      	beq.n	8010800 <AT_SendCommand+0x244>
 80107fc:	2300      	movs	r3, #0
 80107fe:	e000      	b.n	8010802 <AT_SendCommand+0x246>
 8010800:	2302      	movs	r3, #2
}
 8010802:	4618      	mov	r0, r3
 8010804:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 8010808:	46bd      	mov	sp, r7
 801080a:	bd90      	pop	{r4, r7, pc}
 801080c:	20000098 	.word	0x20000098
 8010810:	20000198 	.word	0x20000198
 8010814:	200013b8 	.word	0x200013b8
 8010818:	08016dc8 	.word	0x08016dc8
 801081c:	08016dcc 	.word	0x08016dcc

08010820 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8010820:	b480      	push	{r7}
 8010822:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8010824:	f3bf 8f4f 	dsb	sy
}
 8010828:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 801082a:	4b06      	ldr	r3, [pc, #24]	@ (8010844 <__NVIC_SystemReset+0x24>)
 801082c:	68db      	ldr	r3, [r3, #12]
 801082e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8010832:	4904      	ldr	r1, [pc, #16]	@ (8010844 <__NVIC_SystemReset+0x24>)
 8010834:	4b04      	ldr	r3, [pc, #16]	@ (8010848 <__NVIC_SystemReset+0x28>)
 8010836:	4313      	orrs	r3, r2
 8010838:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 801083a:	f3bf 8f4f 	dsb	sy
}
 801083e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8010840:	bf00      	nop
 8010842:	e7fd      	b.n	8010840 <__NVIC_SystemReset+0x20>
 8010844:	e000ed00 	.word	0xe000ed00
 8010848:	05fa0004 	.word	0x05fa0004

0801084c <dying_gasp>:
static void handle_bl_response(const char *line);
static void handle_app_response(const char *line);
static void process_rx_data(void);

static void dying_gasp(const char *msg)
{
 801084c:	b580      	push	{r7, lr}
 801084e:	b0a4      	sub	sp, #144	@ 0x90
 8010850:	af00      	add	r7, sp, #0
 8010852:	6078      	str	r0, [r7, #4]
    char buf[128];
    size_t n = snprintf(buf, sizeof(buf), "Bootloader Error! %s\r\n", msg ? msg : "Unknown");
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d001      	beq.n	801085e <dying_gasp+0x12>
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	e000      	b.n	8010860 <dying_gasp+0x14>
 801085e:	4b0d      	ldr	r3, [pc, #52]	@ (8010894 <dying_gasp+0x48>)
 8010860:	f107 000c 	add.w	r0, r7, #12
 8010864:	4a0c      	ldr	r2, [pc, #48]	@ (8010898 <dying_gasp+0x4c>)
 8010866:	2180      	movs	r1, #128	@ 0x80
 8010868:	f005 f8f6 	bl	8015a58 <sniprintf>
 801086c:	4603      	mov	r3, r0
 801086e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_UART_Transmit(STEPHANO_UART_PTR, (uint8_t *)buf, (uint16_t)n, 1000);
 8010872:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010876:	b29a      	uxth	r2, r3
 8010878:	f107 010c 	add.w	r1, r7, #12
 801087c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010880:	4806      	ldr	r0, [pc, #24]	@ (801089c <dying_gasp+0x50>)
 8010882:	f003 fead 	bl	80145e0 <HAL_UART_Transmit>
    HAL_Delay(100);
 8010886:	2064      	movs	r0, #100	@ 0x64
 8010888:	f001 ffb4 	bl	80127f4 <HAL_Delay>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801088c:	b672      	cpsid	i
}
 801088e:	bf00      	nop
    __disable_irq();
    NVIC_SystemReset();
 8010890:	f7ff ffc6 	bl	8010820 <__NVIC_SystemReset>
 8010894:	08016e34 	.word	0x08016e34
 8010898:	08016e3c 	.word	0x08016e3c
 801089c:	200013b8 	.word	0x200013b8

080108a0 <Stephano_PowerOn>:
}

static void Stephano_PowerOn(void)
{
 80108a0:	b580      	push	{r7, lr}
 80108a2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(n_STEPHANO_ON_GPIO_Port, n_STEPHANO_ON_Pin, GPIO_PIN_RESET);
 80108a4:	2200      	movs	r2, #0
 80108a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80108aa:	4804      	ldr	r0, [pc, #16]	@ (80108bc <Stephano_PowerOn+0x1c>)
 80108ac:	f002 fff2 	bl	8013894 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80108b0:	2064      	movs	r0, #100	@ 0x64
 80108b2:	f001 ff9f 	bl	80127f4 <HAL_Delay>
}
 80108b6:	bf00      	nop
 80108b8:	bd80      	pop	{r7, pc}
 80108ba:	bf00      	nop
 80108bc:	40020400 	.word	0x40020400

080108c0 <Stephano_Reset>:

static void Stephano_Reset(void)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(n_STEPHANO_RST_GPIO_Port, n_STEPHANO_RST_Pin, GPIO_PIN_RESET);
 80108c4:	2200      	movs	r2, #0
 80108c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80108ca:	4808      	ldr	r0, [pc, #32]	@ (80108ec <Stephano_Reset+0x2c>)
 80108cc:	f002 ffe2 	bl	8013894 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80108d0:	2064      	movs	r0, #100	@ 0x64
 80108d2:	f001 ff8f 	bl	80127f4 <HAL_Delay>
    HAL_GPIO_WritePin(n_STEPHANO_RST_GPIO_Port, n_STEPHANO_RST_Pin, GPIO_PIN_SET);
 80108d6:	2201      	movs	r2, #1
 80108d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80108dc:	4803      	ldr	r0, [pc, #12]	@ (80108ec <Stephano_Reset+0x2c>)
 80108de:	f002 ffd9 	bl	8013894 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80108e2:	2064      	movs	r0, #100	@ 0x64
 80108e4:	f001 ff86 	bl	80127f4 <HAL_Delay>
}
 80108e8:	bf00      	nop
 80108ea:	bd80      	pop	{r7, pc}
 80108ec:	40020400 	.word	0x40020400

080108f0 <wait_for_ready>:

static bool wait_for_ready(uint32_t timeout_ms)
{
 80108f0:	b580      	push	{r7, lr}
 80108f2:	b08e      	sub	sp, #56	@ 0x38
 80108f4:	af00      	add	r7, sp, #0
 80108f6:	6078      	str	r0, [r7, #4]
    uint32_t start = HAL_GetTick();
 80108f8:	f001 ff70 	bl	80127dc <HAL_GetTick>
 80108fc:	6338      	str	r0, [r7, #48]	@ 0x30
    char buf[32];
    uint16_t bi = 0;
 80108fe:	2300      	movs	r3, #0
 8010900:	86fb      	strh	r3, [r7, #54]	@ 0x36

    while ((HAL_GetTick() - start) < timeout_ms) {
 8010902:	e025      	b.n	8010950 <wait_for_ready+0x60>
        uint8_t b;
        if (HAL_UART_Receive(STEPHANO_UART_PTR, &b, 1, 50) == HAL_OK) {
 8010904:	f107 010f 	add.w	r1, r7, #15
 8010908:	2332      	movs	r3, #50	@ 0x32
 801090a:	2201      	movs	r2, #1
 801090c:	4817      	ldr	r0, [pc, #92]	@ (801096c <wait_for_ready+0x7c>)
 801090e:	f003 fef2 	bl	80146f6 <HAL_UART_Receive>
 8010912:	4603      	mov	r3, r0
 8010914:	2b00      	cmp	r3, #0
 8010916:	d11b      	bne.n	8010950 <wait_for_ready+0x60>
            if (bi < sizeof(buf) - 1) {
 8010918:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801091a:	2b1e      	cmp	r3, #30
 801091c:	d818      	bhi.n	8010950 <wait_for_ready+0x60>
                buf[bi++] = (char)b;
 801091e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010920:	1c5a      	adds	r2, r3, #1
 8010922:	86fa      	strh	r2, [r7, #54]	@ 0x36
 8010924:	7bfa      	ldrb	r2, [r7, #15]
 8010926:	3338      	adds	r3, #56	@ 0x38
 8010928:	443b      	add	r3, r7
 801092a:	f803 2c28 	strb.w	r2, [r3, #-40]
                buf[bi] = '\0';
 801092e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010930:	3338      	adds	r3, #56	@ 0x38
 8010932:	443b      	add	r3, r7
 8010934:	2200      	movs	r2, #0
 8010936:	f803 2c28 	strb.w	r2, [r3, #-40]
                if (strstr(buf, "Ready") != NULL)
 801093a:	f107 0310 	add.w	r3, r7, #16
 801093e:	490c      	ldr	r1, [pc, #48]	@ (8010970 <wait_for_ready+0x80>)
 8010940:	4618      	mov	r0, r3
 8010942:	f005 f92a 	bl	8015b9a <strstr>
 8010946:	4603      	mov	r3, r0
 8010948:	2b00      	cmp	r3, #0
 801094a:	d001      	beq.n	8010950 <wait_for_ready+0x60>
                    return true;
 801094c:	2301      	movs	r3, #1
 801094e:	e008      	b.n	8010962 <wait_for_ready+0x72>
    while ((HAL_GetTick() - start) < timeout_ms) {
 8010950:	f001 ff44 	bl	80127dc <HAL_GetTick>
 8010954:	4602      	mov	r2, r0
 8010956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010958:	1ad3      	subs	r3, r2, r3
 801095a:	687a      	ldr	r2, [r7, #4]
 801095c:	429a      	cmp	r2, r3
 801095e:	d8d1      	bhi.n	8010904 <wait_for_ready+0x14>
            }
        }
    }
    return false;
 8010960:	2300      	movs	r3, #0
}
 8010962:	4618      	mov	r0, r3
 8010964:	3738      	adds	r7, #56	@ 0x38
 8010966:	46bd      	mov	sp, r7
 8010968:	bd80      	pop	{r7, pc}
 801096a:	bf00      	nop
 801096c:	200013b8 	.word	0x200013b8
 8010970:	08016e54 	.word	0x08016e54

08010974 <get_bootloader_version>:

static void get_bootloader_version(char *buf, size_t len)
{
 8010974:	b480      	push	{r7}
 8010976:	b085      	sub	sp, #20
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
 801097c:	6039      	str	r1, [r7, #0]
    const uint8_t *meta = (const uint8_t *)_app_metadata_start;
 801097e:	4b15      	ldr	r3, [pc, #84]	@ (80109d4 <get_bootloader_version+0x60>)
 8010980:	60bb      	str	r3, [r7, #8]
    size_t i;
    if (len < 9) return;
 8010982:	683b      	ldr	r3, [r7, #0]
 8010984:	2b08      	cmp	r3, #8
 8010986:	d91e      	bls.n	80109c6 <get_bootloader_version+0x52>
    for (i = 0; i < 8 && meta[APP_METADATA_OFFSET_VERSION + i] != 0; i++)
 8010988:	2300      	movs	r3, #0
 801098a:	60fb      	str	r3, [r7, #12]
 801098c:	e00b      	b.n	80109a6 <get_bootloader_version+0x32>
        buf[i] = (char)meta[APP_METADATA_OFFSET_VERSION + i];
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	3318      	adds	r3, #24
 8010992:	68ba      	ldr	r2, [r7, #8]
 8010994:	441a      	add	r2, r3
 8010996:	6879      	ldr	r1, [r7, #4]
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	440b      	add	r3, r1
 801099c:	7812      	ldrb	r2, [r2, #0]
 801099e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 8 && meta[APP_METADATA_OFFSET_VERSION + i] != 0; i++)
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	3301      	adds	r3, #1
 80109a4:	60fb      	str	r3, [r7, #12]
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	2b07      	cmp	r3, #7
 80109aa:	d806      	bhi.n	80109ba <get_bootloader_version+0x46>
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	3318      	adds	r3, #24
 80109b0:	68ba      	ldr	r2, [r7, #8]
 80109b2:	4413      	add	r3, r2
 80109b4:	781b      	ldrb	r3, [r3, #0]
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d1e9      	bne.n	801098e <get_bootloader_version+0x1a>
    buf[i] = '\0';
 80109ba:	687a      	ldr	r2, [r7, #4]
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	4413      	add	r3, r2
 80109c0:	2200      	movs	r2, #0
 80109c2:	701a      	strb	r2, [r3, #0]
 80109c4:	e000      	b.n	80109c8 <get_bootloader_version+0x54>
    if (len < 9) return;
 80109c6:	bf00      	nop
}
 80109c8:	3714      	adds	r7, #20
 80109ca:	46bd      	mov	sp, r7
 80109cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d0:	4770      	bx	lr
 80109d2:	bf00      	nop
 80109d4:	08017578 	.word	0x08017578

080109d8 <find_metadata_in_sector>:

/* Search sector for metadata at 8-byte boundaries. */
static const uint8_t *find_metadata_in_sector(uint32_t sector_addr, uint32_t sector_size)
{
 80109d8:	b580      	push	{r7, lr}
 80109da:	b084      	sub	sp, #16
 80109dc:	af00      	add	r7, sp, #0
 80109de:	6078      	str	r0, [r7, #4]
 80109e0:	6039      	str	r1, [r7, #0]
    static const uint8_t MAGIC[8] = { 0xDE, 0xAD, 0xBE, 0xEF, 0xCA, 0xFE, 0xBA, 0xBE };
    uint32_t addr;
    for (addr = sector_addr; addr + APP_METADATA_SIZE <= sector_addr + sector_size; addr += 8) {
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	60fb      	str	r3, [r7, #12]
 80109e6:	e00e      	b.n	8010a06 <find_metadata_in_sector+0x2e>
        const uint8_t *p = (const uint8_t *)addr;
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	60bb      	str	r3, [r7, #8]
        if (memcmp(p + APP_METADATA_OFFSET_MAGIC, MAGIC, 8) == 0)
 80109ec:	2208      	movs	r2, #8
 80109ee:	490c      	ldr	r1, [pc, #48]	@ (8010a20 <find_metadata_in_sector+0x48>)
 80109f0:	68b8      	ldr	r0, [r7, #8]
 80109f2:	f005 f895 	bl	8015b20 <memcmp>
 80109f6:	4603      	mov	r3, r0
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d101      	bne.n	8010a00 <find_metadata_in_sector+0x28>
            return p;
 80109fc:	68bb      	ldr	r3, [r7, #8]
 80109fe:	e00b      	b.n	8010a18 <find_metadata_in_sector+0x40>
    for (addr = sector_addr; addr + APP_METADATA_SIZE <= sector_addr + sector_size; addr += 8) {
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	3308      	adds	r3, #8
 8010a04:	60fb      	str	r3, [r7, #12]
 8010a06:	68fb      	ldr	r3, [r7, #12]
 8010a08:	f103 0258 	add.w	r2, r3, #88	@ 0x58
 8010a0c:	6879      	ldr	r1, [r7, #4]
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	440b      	add	r3, r1
 8010a12:	429a      	cmp	r2, r3
 8010a14:	d9e8      	bls.n	80109e8 <find_metadata_in_sector+0x10>
    }
    return NULL;
 8010a16:	2300      	movs	r3, #0
}
 8010a18:	4618      	mov	r0, r3
 8010a1a:	3710      	adds	r7, #16
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	bd80      	pop	{r7, pc}
 8010a20:	08017250 	.word	0x08017250

08010a24 <get_app_version>:

static void get_app_version(char *buf, size_t len)
{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	b084      	sub	sp, #16
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
 8010a2c:	6039      	str	r1, [r7, #0]
    const uint8_t *meta = find_metadata_in_sector(FLASH_SECTOR_7_ADDRESS, FLASH_SECTOR_SIZE_6_7);
 8010a2e:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8010a32:	481b      	ldr	r0, [pc, #108]	@ (8010aa0 <get_app_version+0x7c>)
 8010a34:	f7ff ffd0 	bl	80109d8 <find_metadata_in_sector>
 8010a38:	60b8      	str	r0, [r7, #8]
    if (meta != NULL) {
 8010a3a:	68bb      	ldr	r3, [r7, #8]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d01e      	beq.n	8010a7e <get_app_version+0x5a>
        size_t i;
        for (i = 0; i < 8 && meta[APP_METADATA_OFFSET_VERSION + i] != 0; i++)
 8010a40:	2300      	movs	r3, #0
 8010a42:	60fb      	str	r3, [r7, #12]
 8010a44:	e00b      	b.n	8010a5e <get_app_version+0x3a>
            buf[i] = (char)meta[APP_METADATA_OFFSET_VERSION + i];
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	3318      	adds	r3, #24
 8010a4a:	68ba      	ldr	r2, [r7, #8]
 8010a4c:	441a      	add	r2, r3
 8010a4e:	6879      	ldr	r1, [r7, #4]
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	440b      	add	r3, r1
 8010a54:	7812      	ldrb	r2, [r2, #0]
 8010a56:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < 8 && meta[APP_METADATA_OFFSET_VERSION + i] != 0; i++)
 8010a58:	68fb      	ldr	r3, [r7, #12]
 8010a5a:	3301      	adds	r3, #1
 8010a5c:	60fb      	str	r3, [r7, #12]
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	2b07      	cmp	r3, #7
 8010a62:	d806      	bhi.n	8010a72 <get_app_version+0x4e>
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	3318      	adds	r3, #24
 8010a68:	68ba      	ldr	r2, [r7, #8]
 8010a6a:	4413      	add	r3, r2
 8010a6c:	781b      	ldrb	r3, [r3, #0]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d1e9      	bne.n	8010a46 <get_app_version+0x22>
        buf[i] = '\0';
 8010a72:	687a      	ldr	r2, [r7, #4]
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	4413      	add	r3, r2
 8010a78:	2200      	movs	r2, #0
 8010a7a:	701a      	strb	r2, [r3, #0]
    } else {
        strncpy(buf, APP_VERSION_NONE, len - 1);
        buf[len - 1] = '\0';
    }
}
 8010a7c:	e00c      	b.n	8010a98 <get_app_version+0x74>
        strncpy(buf, APP_VERSION_NONE, len - 1);
 8010a7e:	683b      	ldr	r3, [r7, #0]
 8010a80:	3b01      	subs	r3, #1
 8010a82:	461a      	mov	r2, r3
 8010a84:	4907      	ldr	r1, [pc, #28]	@ (8010aa4 <get_app_version+0x80>)
 8010a86:	6878      	ldr	r0, [r7, #4]
 8010a88:	f005 f874 	bl	8015b74 <strncpy>
        buf[len - 1] = '\0';
 8010a8c:	683b      	ldr	r3, [r7, #0]
 8010a8e:	3b01      	subs	r3, #1
 8010a90:	687a      	ldr	r2, [r7, #4]
 8010a92:	4413      	add	r3, r2
 8010a94:	2200      	movs	r2, #0
 8010a96:	701a      	strb	r2, [r3, #0]
}
 8010a98:	bf00      	nop
 8010a9a:	3710      	adds	r7, #16
 8010a9c:	46bd      	mov	sp, r7
 8010a9e:	bd80      	pop	{r7, pc}
 8010aa0:	08060000 	.word	0x08060000
 8010aa4:	08016e5c 	.word	0x08016e5c

08010aa8 <Bootloader_RxByte>:

/* Add byte to rx buffer (from UART callback). */
void Bootloader_RxByte(uint8_t b)
{
 8010aa8:	b480      	push	{r7}
 8010aaa:	b085      	sub	sp, #20
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	4603      	mov	r3, r0
 8010ab0:	71fb      	strb	r3, [r7, #7]
    if (rx_count < DOWNLOAD_BUFFER_SIZE) {
 8010ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8010af0 <Bootloader_RxByte+0x48>)
 8010ab4:	881b      	ldrh	r3, [r3, #0]
 8010ab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010aba:	d212      	bcs.n	8010ae2 <Bootloader_RxByte+0x3a>
        uint16_t wi = (rx_head + rx_count) % DOWNLOAD_BUFFER_SIZE;
 8010abc:	4b0d      	ldr	r3, [pc, #52]	@ (8010af4 <Bootloader_RxByte+0x4c>)
 8010abe:	881a      	ldrh	r2, [r3, #0]
 8010ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8010af0 <Bootloader_RxByte+0x48>)
 8010ac2:	881b      	ldrh	r3, [r3, #0]
 8010ac4:	4413      	add	r3, r2
 8010ac6:	b29b      	uxth	r3, r3
 8010ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010acc:	81fb      	strh	r3, [r7, #14]
        rx_buffer[wi] = b;
 8010ace:	89fb      	ldrh	r3, [r7, #14]
 8010ad0:	4909      	ldr	r1, [pc, #36]	@ (8010af8 <Bootloader_RxByte+0x50>)
 8010ad2:	79fa      	ldrb	r2, [r7, #7]
 8010ad4:	54ca      	strb	r2, [r1, r3]
        rx_count++;
 8010ad6:	4b06      	ldr	r3, [pc, #24]	@ (8010af0 <Bootloader_RxByte+0x48>)
 8010ad8:	881b      	ldrh	r3, [r3, #0]
 8010ada:	3301      	adds	r3, #1
 8010adc:	b29a      	uxth	r2, r3
 8010ade:	4b04      	ldr	r3, [pc, #16]	@ (8010af0 <Bootloader_RxByte+0x48>)
 8010ae0:	801a      	strh	r2, [r3, #0]
    }
}
 8010ae2:	bf00      	nop
 8010ae4:	3714      	adds	r7, #20
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aec:	4770      	bx	lr
 8010aee:	bf00      	nop
 8010af0:	2000119e 	.word	0x2000119e
 8010af4:	2000119c 	.word	0x2000119c
 8010af8:	2000019c 	.word	0x2000019c

08010afc <extract_line>:

/* Extract a complete line (up to \r\n) into line_buffer. Returns true if line complete. */
static bool extract_line(void)
{
 8010afc:	b480      	push	{r7}
 8010afe:	b083      	sub	sp, #12
 8010b00:	af00      	add	r7, sp, #0
    while (rx_count > 0) {
 8010b02:	e037      	b.n	8010b74 <extract_line+0x78>
        uint8_t b = rx_buffer[rx_head];
 8010b04:	4b21      	ldr	r3, [pc, #132]	@ (8010b8c <extract_line+0x90>)
 8010b06:	881b      	ldrh	r3, [r3, #0]
 8010b08:	461a      	mov	r2, r3
 8010b0a:	4b21      	ldr	r3, [pc, #132]	@ (8010b90 <extract_line+0x94>)
 8010b0c:	5c9b      	ldrb	r3, [r3, r2]
 8010b0e:	71fb      	strb	r3, [r7, #7]
        rx_head = (rx_head + 1) % DOWNLOAD_BUFFER_SIZE;
 8010b10:	4b1e      	ldr	r3, [pc, #120]	@ (8010b8c <extract_line+0x90>)
 8010b12:	881b      	ldrh	r3, [r3, #0]
 8010b14:	3301      	adds	r3, #1
 8010b16:	425a      	negs	r2, r3
 8010b18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010b1c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8010b20:	bf58      	it	pl
 8010b22:	4253      	negpl	r3, r2
 8010b24:	b29a      	uxth	r2, r3
 8010b26:	4b19      	ldr	r3, [pc, #100]	@ (8010b8c <extract_line+0x90>)
 8010b28:	801a      	strh	r2, [r3, #0]
        rx_count--;
 8010b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8010b94 <extract_line+0x98>)
 8010b2c:	881b      	ldrh	r3, [r3, #0]
 8010b2e:	3b01      	subs	r3, #1
 8010b30:	b29a      	uxth	r2, r3
 8010b32:	4b18      	ldr	r3, [pc, #96]	@ (8010b94 <extract_line+0x98>)
 8010b34:	801a      	strh	r2, [r3, #0]

        if (b == '\n') {
 8010b36:	79fb      	ldrb	r3, [r7, #7]
 8010b38:	2b0a      	cmp	r3, #10
 8010b3a:	d10a      	bne.n	8010b52 <extract_line+0x56>
            line_buffer[line_len] = '\0';
 8010b3c:	4b16      	ldr	r3, [pc, #88]	@ (8010b98 <extract_line+0x9c>)
 8010b3e:	881b      	ldrh	r3, [r3, #0]
 8010b40:	461a      	mov	r2, r3
 8010b42:	4b16      	ldr	r3, [pc, #88]	@ (8010b9c <extract_line+0xa0>)
 8010b44:	2100      	movs	r1, #0
 8010b46:	5499      	strb	r1, [r3, r2]
            line_len = 0;
 8010b48:	4b13      	ldr	r3, [pc, #76]	@ (8010b98 <extract_line+0x9c>)
 8010b4a:	2200      	movs	r2, #0
 8010b4c:	801a      	strh	r2, [r3, #0]
            return true;
 8010b4e:	2301      	movs	r3, #1
 8010b50:	e015      	b.n	8010b7e <extract_line+0x82>
        }
        if (b != '\r' && line_len < LINE_BUFFER_SIZE - 1)
 8010b52:	79fb      	ldrb	r3, [r7, #7]
 8010b54:	2b0d      	cmp	r3, #13
 8010b56:	d00d      	beq.n	8010b74 <extract_line+0x78>
 8010b58:	4b0f      	ldr	r3, [pc, #60]	@ (8010b98 <extract_line+0x9c>)
 8010b5a:	881b      	ldrh	r3, [r3, #0]
 8010b5c:	2b7e      	cmp	r3, #126	@ 0x7e
 8010b5e:	d809      	bhi.n	8010b74 <extract_line+0x78>
            line_buffer[line_len++] = b;
 8010b60:	4b0d      	ldr	r3, [pc, #52]	@ (8010b98 <extract_line+0x9c>)
 8010b62:	881b      	ldrh	r3, [r3, #0]
 8010b64:	1c5a      	adds	r2, r3, #1
 8010b66:	b291      	uxth	r1, r2
 8010b68:	4a0b      	ldr	r2, [pc, #44]	@ (8010b98 <extract_line+0x9c>)
 8010b6a:	8011      	strh	r1, [r2, #0]
 8010b6c:	4619      	mov	r1, r3
 8010b6e:	4a0b      	ldr	r2, [pc, #44]	@ (8010b9c <extract_line+0xa0>)
 8010b70:	79fb      	ldrb	r3, [r7, #7]
 8010b72:	5453      	strb	r3, [r2, r1]
    while (rx_count > 0) {
 8010b74:	4b07      	ldr	r3, [pc, #28]	@ (8010b94 <extract_line+0x98>)
 8010b76:	881b      	ldrh	r3, [r3, #0]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d1c3      	bne.n	8010b04 <extract_line+0x8>
    }
    return false;
 8010b7c:	2300      	movs	r3, #0
}
 8010b7e:	4618      	mov	r0, r3
 8010b80:	370c      	adds	r7, #12
 8010b82:	46bd      	mov	sp, r7
 8010b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b88:	4770      	bx	lr
 8010b8a:	bf00      	nop
 8010b8c:	2000119c 	.word	0x2000119c
 8010b90:	2000019c 	.word	0x2000019c
 8010b94:	2000119e 	.word	0x2000119e
 8010b98:	20001220 	.word	0x20001220
 8010b9c:	200011a0 	.word	0x200011a0

08010ba0 <send_line>:

/* Send string to PC. */
static void send_line(const char *s)
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	b084      	sub	sp, #16
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	6078      	str	r0, [r7, #4]
    size_t len = strlen(s);
 8010ba8:	6878      	ldr	r0, [r7, #4]
 8010baa:	f7ff fb19 	bl	80101e0 <strlen>
 8010bae:	60f8      	str	r0, [r7, #12]
    HAL_UART_Transmit(STEPHANO_UART_PTR, (uint8_t *)s, (uint16_t)len, 2000);
 8010bb0:	68fb      	ldr	r3, [r7, #12]
 8010bb2:	b29a      	uxth	r2, r3
 8010bb4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8010bb8:	6879      	ldr	r1, [r7, #4]
 8010bba:	4807      	ldr	r0, [pc, #28]	@ (8010bd8 <send_line+0x38>)
 8010bbc:	f003 fd10 	bl	80145e0 <HAL_UART_Transmit>
    HAL_UART_Transmit(STEPHANO_UART_PTR, (uint8_t *)"\r\n", 2, 500);
 8010bc0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8010bc4:	2202      	movs	r2, #2
 8010bc6:	4905      	ldr	r1, [pc, #20]	@ (8010bdc <send_line+0x3c>)
 8010bc8:	4803      	ldr	r0, [pc, #12]	@ (8010bd8 <send_line+0x38>)
 8010bca:	f003 fd09 	bl	80145e0 <HAL_UART_Transmit>
}
 8010bce:	bf00      	nop
 8010bd0:	3710      	adds	r7, #16
 8010bd2:	46bd      	mov	sp, r7
 8010bd4:	bd80      	pop	{r7, pc}
 8010bd6:	bf00      	nop
 8010bd8:	200013b8 	.word	0x200013b8
 8010bdc:	08016e64 	.word	0x08016e64

08010be0 <parse_line>:

static bool parse_line(const char *line)
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	b082      	sub	sp, #8
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
    if (downloading_bootloader)
 8010be8:	4b11      	ldr	r3, [pc, #68]	@ (8010c30 <parse_line+0x50>)
 8010bea:	781b      	ldrb	r3, [r3, #0]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d003      	beq.n	8010bf8 <parse_line+0x18>
        handle_bl_response(line);
 8010bf0:	6878      	ldr	r0, [r7, #4]
 8010bf2:	f000 f821 	bl	8010c38 <handle_bl_response>
 8010bf6:	e016      	b.n	8010c26 <parse_line+0x46>
    else if (dl_state == DL_STATE_APP_DOWNLOAD)
 8010bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8010c34 <parse_line+0x54>)
 8010bfa:	781b      	ldrb	r3, [r3, #0]
 8010bfc:	2b0b      	cmp	r3, #11
 8010bfe:	d103      	bne.n	8010c08 <parse_line+0x28>
        handle_app_response(line);
 8010c00:	6878      	ldr	r0, [r7, #4]
 8010c02:	f000 f895 	bl	8010d30 <handle_app_response>
 8010c06:	e00e      	b.n	8010c26 <parse_line+0x46>
    else if (dl_state == DL_STATE_WAIT_BL_RESP)
 8010c08:	4b0a      	ldr	r3, [pc, #40]	@ (8010c34 <parse_line+0x54>)
 8010c0a:	781b      	ldrb	r3, [r3, #0]
 8010c0c:	2b07      	cmp	r3, #7
 8010c0e:	d103      	bne.n	8010c18 <parse_line+0x38>
        handle_bl_response(line);
 8010c10:	6878      	ldr	r0, [r7, #4]
 8010c12:	f000 f811 	bl	8010c38 <handle_bl_response>
 8010c16:	e006      	b.n	8010c26 <parse_line+0x46>
    else if (dl_state == DL_STATE_WAIT_APP_RESP)
 8010c18:	4b06      	ldr	r3, [pc, #24]	@ (8010c34 <parse_line+0x54>)
 8010c1a:	781b      	ldrb	r3, [r3, #0]
 8010c1c:	2b0a      	cmp	r3, #10
 8010c1e:	d102      	bne.n	8010c26 <parse_line+0x46>
        handle_app_response(line);
 8010c20:	6878      	ldr	r0, [r7, #4]
 8010c22:	f000 f885 	bl	8010d30 <handle_app_response>
    return true;
 8010c26:	2301      	movs	r3, #1
}
 8010c28:	4618      	mov	r0, r3
 8010c2a:	3708      	adds	r7, #8
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	bd80      	pop	{r7, pc}
 8010c30:	2000122e 	.word	0x2000122e
 8010c34:	2000019a 	.word	0x2000019a

08010c38 <handle_bl_response>:

static void handle_bl_response(const char *line)
{
 8010c38:	b580      	push	{r7, lr}
 8010c3a:	b088      	sub	sp, #32
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
    if (dl_state == DL_STATE_WAIT_BL_RESP) {
 8010c40:	4b2f      	ldr	r3, [pc, #188]	@ (8010d00 <handle_bl_response+0xc8>)
 8010c42:	781b      	ldrb	r3, [r3, #0]
 8010c44:	2b07      	cmp	r3, #7
 8010c46:	d157      	bne.n	8010cf8 <handle_bl_response+0xc0>
        if (strncmp(line, "WSM BL OK", 9) == 0) {
 8010c48:	2209      	movs	r2, #9
 8010c4a:	492e      	ldr	r1, [pc, #184]	@ (8010d04 <handle_bl_response+0xcc>)
 8010c4c:	6878      	ldr	r0, [r7, #4]
 8010c4e:	f004 ff7f 	bl	8015b50 <strncmp>
 8010c52:	4603      	mov	r3, r0
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d103      	bne.n	8010c60 <handle_bl_response+0x28>
            dl_state = DL_STATE_SEND_WSM_APP;
 8010c58:	4b29      	ldr	r3, [pc, #164]	@ (8010d00 <handle_bl_response+0xc8>)
 8010c5a:	2209      	movs	r2, #9
 8010c5c:	701a      	strb	r2, [r3, #0]
            return;
 8010c5e:	e04b      	b.n	8010cf8 <handle_bl_response+0xc0>
        }
        if (strncmp(line, "WSM BL ", 7) == 0) {
 8010c60:	2207      	movs	r2, #7
 8010c62:	4929      	ldr	r1, [pc, #164]	@ (8010d08 <handle_bl_response+0xd0>)
 8010c64:	6878      	ldr	r0, [r7, #4]
 8010c66:	f004 ff73 	bl	8015b50 <strncmp>
 8010c6a:	4603      	mov	r3, r0
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d143      	bne.n	8010cf8 <handle_bl_response+0xc0>
            unsigned int size_val = 0;
 8010c70:	2300      	movs	r3, #0
 8010c72:	61bb      	str	r3, [r7, #24]
            char new_ver[16] = {0};
 8010c74:	f107 0308 	add.w	r3, r7, #8
 8010c78:	2200      	movs	r2, #0
 8010c7a:	601a      	str	r2, [r3, #0]
 8010c7c:	605a      	str	r2, [r3, #4]
 8010c7e:	609a      	str	r2, [r3, #8]
 8010c80:	60da      	str	r2, [r3, #12]
            int n = sscanf(line + 7, "%15s %u", new_ver, &size_val);
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	1dd8      	adds	r0, r3, #7
 8010c86:	f107 0318 	add.w	r3, r7, #24
 8010c8a:	f107 0208 	add.w	r2, r7, #8
 8010c8e:	491f      	ldr	r1, [pc, #124]	@ (8010d0c <handle_bl_response+0xd4>)
 8010c90:	f004 ff18 	bl	8015ac4 <siscanf>
 8010c94:	61f8      	str	r0, [r7, #28]
            if (n >= 2 && size_val > 0) {
 8010c96:	69fb      	ldr	r3, [r7, #28]
 8010c98:	2b01      	cmp	r3, #1
 8010c9a:	dd2d      	ble.n	8010cf8 <handle_bl_response+0xc0>
 8010c9c:	69bb      	ldr	r3, [r7, #24]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d02a      	beq.n	8010cf8 <handle_bl_response+0xc0>
                if (size_val > FLASH_SECTOR_SIZE_6_7) {
 8010ca2:	69bb      	ldr	r3, [r7, #24]
 8010ca4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010ca8:	d905      	bls.n	8010cb6 <handle_bl_response+0x7e>
                    send_line("BL DL ERROR");
 8010caa:	4819      	ldr	r0, [pc, #100]	@ (8010d10 <handle_bl_response+0xd8>)
 8010cac:	f7ff ff78 	bl	8010ba0 <send_line>
                    dying_gasp("New bootloader too large");
 8010cb0:	4818      	ldr	r0, [pc, #96]	@ (8010d14 <handle_bl_response+0xdc>)
 8010cb2:	f7ff fdcb 	bl	801084c <dying_gasp>
                }
                if (!Flash_EraseSector(FLASH_SECTOR_DOWNLOAD)) {
 8010cb6:	2006      	movs	r0, #6
 8010cb8:	f000 fd94 	bl	80117e4 <Flash_EraseSector>
 8010cbc:	4603      	mov	r3, r0
 8010cbe:	f083 0301 	eor.w	r3, r3, #1
 8010cc2:	b2db      	uxtb	r3, r3
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d005      	beq.n	8010cd4 <handle_bl_response+0x9c>
                    send_line("BL DL ERROR");
 8010cc8:	4811      	ldr	r0, [pc, #68]	@ (8010d10 <handle_bl_response+0xd8>)
 8010cca:	f7ff ff69 	bl	8010ba0 <send_line>
                    dying_gasp("Failed to erase sector 6");
 8010cce:	4812      	ldr	r0, [pc, #72]	@ (8010d18 <handle_bl_response+0xe0>)
 8010cd0:	f7ff fdbc 	bl	801084c <dying_gasp>
                }
                send_line("BL DL READY");
 8010cd4:	4811      	ldr	r0, [pc, #68]	@ (8010d1c <handle_bl_response+0xe4>)
 8010cd6:	f7ff ff63 	bl	8010ba0 <send_line>
                download_size = size_val;
 8010cda:	69bb      	ldr	r3, [r7, #24]
 8010cdc:	4a10      	ldr	r2, [pc, #64]	@ (8010d20 <handle_bl_response+0xe8>)
 8010cde:	6013      	str	r3, [r2, #0]
                download_received = 0;
 8010ce0:	4b10      	ldr	r3, [pc, #64]	@ (8010d24 <handle_bl_response+0xec>)
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	601a      	str	r2, [r3, #0]
                expected_packet = 0;
 8010ce6:	4b10      	ldr	r3, [pc, #64]	@ (8010d28 <handle_bl_response+0xf0>)
 8010ce8:	2200      	movs	r2, #0
 8010cea:	801a      	strh	r2, [r3, #0]
                downloading_bootloader = true;
 8010cec:	4b0f      	ldr	r3, [pc, #60]	@ (8010d2c <handle_bl_response+0xf4>)
 8010cee:	2201      	movs	r2, #1
 8010cf0:	701a      	strb	r2, [r3, #0]
                dl_state = DL_STATE_BL_DOWNLOAD;
 8010cf2:	4b03      	ldr	r3, [pc, #12]	@ (8010d00 <handle_bl_response+0xc8>)
 8010cf4:	2208      	movs	r2, #8
 8010cf6:	701a      	strb	r2, [r3, #0]
            }
            return;
        }
    }

}
 8010cf8:	3720      	adds	r7, #32
 8010cfa:	46bd      	mov	sp, r7
 8010cfc:	bd80      	pop	{r7, pc}
 8010cfe:	bf00      	nop
 8010d00:	2000019a 	.word	0x2000019a
 8010d04:	08016e68 	.word	0x08016e68
 8010d08:	08016e74 	.word	0x08016e74
 8010d0c:	08016e7c 	.word	0x08016e7c
 8010d10:	08016e84 	.word	0x08016e84
 8010d14:	08016e90 	.word	0x08016e90
 8010d18:	08016eac 	.word	0x08016eac
 8010d1c:	08016ec8 	.word	0x08016ec8
 8010d20:	20001224 	.word	0x20001224
 8010d24:	20001228 	.word	0x20001228
 8010d28:	2000122c 	.word	0x2000122c
 8010d2c:	2000122e 	.word	0x2000122e

08010d30 <handle_app_response>:

static void handle_app_response(const char *line)
{
 8010d30:	b580      	push	{r7, lr}
 8010d32:	b088      	sub	sp, #32
 8010d34:	af00      	add	r7, sp, #0
 8010d36:	6078      	str	r0, [r7, #4]
    if (dl_state == DL_STATE_WAIT_APP_RESP) {
 8010d38:	4b30      	ldr	r3, [pc, #192]	@ (8010dfc <handle_app_response+0xcc>)
 8010d3a:	781b      	ldrb	r3, [r3, #0]
 8010d3c:	2b0a      	cmp	r3, #10
 8010d3e:	d159      	bne.n	8010df4 <handle_app_response+0xc4>
        if (strncmp(line, "WSM APP OK", 10) == 0) {
 8010d40:	220a      	movs	r2, #10
 8010d42:	492f      	ldr	r1, [pc, #188]	@ (8010e00 <handle_app_response+0xd0>)
 8010d44:	6878      	ldr	r0, [r7, #4]
 8010d46:	f004 ff03 	bl	8015b50 <strncmp>
 8010d4a:	4603      	mov	r3, r0
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d104      	bne.n	8010d5a <handle_app_response+0x2a>
            /* Done - reboot to let stage-1 run */
            HAL_Delay(100);
 8010d50:	2064      	movs	r0, #100	@ 0x64
 8010d52:	f001 fd4f 	bl	80127f4 <HAL_Delay>
            NVIC_SystemReset();
 8010d56:	f7ff fd63 	bl	8010820 <__NVIC_SystemReset>
            return;
        }
        if (strncmp(line, "WSM APP ", 8) == 0) {
 8010d5a:	2208      	movs	r2, #8
 8010d5c:	4929      	ldr	r1, [pc, #164]	@ (8010e04 <handle_app_response+0xd4>)
 8010d5e:	6878      	ldr	r0, [r7, #4]
 8010d60:	f004 fef6 	bl	8015b50 <strncmp>
 8010d64:	4603      	mov	r3, r0
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d144      	bne.n	8010df4 <handle_app_response+0xc4>
            unsigned int size_val = 0;
 8010d6a:	2300      	movs	r3, #0
 8010d6c:	61bb      	str	r3, [r7, #24]
            char new_ver[16] = {0};
 8010d6e:	f107 0308 	add.w	r3, r7, #8
 8010d72:	2200      	movs	r2, #0
 8010d74:	601a      	str	r2, [r3, #0]
 8010d76:	605a      	str	r2, [r3, #4]
 8010d78:	609a      	str	r2, [r3, #8]
 8010d7a:	60da      	str	r2, [r3, #12]
            int n = sscanf(line + 8, "%15s %u", new_ver, &size_val);
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	f103 0008 	add.w	r0, r3, #8
 8010d82:	f107 0318 	add.w	r3, r7, #24
 8010d86:	f107 0208 	add.w	r2, r7, #8
 8010d8a:	491f      	ldr	r1, [pc, #124]	@ (8010e08 <handle_app_response+0xd8>)
 8010d8c:	f004 fe9a 	bl	8015ac4 <siscanf>
 8010d90:	61f8      	str	r0, [r7, #28]
            if (n >= 2 && size_val > 0) {
 8010d92:	69fb      	ldr	r3, [r7, #28]
 8010d94:	2b01      	cmp	r3, #1
 8010d96:	dd2d      	ble.n	8010df4 <handle_app_response+0xc4>
 8010d98:	69bb      	ldr	r3, [r7, #24]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d02a      	beq.n	8010df4 <handle_app_response+0xc4>
                if (size_val > FLASH_SECTOR_SIZE_6_7) {
 8010d9e:	69bb      	ldr	r3, [r7, #24]
 8010da0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010da4:	d905      	bls.n	8010db2 <handle_app_response+0x82>
                    send_line("APP DL ERROR");
 8010da6:	4819      	ldr	r0, [pc, #100]	@ (8010e0c <handle_app_response+0xdc>)
 8010da8:	f7ff fefa 	bl	8010ba0 <send_line>
                    dying_gasp("New application too large");
 8010dac:	4818      	ldr	r0, [pc, #96]	@ (8010e10 <handle_app_response+0xe0>)
 8010dae:	f7ff fd4d 	bl	801084c <dying_gasp>
                }
                if (!Flash_EraseSector(FLASH_SECTOR_DOWNLOAD)) {
 8010db2:	2006      	movs	r0, #6
 8010db4:	f000 fd16 	bl	80117e4 <Flash_EraseSector>
 8010db8:	4603      	mov	r3, r0
 8010dba:	f083 0301 	eor.w	r3, r3, #1
 8010dbe:	b2db      	uxtb	r3, r3
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d005      	beq.n	8010dd0 <handle_app_response+0xa0>
                    send_line("APP DL ERROR");
 8010dc4:	4811      	ldr	r0, [pc, #68]	@ (8010e0c <handle_app_response+0xdc>)
 8010dc6:	f7ff feeb 	bl	8010ba0 <send_line>
                    dying_gasp("Failed to erase sector 6");
 8010dca:	4812      	ldr	r0, [pc, #72]	@ (8010e14 <handle_app_response+0xe4>)
 8010dcc:	f7ff fd3e 	bl	801084c <dying_gasp>
                }
                send_line("APP DL READY");
 8010dd0:	4811      	ldr	r0, [pc, #68]	@ (8010e18 <handle_app_response+0xe8>)
 8010dd2:	f7ff fee5 	bl	8010ba0 <send_line>
                download_size = size_val;
 8010dd6:	69bb      	ldr	r3, [r7, #24]
 8010dd8:	4a10      	ldr	r2, [pc, #64]	@ (8010e1c <handle_app_response+0xec>)
 8010dda:	6013      	str	r3, [r2, #0]
                download_received = 0;
 8010ddc:	4b10      	ldr	r3, [pc, #64]	@ (8010e20 <handle_app_response+0xf0>)
 8010dde:	2200      	movs	r2, #0
 8010de0:	601a      	str	r2, [r3, #0]
                expected_packet = 0;
 8010de2:	4b10      	ldr	r3, [pc, #64]	@ (8010e24 <handle_app_response+0xf4>)
 8010de4:	2200      	movs	r2, #0
 8010de6:	801a      	strh	r2, [r3, #0]
                downloading_bootloader = false;
 8010de8:	4b0f      	ldr	r3, [pc, #60]	@ (8010e28 <handle_app_response+0xf8>)
 8010dea:	2200      	movs	r2, #0
 8010dec:	701a      	strb	r2, [r3, #0]
                dl_state = DL_STATE_APP_DOWNLOAD;
 8010dee:	4b03      	ldr	r3, [pc, #12]	@ (8010dfc <handle_app_response+0xcc>)
 8010df0:	220b      	movs	r2, #11
 8010df2:	701a      	strb	r2, [r3, #0]
            }
            return;
        }
    }

}
 8010df4:	3720      	adds	r7, #32
 8010df6:	46bd      	mov	sp, r7
 8010df8:	bd80      	pop	{r7, pc}
 8010dfa:	bf00      	nop
 8010dfc:	2000019a 	.word	0x2000019a
 8010e00:	08016ed4 	.word	0x08016ed4
 8010e04:	08016ee0 	.word	0x08016ee0
 8010e08:	08016e7c 	.word	0x08016e7c
 8010e0c:	08016eec 	.word	0x08016eec
 8010e10:	08016efc 	.word	0x08016efc
 8010e14:	08016eac 	.word	0x08016eac
 8010e18:	08016f18 	.word	0x08016f18
 8010e1c:	20001224 	.word	0x20001224
 8010e20:	20001228 	.word	0x20001228
 8010e24:	2000122c 	.word	0x2000122c
 8010e28:	2000122e 	.word	0x2000122e

08010e2c <flush_flash_chunk>:
#define FLASH_CHUNK 256
static uint8_t flash_chunk_buf[FLASH_CHUNK];
static uint16_t flash_chunk_len = 0;

static void flush_flash_chunk(void)
{
 8010e2c:	b580      	push	{r7, lr}
 8010e2e:	af00      	add	r7, sp, #0
    if (flash_chunk_len == 0) return;
 8010e30:	4b16      	ldr	r3, [pc, #88]	@ (8010e8c <flush_flash_chunk+0x60>)
 8010e32:	881b      	ldrh	r3, [r3, #0]
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d027      	beq.n	8010e88 <flush_flash_chunk+0x5c>
    if (!Flash_ProgramFirmwareData(download_received, flash_chunk_buf, flash_chunk_len)) {
 8010e38:	4b15      	ldr	r3, [pc, #84]	@ (8010e90 <flush_flash_chunk+0x64>)
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	4a13      	ldr	r2, [pc, #76]	@ (8010e8c <flush_flash_chunk+0x60>)
 8010e3e:	8812      	ldrh	r2, [r2, #0]
 8010e40:	4914      	ldr	r1, [pc, #80]	@ (8010e94 <flush_flash_chunk+0x68>)
 8010e42:	4618      	mov	r0, r3
 8010e44:	f000 fd71 	bl	801192a <Flash_ProgramFirmwareData>
 8010e48:	4603      	mov	r3, r0
 8010e4a:	f083 0301 	eor.w	r3, r3, #1
 8010e4e:	b2db      	uxtb	r3, r3
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d00d      	beq.n	8010e70 <flush_flash_chunk+0x44>
        if (downloading_bootloader)
 8010e54:	4b10      	ldr	r3, [pc, #64]	@ (8010e98 <flush_flash_chunk+0x6c>)
 8010e56:	781b      	ldrb	r3, [r3, #0]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d003      	beq.n	8010e64 <flush_flash_chunk+0x38>
            send_line("BL DATA ERROR");
 8010e5c:	480f      	ldr	r0, [pc, #60]	@ (8010e9c <flush_flash_chunk+0x70>)
 8010e5e:	f7ff fe9f 	bl	8010ba0 <send_line>
 8010e62:	e002      	b.n	8010e6a <flush_flash_chunk+0x3e>
        else
            send_line("APP DATA ERROR");
 8010e64:	480e      	ldr	r0, [pc, #56]	@ (8010ea0 <flush_flash_chunk+0x74>)
 8010e66:	f7ff fe9b 	bl	8010ba0 <send_line>
        dying_gasp("Flash program failed");
 8010e6a:	480e      	ldr	r0, [pc, #56]	@ (8010ea4 <flush_flash_chunk+0x78>)
 8010e6c:	f7ff fcee 	bl	801084c <dying_gasp>
    }
    download_received += flash_chunk_len;
 8010e70:	4b06      	ldr	r3, [pc, #24]	@ (8010e8c <flush_flash_chunk+0x60>)
 8010e72:	881b      	ldrh	r3, [r3, #0]
 8010e74:	461a      	mov	r2, r3
 8010e76:	4b06      	ldr	r3, [pc, #24]	@ (8010e90 <flush_flash_chunk+0x64>)
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	4413      	add	r3, r2
 8010e7c:	4a04      	ldr	r2, [pc, #16]	@ (8010e90 <flush_flash_chunk+0x64>)
 8010e7e:	6013      	str	r3, [r2, #0]
    flash_chunk_len = 0;
 8010e80:	4b02      	ldr	r3, [pc, #8]	@ (8010e8c <flush_flash_chunk+0x60>)
 8010e82:	2200      	movs	r2, #0
 8010e84:	801a      	strh	r2, [r3, #0]
 8010e86:	e000      	b.n	8010e8a <flush_flash_chunk+0x5e>
    if (flash_chunk_len == 0) return;
 8010e88:	bf00      	nop
}
 8010e8a:	bd80      	pop	{r7, pc}
 8010e8c:	20001338 	.word	0x20001338
 8010e90:	20001228 	.word	0x20001228
 8010e94:	20001238 	.word	0x20001238
 8010e98:	2000122e 	.word	0x2000122e
 8010e9c:	08016f28 	.word	0x08016f28
 8010ea0:	08016f38 	.word	0x08016f38
 8010ea4:	08016f48 	.word	0x08016f48

08010ea8 <process_binary_payload>:

static void process_binary_payload(void)
{
 8010ea8:	b580      	push	{r7, lr}
 8010eaa:	b082      	sub	sp, #8
 8010eac:	af00      	add	r7, sp, #0
    if (pending_payload_size == 0) return;
 8010eae:	4b37      	ldr	r3, [pc, #220]	@ (8010f8c <process_binary_payload+0xe4>)
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d063      	beq.n	8010f7e <process_binary_payload+0xd6>

    while (rx_count > 0 && pending_payload_received < pending_payload_size) {
 8010eb6:	e057      	b.n	8010f68 <process_binary_payload+0xc0>
        uint8_t b = rx_buffer[rx_head];
 8010eb8:	4b35      	ldr	r3, [pc, #212]	@ (8010f90 <process_binary_payload+0xe8>)
 8010eba:	881b      	ldrh	r3, [r3, #0]
 8010ebc:	461a      	mov	r2, r3
 8010ebe:	4b35      	ldr	r3, [pc, #212]	@ (8010f94 <process_binary_payload+0xec>)
 8010ec0:	5c9b      	ldrb	r3, [r3, r2]
 8010ec2:	71fb      	strb	r3, [r7, #7]
        rx_head = (rx_head + 1) % DOWNLOAD_BUFFER_SIZE;
 8010ec4:	4b32      	ldr	r3, [pc, #200]	@ (8010f90 <process_binary_payload+0xe8>)
 8010ec6:	881b      	ldrh	r3, [r3, #0]
 8010ec8:	3301      	adds	r3, #1
 8010eca:	425a      	negs	r2, r3
 8010ecc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010ed0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8010ed4:	bf58      	it	pl
 8010ed6:	4253      	negpl	r3, r2
 8010ed8:	b29a      	uxth	r2, r3
 8010eda:	4b2d      	ldr	r3, [pc, #180]	@ (8010f90 <process_binary_payload+0xe8>)
 8010edc:	801a      	strh	r2, [r3, #0]
        rx_count--;
 8010ede:	4b2e      	ldr	r3, [pc, #184]	@ (8010f98 <process_binary_payload+0xf0>)
 8010ee0:	881b      	ldrh	r3, [r3, #0]
 8010ee2:	3b01      	subs	r3, #1
 8010ee4:	b29a      	uxth	r2, r3
 8010ee6:	4b2c      	ldr	r3, [pc, #176]	@ (8010f98 <process_binary_payload+0xf0>)
 8010ee8:	801a      	strh	r2, [r3, #0]

        flash_chunk_buf[flash_chunk_len++] = b;
 8010eea:	4b2c      	ldr	r3, [pc, #176]	@ (8010f9c <process_binary_payload+0xf4>)
 8010eec:	881b      	ldrh	r3, [r3, #0]
 8010eee:	1c5a      	adds	r2, r3, #1
 8010ef0:	b291      	uxth	r1, r2
 8010ef2:	4a2a      	ldr	r2, [pc, #168]	@ (8010f9c <process_binary_payload+0xf4>)
 8010ef4:	8011      	strh	r1, [r2, #0]
 8010ef6:	4619      	mov	r1, r3
 8010ef8:	4a29      	ldr	r2, [pc, #164]	@ (8010fa0 <process_binary_payload+0xf8>)
 8010efa:	79fb      	ldrb	r3, [r7, #7]
 8010efc:	5453      	strb	r3, [r2, r1]
        pending_payload_received++;
 8010efe:	4b29      	ldr	r3, [pc, #164]	@ (8010fa4 <process_binary_payload+0xfc>)
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	3301      	adds	r3, #1
 8010f04:	4a27      	ldr	r2, [pc, #156]	@ (8010fa4 <process_binary_payload+0xfc>)
 8010f06:	6013      	str	r3, [r2, #0]

        if (flash_chunk_len >= FLASH_CHUNK) {
 8010f08:	4b24      	ldr	r3, [pc, #144]	@ (8010f9c <process_binary_payload+0xf4>)
 8010f0a:	881b      	ldrh	r3, [r3, #0]
 8010f0c:	2bff      	cmp	r3, #255	@ 0xff
 8010f0e:	d901      	bls.n	8010f14 <process_binary_payload+0x6c>
            flush_flash_chunk();
 8010f10:	f7ff ff8c 	bl	8010e2c <flush_flash_chunk>
        }

        if (pending_payload_received >= pending_payload_size) {
 8010f14:	4b23      	ldr	r3, [pc, #140]	@ (8010fa4 <process_binary_payload+0xfc>)
 8010f16:	681a      	ldr	r2, [r3, #0]
 8010f18:	4b1c      	ldr	r3, [pc, #112]	@ (8010f8c <process_binary_payload+0xe4>)
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	429a      	cmp	r2, r3
 8010f1e:	d323      	bcc.n	8010f68 <process_binary_payload+0xc0>
            flush_flash_chunk();
 8010f20:	f7ff ff84 	bl	8010e2c <flush_flash_chunk>
            if (downloading_bootloader)
 8010f24:	4b20      	ldr	r3, [pc, #128]	@ (8010fa8 <process_binary_payload+0x100>)
 8010f26:	781b      	ldrb	r3, [r3, #0]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d003      	beq.n	8010f34 <process_binary_payload+0x8c>
                send_line("BL DATA OKAY");
 8010f2c:	481f      	ldr	r0, [pc, #124]	@ (8010fac <process_binary_payload+0x104>)
 8010f2e:	f7ff fe37 	bl	8010ba0 <send_line>
 8010f32:	e002      	b.n	8010f3a <process_binary_payload+0x92>
            else
                send_line("APP DATA OKAY");
 8010f34:	481e      	ldr	r0, [pc, #120]	@ (8010fb0 <process_binary_payload+0x108>)
 8010f36:	f7ff fe33 	bl	8010ba0 <send_line>
            expected_packet++;
 8010f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8010fb4 <process_binary_payload+0x10c>)
 8010f3c:	881b      	ldrh	r3, [r3, #0]
 8010f3e:	3301      	adds	r3, #1
 8010f40:	b29a      	uxth	r2, r3
 8010f42:	4b1c      	ldr	r3, [pc, #112]	@ (8010fb4 <process_binary_payload+0x10c>)
 8010f44:	801a      	strh	r2, [r3, #0]
            pending_payload_size = 0;
 8010f46:	4b11      	ldr	r3, [pc, #68]	@ (8010f8c <process_binary_payload+0xe4>)
 8010f48:	2200      	movs	r2, #0
 8010f4a:	601a      	str	r2, [r3, #0]
            pending_payload_received = 0;
 8010f4c:	4b15      	ldr	r3, [pc, #84]	@ (8010fa4 <process_binary_payload+0xfc>)
 8010f4e:	2200      	movs	r2, #0
 8010f50:	601a      	str	r2, [r3, #0]
            if (download_received >= download_size) {
 8010f52:	4b19      	ldr	r3, [pc, #100]	@ (8010fb8 <process_binary_payload+0x110>)
 8010f54:	681a      	ldr	r2, [r3, #0]
 8010f56:	4b19      	ldr	r3, [pc, #100]	@ (8010fbc <process_binary_payload+0x114>)
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	429a      	cmp	r2, r3
 8010f5c:	d311      	bcc.n	8010f82 <process_binary_payload+0xda>
                HAL_Delay(100);
 8010f5e:	2064      	movs	r0, #100	@ 0x64
 8010f60:	f001 fc48 	bl	80127f4 <HAL_Delay>
                NVIC_SystemReset();
 8010f64:	f7ff fc5c 	bl	8010820 <__NVIC_SystemReset>
    while (rx_count > 0 && pending_payload_received < pending_payload_size) {
 8010f68:	4b0b      	ldr	r3, [pc, #44]	@ (8010f98 <process_binary_payload+0xf0>)
 8010f6a:	881b      	ldrh	r3, [r3, #0]
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d009      	beq.n	8010f84 <process_binary_payload+0xdc>
 8010f70:	4b0c      	ldr	r3, [pc, #48]	@ (8010fa4 <process_binary_payload+0xfc>)
 8010f72:	681a      	ldr	r2, [r3, #0]
 8010f74:	4b05      	ldr	r3, [pc, #20]	@ (8010f8c <process_binary_payload+0xe4>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	429a      	cmp	r2, r3
 8010f7a:	d39d      	bcc.n	8010eb8 <process_binary_payload+0x10>
 8010f7c:	e002      	b.n	8010f84 <process_binary_payload+0xdc>
    if (pending_payload_size == 0) return;
 8010f7e:	bf00      	nop
 8010f80:	e000      	b.n	8010f84 <process_binary_payload+0xdc>
            }
            return;
 8010f82:	bf00      	nop
        }
    }
}
 8010f84:	3708      	adds	r7, #8
 8010f86:	46bd      	mov	sp, r7
 8010f88:	bd80      	pop	{r7, pc}
 8010f8a:	bf00      	nop
 8010f8c:	20001230 	.word	0x20001230
 8010f90:	2000119c 	.word	0x2000119c
 8010f94:	2000019c 	.word	0x2000019c
 8010f98:	2000119e 	.word	0x2000119e
 8010f9c:	20001338 	.word	0x20001338
 8010fa0:	20001238 	.word	0x20001238
 8010fa4:	20001234 	.word	0x20001234
 8010fa8:	2000122e 	.word	0x2000122e
 8010fac:	08016f60 	.word	0x08016f60
 8010fb0:	08016f70 	.word	0x08016f70
 8010fb4:	2000122c 	.word	0x2000122c
 8010fb8:	20001228 	.word	0x20001228
 8010fbc:	20001224 	.word	0x20001224

08010fc0 <parse_data_line>:

/* Parse "BL DATA N SIZE" or "APP DATA N SIZE" and set pending_payload_size. */
static void parse_data_line(const char *line)
{
 8010fc0:	b580      	push	{r7, lr}
 8010fc2:	b086      	sub	sp, #24
 8010fc4:	af00      	add	r7, sp, #0
 8010fc6:	6078      	str	r0, [r7, #4]
    if (strncmp(line, "BL DATA ", 8) == 0) {
 8010fc8:	2208      	movs	r2, #8
 8010fca:	4929      	ldr	r1, [pc, #164]	@ (8011070 <parse_data_line+0xb0>)
 8010fcc:	6878      	ldr	r0, [r7, #4]
 8010fce:	f004 fdbf 	bl	8015b50 <strncmp>
 8010fd2:	4603      	mov	r3, r0
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d120      	bne.n	801101a <parse_data_line+0x5a>
        unsigned int n_val, size_val;
        if (sscanf(line + 8, "%u %u", &n_val, &size_val) == 2) {
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	f103 0008 	add.w	r0, r3, #8
 8010fde:	f107 0310 	add.w	r3, r7, #16
 8010fe2:	f107 0214 	add.w	r2, r7, #20
 8010fe6:	4923      	ldr	r1, [pc, #140]	@ (8011074 <parse_data_line+0xb4>)
 8010fe8:	f004 fd6c 	bl	8015ac4 <siscanf>
 8010fec:	4603      	mov	r3, r0
 8010fee:	2b02      	cmp	r3, #2
 8010ff0:	d13b      	bne.n	801106a <parse_data_line+0xaa>
            if (n_val != expected_packet) {
 8010ff2:	4b21      	ldr	r3, [pc, #132]	@ (8011078 <parse_data_line+0xb8>)
 8010ff4:	881b      	ldrh	r3, [r3, #0]
 8010ff6:	461a      	mov	r2, r3
 8010ff8:	697b      	ldr	r3, [r7, #20]
 8010ffa:	429a      	cmp	r2, r3
 8010ffc:	d006      	beq.n	801100c <parse_data_line+0x4c>
                send_line("BL DATA ERROR");
 8010ffe:	481f      	ldr	r0, [pc, #124]	@ (801107c <parse_data_line+0xbc>)
 8011000:	f7ff fdce 	bl	8010ba0 <send_line>
                dying_gasp("Unexpected packet number");
 8011004:	481e      	ldr	r0, [pc, #120]	@ (8011080 <parse_data_line+0xc0>)
 8011006:	f7ff fc21 	bl	801084c <dying_gasp>
 801100a:	e02e      	b.n	801106a <parse_data_line+0xaa>
                return;
            }
            pending_payload_size = size_val;
 801100c:	693b      	ldr	r3, [r7, #16]
 801100e:	4a1d      	ldr	r2, [pc, #116]	@ (8011084 <parse_data_line+0xc4>)
 8011010:	6013      	str	r3, [r2, #0]
            pending_payload_received = 0;
 8011012:	4b1d      	ldr	r3, [pc, #116]	@ (8011088 <parse_data_line+0xc8>)
 8011014:	2200      	movs	r2, #0
 8011016:	601a      	str	r2, [r3, #0]
 8011018:	e027      	b.n	801106a <parse_data_line+0xaa>
        }
    } else if (strncmp(line, "APP DATA ", 9) == 0) {
 801101a:	2209      	movs	r2, #9
 801101c:	491b      	ldr	r1, [pc, #108]	@ (801108c <parse_data_line+0xcc>)
 801101e:	6878      	ldr	r0, [r7, #4]
 8011020:	f004 fd96 	bl	8015b50 <strncmp>
 8011024:	4603      	mov	r3, r0
 8011026:	2b00      	cmp	r3, #0
 8011028:	d11f      	bne.n	801106a <parse_data_line+0xaa>
        unsigned int n_val, size_val;
        if (sscanf(line + 9, "%u %u", &n_val, &size_val) == 2) {
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	f103 0009 	add.w	r0, r3, #9
 8011030:	f107 0308 	add.w	r3, r7, #8
 8011034:	f107 020c 	add.w	r2, r7, #12
 8011038:	490e      	ldr	r1, [pc, #56]	@ (8011074 <parse_data_line+0xb4>)
 801103a:	f004 fd43 	bl	8015ac4 <siscanf>
 801103e:	4603      	mov	r3, r0
 8011040:	2b02      	cmp	r3, #2
 8011042:	d112      	bne.n	801106a <parse_data_line+0xaa>
            if (n_val != expected_packet) {
 8011044:	4b0c      	ldr	r3, [pc, #48]	@ (8011078 <parse_data_line+0xb8>)
 8011046:	881b      	ldrh	r3, [r3, #0]
 8011048:	461a      	mov	r2, r3
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	429a      	cmp	r2, r3
 801104e:	d006      	beq.n	801105e <parse_data_line+0x9e>
                send_line("APP DATA ERROR");
 8011050:	480f      	ldr	r0, [pc, #60]	@ (8011090 <parse_data_line+0xd0>)
 8011052:	f7ff fda5 	bl	8010ba0 <send_line>
                dying_gasp("Unexpected packet number");
 8011056:	480a      	ldr	r0, [pc, #40]	@ (8011080 <parse_data_line+0xc0>)
 8011058:	f7ff fbf8 	bl	801084c <dying_gasp>
 801105c:	e005      	b.n	801106a <parse_data_line+0xaa>
                return;
            }
            pending_payload_size = size_val;
 801105e:	68bb      	ldr	r3, [r7, #8]
 8011060:	4a08      	ldr	r2, [pc, #32]	@ (8011084 <parse_data_line+0xc4>)
 8011062:	6013      	str	r3, [r2, #0]
            pending_payload_received = 0;
 8011064:	4b08      	ldr	r3, [pc, #32]	@ (8011088 <parse_data_line+0xc8>)
 8011066:	2200      	movs	r2, #0
 8011068:	601a      	str	r2, [r3, #0]
        }
    }
}
 801106a:	3718      	adds	r7, #24
 801106c:	46bd      	mov	sp, r7
 801106e:	bd80      	pop	{r7, pc}
 8011070:	08016f80 	.word	0x08016f80
 8011074:	08016f8c 	.word	0x08016f8c
 8011078:	2000122c 	.word	0x2000122c
 801107c:	08016f28 	.word	0x08016f28
 8011080:	08016f94 	.word	0x08016f94
 8011084:	20001230 	.word	0x20001230
 8011088:	20001234 	.word	0x20001234
 801108c:	08016fb0 	.word	0x08016fb0
 8011090:	08016f38 	.word	0x08016f38

08011094 <process_rx_data>:

static void process_rx_data(void)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b082      	sub	sp, #8
 8011098:	af00      	add	r7, sp, #0
    process_binary_payload();
 801109a:	f7ff ff05 	bl	8010ea8 <process_binary_payload>

    while (extract_line()) {
 801109e:	e020      	b.n	80110e2 <process_rx_data+0x4e>
        const char *line = (const char *)line_buffer;
 80110a0:	4b15      	ldr	r3, [pc, #84]	@ (80110f8 <process_rx_data+0x64>)
 80110a2:	607b      	str	r3, [r7, #4]
        if (dl_state == DL_STATE_BL_DOWNLOAD || dl_state == DL_STATE_APP_DOWNLOAD) {
 80110a4:	4b15      	ldr	r3, [pc, #84]	@ (80110fc <process_rx_data+0x68>)
 80110a6:	781b      	ldrb	r3, [r3, #0]
 80110a8:	2b08      	cmp	r3, #8
 80110aa:	d003      	beq.n	80110b4 <process_rx_data+0x20>
 80110ac:	4b13      	ldr	r3, [pc, #76]	@ (80110fc <process_rx_data+0x68>)
 80110ae:	781b      	ldrb	r3, [r3, #0]
 80110b0:	2b0b      	cmp	r3, #11
 80110b2:	d113      	bne.n	80110dc <process_rx_data+0x48>
            if ((strncmp(line, "BL DATA ", 8) == 0) || (strncmp(line, "APP DATA ", 9) == 0)) {
 80110b4:	2208      	movs	r2, #8
 80110b6:	4912      	ldr	r1, [pc, #72]	@ (8011100 <process_rx_data+0x6c>)
 80110b8:	6878      	ldr	r0, [r7, #4]
 80110ba:	f004 fd49 	bl	8015b50 <strncmp>
 80110be:	4603      	mov	r3, r0
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d007      	beq.n	80110d4 <process_rx_data+0x40>
 80110c4:	2209      	movs	r2, #9
 80110c6:	490f      	ldr	r1, [pc, #60]	@ (8011104 <process_rx_data+0x70>)
 80110c8:	6878      	ldr	r0, [r7, #4]
 80110ca:	f004 fd41 	bl	8015b50 <strncmp>
 80110ce:	4603      	mov	r3, r0
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d103      	bne.n	80110dc <process_rx_data+0x48>
                parse_data_line(line);
 80110d4:	6878      	ldr	r0, [r7, #4]
 80110d6:	f7ff ff73 	bl	8010fc0 <parse_data_line>
                break;
 80110da:	e008      	b.n	80110ee <process_rx_data+0x5a>
            }
        }
        parse_line(line);
 80110dc:	6878      	ldr	r0, [r7, #4]
 80110de:	f7ff fd7f 	bl	8010be0 <parse_line>
    while (extract_line()) {
 80110e2:	f7ff fd0b 	bl	8010afc <extract_line>
 80110e6:	4603      	mov	r3, r0
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d1d9      	bne.n	80110a0 <process_rx_data+0xc>
    }
}
 80110ec:	bf00      	nop
 80110ee:	bf00      	nop
 80110f0:	3708      	adds	r7, #8
 80110f2:	46bd      	mov	sp, r7
 80110f4:	bd80      	pop	{r7, pc}
 80110f6:	bf00      	nop
 80110f8:	200011a0 	.word	0x200011a0
 80110fc:	2000019a 	.word	0x2000019a
 8011100:	08016f80 	.word	0x08016f80
 8011104:	08016fb0 	.word	0x08016fb0

08011108 <Bootloader_StartDownload>:

void Bootloader_StartDownload(void)
{
 8011108:	b580      	push	{r7, lr}
 801110a:	b092      	sub	sp, #72	@ 0x48
 801110c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 801110e:	1d3b      	adds	r3, r7, #4
 8011110:	2200      	movs	r2, #0
 8011112:	601a      	str	r2, [r3, #0]
 8011114:	605a      	str	r2, [r3, #4]
 8011116:	609a      	str	r2, [r3, #8]
 8011118:	60da      	str	r2, [r3, #12]
 801111a:	611a      	str	r2, [r3, #16]

    rx_head = 0;
 801111c:	4b7a      	ldr	r3, [pc, #488]	@ (8011308 <Bootloader_StartDownload+0x200>)
 801111e:	2200      	movs	r2, #0
 8011120:	801a      	strh	r2, [r3, #0]
    rx_count = 0;
 8011122:	4b7a      	ldr	r3, [pc, #488]	@ (801130c <Bootloader_StartDownload+0x204>)
 8011124:	2200      	movs	r2, #0
 8011126:	801a      	strh	r2, [r3, #0]
    line_len = 0;
 8011128:	4b79      	ldr	r3, [pc, #484]	@ (8011310 <Bootloader_StartDownload+0x208>)
 801112a:	2200      	movs	r2, #0
 801112c:	801a      	strh	r2, [r3, #0]
    pending_payload_size = 0;
 801112e:	4b79      	ldr	r3, [pc, #484]	@ (8011314 <Bootloader_StartDownload+0x20c>)
 8011130:	2200      	movs	r2, #0
 8011132:	601a      	str	r2, [r3, #0]
    pending_payload_received = 0;
 8011134:	4b78      	ldr	r3, [pc, #480]	@ (8011318 <Bootloader_StartDownload+0x210>)
 8011136:	2200      	movs	r2, #0
 8011138:	601a      	str	r2, [r3, #0]
    dl_state = DL_STATE_STEPHANO_POWER;
 801113a:	4b78      	ldr	r3, [pc, #480]	@ (801131c <Bootloader_StartDownload+0x214>)
 801113c:	2200      	movs	r2, #0
 801113e:	701a      	strb	r2, [r3, #0]

    /* Drive CTS low before talking to Stephano */
    GPIO_InitStruct.Pin = STEPHANO_CTS_Pin;
 8011140:	2301      	movs	r3, #1
 8011142:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011144:	2301      	movs	r3, #1
 8011146:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011148:	2300      	movs	r3, #0
 801114a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801114c:	2303      	movs	r3, #3
 801114e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(STEPHANO_CTS_GPIO_Port, &GPIO_InitStruct);
 8011150:	1d3b      	adds	r3, r7, #4
 8011152:	4619      	mov	r1, r3
 8011154:	4872      	ldr	r0, [pc, #456]	@ (8011320 <Bootloader_StartDownload+0x218>)
 8011156:	f002 f90b 	bl	8013370 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(STEPHANO_CTS_GPIO_Port, STEPHANO_CTS_Pin, GPIO_PIN_RESET);
 801115a:	2200      	movs	r2, #0
 801115c:	2101      	movs	r1, #1
 801115e:	4870      	ldr	r0, [pc, #448]	@ (8011320 <Bootloader_StartDownload+0x218>)
 8011160:	f002 fb98 	bl	8013894 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8011164:	200a      	movs	r0, #10
 8011166:	f001 fb45 	bl	80127f4 <HAL_Delay>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801116a:	2302      	movs	r3, #2
 801116c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 801116e:	2307      	movs	r3, #7
 8011170:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(STEPHANO_CTS_GPIO_Port, &GPIO_InitStruct);
 8011172:	1d3b      	adds	r3, r7, #4
 8011174:	4619      	mov	r1, r3
 8011176:	486a      	ldr	r0, [pc, #424]	@ (8011320 <Bootloader_StartDownload+0x218>)
 8011178:	f002 f8fa 	bl	8013370 <HAL_GPIO_Init>

    Stephano_PowerOn();
 801117c:	f7ff fb90 	bl	80108a0 <Stephano_PowerOn>
    Stephano_Reset();
 8011180:	f7ff fb9e 	bl	80108c0 <Stephano_Reset>
    HAL_Delay(200);
 8011184:	20c8      	movs	r0, #200	@ 0xc8
 8011186:	f001 fb35 	bl	80127f4 <HAL_Delay>

    __HAL_UART_DISABLE(STEPHANO_UART_PTR);
 801118a:	4b66      	ldr	r3, [pc, #408]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	68da      	ldr	r2, [r3, #12]
 8011190:	4b64      	ldr	r3, [pc, #400]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8011198:	60da      	str	r2, [r3, #12]
    __HAL_UART_HWCONTROL_CTS_DISABLE(STEPHANO_UART_PTR);
 801119a:	4b62      	ldr	r3, [pc, #392]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	3314      	adds	r3, #20
 80111a0:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111a4:	e853 3f00 	ldrex	r3, [r3]
 80111a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80111aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80111b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80111b2:	4b5c      	ldr	r3, [pc, #368]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	3314      	adds	r3, #20
 80111b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80111ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80111bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111be:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80111c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80111c2:	e841 2300 	strex	r3, r2, [r1]
 80111c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80111c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d1e5      	bne.n	801119a <Bootloader_StartDownload+0x92>
 80111ce:	4b55      	ldr	r3, [pc, #340]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 80111d0:	699b      	ldr	r3, [r3, #24]
 80111d2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80111d6:	4a53      	ldr	r2, [pc, #332]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 80111d8:	6193      	str	r3, [r2, #24]
    __HAL_UART_ENABLE(STEPHANO_UART_PTR);
 80111da:	4b52      	ldr	r3, [pc, #328]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	68da      	ldr	r2, [r3, #12]
 80111e0:	4b50      	ldr	r3, [pc, #320]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80111e8:	60da      	str	r2, [r3, #12]

    if (!wait_for_ready(3000))
 80111ea:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80111ee:	f7ff fb7f 	bl	80108f0 <wait_for_ready>
 80111f2:	4603      	mov	r3, r0
 80111f4:	f083 0301 	eor.w	r3, r3, #1
 80111f8:	b2db      	uxtb	r3, r3
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d002      	beq.n	8011204 <Bootloader_StartDownload+0xfc>
        dying_gasp("Stephano Ready timeout");
 80111fe:	484a      	ldr	r0, [pc, #296]	@ (8011328 <Bootloader_StartDownload+0x220>)
 8011200:	f7ff fb24 	bl	801084c <dying_gasp>

    if (AT_SendCommand("AT+RESTORE", NULL, 0, 5000) != AT_OK)
 8011204:	f241 3388 	movw	r3, #5000	@ 0x1388
 8011208:	2200      	movs	r2, #0
 801120a:	2100      	movs	r1, #0
 801120c:	4847      	ldr	r0, [pc, #284]	@ (801132c <Bootloader_StartDownload+0x224>)
 801120e:	f7ff f9d5 	bl	80105bc <AT_SendCommand>
 8011212:	4603      	mov	r3, r0
 8011214:	2b00      	cmp	r3, #0
 8011216:	d002      	beq.n	801121e <Bootloader_StartDownload+0x116>
        dying_gasp("AT+RESTORE failed");
 8011218:	4845      	ldr	r0, [pc, #276]	@ (8011330 <Bootloader_StartDownload+0x228>)
 801121a:	f7ff fb17 	bl	801084c <dying_gasp>
    HAL_Delay(500);
 801121e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8011222:	f001 fae7 	bl	80127f4 <HAL_Delay>

    if (AT_SendCommand("AT+UART_CUR=115200,8,1,0,1", NULL, 0, 2000) != AT_OK)
 8011226:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 801122a:	2200      	movs	r2, #0
 801122c:	2100      	movs	r1, #0
 801122e:	4841      	ldr	r0, [pc, #260]	@ (8011334 <Bootloader_StartDownload+0x22c>)
 8011230:	f7ff f9c4 	bl	80105bc <AT_SendCommand>
 8011234:	4603      	mov	r3, r0
 8011236:	2b00      	cmp	r3, #0
 8011238:	d002      	beq.n	8011240 <Bootloader_StartDownload+0x138>
        dying_gasp("AT+UART_CUR failed");
 801123a:	483f      	ldr	r0, [pc, #252]	@ (8011338 <Bootloader_StartDownload+0x230>)
 801123c:	f7ff fb06 	bl	801084c <dying_gasp>

    __HAL_UART_DISABLE(STEPHANO_UART_PTR);
 8011240:	4b38      	ldr	r3, [pc, #224]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	68da      	ldr	r2, [r3, #12]
 8011246:	4b37      	ldr	r3, [pc, #220]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801124e:	60da      	str	r2, [r3, #12]
    __HAL_UART_HWCONTROL_CTS_ENABLE(STEPHANO_UART_PTR);
 8011250:	4b34      	ldr	r3, [pc, #208]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	3314      	adds	r3, #20
 8011256:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011258:	69fb      	ldr	r3, [r7, #28]
 801125a:	e853 3f00 	ldrex	r3, [r3]
 801125e:	61bb      	str	r3, [r7, #24]
   return(result);
 8011260:	69bb      	ldr	r3, [r7, #24]
 8011262:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8011266:	643b      	str	r3, [r7, #64]	@ 0x40
 8011268:	4b2e      	ldr	r3, [pc, #184]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	3314      	adds	r3, #20
 801126e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011270:	62ba      	str	r2, [r7, #40]	@ 0x28
 8011272:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011274:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011276:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011278:	e841 2300 	strex	r3, r2, [r1]
 801127c:	623b      	str	r3, [r7, #32]
   return(result);
 801127e:	6a3b      	ldr	r3, [r7, #32]
 8011280:	2b00      	cmp	r3, #0
 8011282:	d1e5      	bne.n	8011250 <Bootloader_StartDownload+0x148>
 8011284:	4b27      	ldr	r3, [pc, #156]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 8011286:	699b      	ldr	r3, [r3, #24]
 8011288:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801128c:	4a25      	ldr	r2, [pc, #148]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 801128e:	6193      	str	r3, [r2, #24]
    __HAL_UART_ENABLE(STEPHANO_UART_PTR);
 8011290:	4b24      	ldr	r3, [pc, #144]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	68da      	ldr	r2, [r3, #12]
 8011296:	4b23      	ldr	r3, [pc, #140]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801129e:	60da      	str	r2, [r3, #12]

    if (AT_SendCommand("AT+BLEINIT=2", NULL, 0, 2000) != AT_OK)
 80112a0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80112a4:	2200      	movs	r2, #0
 80112a6:	2100      	movs	r1, #0
 80112a8:	4824      	ldr	r0, [pc, #144]	@ (801133c <Bootloader_StartDownload+0x234>)
 80112aa:	f7ff f987 	bl	80105bc <AT_SendCommand>
 80112ae:	4603      	mov	r3, r0
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d002      	beq.n	80112ba <Bootloader_StartDownload+0x1b2>
        dying_gasp("AT+BLEINIT=2 failed");
 80112b4:	4822      	ldr	r0, [pc, #136]	@ (8011340 <Bootloader_StartDownload+0x238>)
 80112b6:	f7ff fac9 	bl	801084c <dying_gasp>
    if (AT_SendCommand("AT+BLENAME=\"Stephano_Device\"", NULL, 0, 2000) != AT_OK)
 80112ba:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80112be:	2200      	movs	r2, #0
 80112c0:	2100      	movs	r1, #0
 80112c2:	4820      	ldr	r0, [pc, #128]	@ (8011344 <Bootloader_StartDownload+0x23c>)
 80112c4:	f7ff f97a 	bl	80105bc <AT_SendCommand>
 80112c8:	4603      	mov	r3, r0
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d002      	beq.n	80112d4 <Bootloader_StartDownload+0x1cc>
        dying_gasp("AT+BLENAME failed");
 80112ce:	481e      	ldr	r0, [pc, #120]	@ (8011348 <Bootloader_StartDownload+0x240>)
 80112d0:	f7ff fabc 	bl	801084c <dying_gasp>
    if (AT_SendCommand("AT+BLEADVSTART", NULL, 0, 2000) != AT_OK)
 80112d4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80112d8:	2200      	movs	r2, #0
 80112da:	2100      	movs	r1, #0
 80112dc:	481b      	ldr	r0, [pc, #108]	@ (801134c <Bootloader_StartDownload+0x244>)
 80112de:	f7ff f96d 	bl	80105bc <AT_SendCommand>
 80112e2:	4603      	mov	r3, r0
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d002      	beq.n	80112ee <Bootloader_StartDownload+0x1e6>
        dying_gasp("AT+BLEADVSTART failed");
 80112e8:	4819      	ldr	r0, [pc, #100]	@ (8011350 <Bootloader_StartDownload+0x248>)
 80112ea:	f7ff faaf 	bl	801084c <dying_gasp>

    /* Wait for BLE connection; then enter SPP mode */
    dl_state = DL_STATE_WAIT_CONNECT;
 80112ee:	4b0b      	ldr	r3, [pc, #44]	@ (801131c <Bootloader_StartDownload+0x214>)
 80112f0:	2205      	movs	r2, #5
 80112f2:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 80112f4:	2201      	movs	r2, #1
 80112f6:	4917      	ldr	r1, [pc, #92]	@ (8011354 <Bootloader_StartDownload+0x24c>)
 80112f8:	480a      	ldr	r0, [pc, #40]	@ (8011324 <Bootloader_StartDownload+0x21c>)
 80112fa:	f003 fa93 	bl	8014824 <HAL_UART_Receive_IT>
}
 80112fe:	bf00      	nop
 8011300:	3748      	adds	r7, #72	@ 0x48
 8011302:	46bd      	mov	sp, r7
 8011304:	bd80      	pop	{r7, pc}
 8011306:	bf00      	nop
 8011308:	2000119c 	.word	0x2000119c
 801130c:	2000119e 	.word	0x2000119e
 8011310:	20001220 	.word	0x20001220
 8011314:	20001230 	.word	0x20001230
 8011318:	20001234 	.word	0x20001234
 801131c:	2000019a 	.word	0x2000019a
 8011320:	40020000 	.word	0x40020000
 8011324:	200013b8 	.word	0x200013b8
 8011328:	08016fbc 	.word	0x08016fbc
 801132c:	08016fd4 	.word	0x08016fd4
 8011330:	08016fe0 	.word	0x08016fe0
 8011334:	08016ff4 	.word	0x08016ff4
 8011338:	08017010 	.word	0x08017010
 801133c:	08017024 	.word	0x08017024
 8011340:	08017034 	.word	0x08017034
 8011344:	08017048 	.word	0x08017048
 8011348:	08017068 	.word	0x08017068
 801134c:	0801707c 	.word	0x0801707c
 8011350:	0801708c 	.word	0x0801708c
 8011354:	2000122f 	.word	0x2000122f

08011358 <HAL_UART_RxCpltCallback>:

/* Called from HAL when UART receive completes; add byte and restart receive. */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8011358:	b580      	push	{r7, lr}
 801135a:	b082      	sub	sp, #8
 801135c:	af00      	add	r7, sp, #0
 801135e:	6078      	str	r0, [r7, #4]
#if STEPHANO_USE_UART1
    if (huart->Instance == USART1) {
#else
    if (huart->Instance == USART2) {
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	4a08      	ldr	r2, [pc, #32]	@ (8011388 <HAL_UART_RxCpltCallback+0x30>)
 8011366:	4293      	cmp	r3, r2
 8011368:	d109      	bne.n	801137e <HAL_UART_RxCpltCallback+0x26>
#endif
        Bootloader_RxByte(uart_rx_byte);
 801136a:	4b08      	ldr	r3, [pc, #32]	@ (801138c <HAL_UART_RxCpltCallback+0x34>)
 801136c:	781b      	ldrb	r3, [r3, #0]
 801136e:	4618      	mov	r0, r3
 8011370:	f7ff fb9a 	bl	8010aa8 <Bootloader_RxByte>
        HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 8011374:	2201      	movs	r2, #1
 8011376:	4905      	ldr	r1, [pc, #20]	@ (801138c <HAL_UART_RxCpltCallback+0x34>)
 8011378:	4805      	ldr	r0, [pc, #20]	@ (8011390 <HAL_UART_RxCpltCallback+0x38>)
 801137a:	f003 fa53 	bl	8014824 <HAL_UART_Receive_IT>
    }
}
 801137e:	bf00      	nop
 8011380:	3708      	adds	r7, #8
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}
 8011386:	bf00      	nop
 8011388:	40004400 	.word	0x40004400
 801138c:	2000122f 	.word	0x2000122f
 8011390:	200013b8 	.word	0x200013b8

08011394 <Bootloader_Download_Process>:

void Bootloader_Download_Process(void)
{
 8011394:	b580      	push	{r7, lr}
 8011396:	b098      	sub	sp, #96	@ 0x60
 8011398:	af00      	add	r7, sp, #0
    if (dl_state == DL_STATE_WAIT_CONNECT) {
 801139a:	4b36      	ldr	r3, [pc, #216]	@ (8011474 <Bootloader_Download_Process+0xe0>)
 801139c:	781b      	ldrb	r3, [r3, #0]
 801139e:	2b05      	cmp	r3, #5
 80113a0:	d130      	bne.n	8011404 <Bootloader_Download_Process+0x70>
        static uint32_t connect_start = 0;
        if (connect_start == 0) connect_start = HAL_GetTick();
 80113a2:	4b35      	ldr	r3, [pc, #212]	@ (8011478 <Bootloader_Download_Process+0xe4>)
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d104      	bne.n	80113b4 <Bootloader_Download_Process+0x20>
 80113aa:	f001 fa17 	bl	80127dc <HAL_GetTick>
 80113ae:	4603      	mov	r3, r0
 80113b0:	4a31      	ldr	r2, [pc, #196]	@ (8011478 <Bootloader_Download_Process+0xe4>)
 80113b2:	6013      	str	r3, [r2, #0]
        if ((HAL_GetTick() - connect_start) > 10000) {
 80113b4:	f001 fa12 	bl	80127dc <HAL_GetTick>
 80113b8:	4602      	mov	r2, r0
 80113ba:	4b2f      	ldr	r3, [pc, #188]	@ (8011478 <Bootloader_Download_Process+0xe4>)
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	1ad3      	subs	r3, r2, r3
 80113c0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80113c4:	4293      	cmp	r3, r2
 80113c6:	d91a      	bls.n	80113fe <Bootloader_Download_Process+0x6a>
            /* Proceed to SPP mode; user should be connected */
            HAL_UART_AbortReceive_IT(STEPHANO_UART_PTR);
 80113c8:	482c      	ldr	r0, [pc, #176]	@ (801147c <Bootloader_Download_Process+0xe8>)
 80113ca:	f003 fa51 	bl	8014870 <HAL_UART_AbortReceive_IT>
            if (AT_SendCommand("AT+BLESPP", NULL, 0, 2000) != AT_OK)
 80113ce:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80113d2:	2200      	movs	r2, #0
 80113d4:	2100      	movs	r1, #0
 80113d6:	482a      	ldr	r0, [pc, #168]	@ (8011480 <Bootloader_Download_Process+0xec>)
 80113d8:	f7ff f8f0 	bl	80105bc <AT_SendCommand>
 80113dc:	4603      	mov	r3, r0
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d002      	beq.n	80113e8 <Bootloader_Download_Process+0x54>
                dying_gasp("AT+BLESPP failed");
 80113e2:	4828      	ldr	r0, [pc, #160]	@ (8011484 <Bootloader_Download_Process+0xf0>)
 80113e4:	f7ff fa32 	bl	801084c <dying_gasp>
            HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 80113e8:	2201      	movs	r2, #1
 80113ea:	4927      	ldr	r1, [pc, #156]	@ (8011488 <Bootloader_Download_Process+0xf4>)
 80113ec:	4823      	ldr	r0, [pc, #140]	@ (801147c <Bootloader_Download_Process+0xe8>)
 80113ee:	f003 fa19 	bl	8014824 <HAL_UART_Receive_IT>
            dl_state = DL_STATE_SEND_WSM_BL;
 80113f2:	4b20      	ldr	r3, [pc, #128]	@ (8011474 <Bootloader_Download_Process+0xe0>)
 80113f4:	2206      	movs	r2, #6
 80113f6:	701a      	strb	r2, [r3, #0]
            connect_start = 0;
 80113f8:	4b1f      	ldr	r3, [pc, #124]	@ (8011478 <Bootloader_Download_Process+0xe4>)
 80113fa:	2200      	movs	r2, #0
 80113fc:	601a      	str	r2, [r3, #0]
        }
        process_rx_data();
 80113fe:	f7ff fe49 	bl	8011094 <process_rx_data>
        return;
 8011402:	e033      	b.n	801146c <Bootloader_Download_Process+0xd8>
    }

    if (dl_state == DL_STATE_SEND_WSM_BL) {
 8011404:	4b1b      	ldr	r3, [pc, #108]	@ (8011474 <Bootloader_Download_Process+0xe0>)
 8011406:	781b      	ldrb	r3, [r3, #0]
 8011408:	2b06      	cmp	r3, #6
 801140a:	d114      	bne.n	8011436 <Bootloader_Download_Process+0xa2>
        char ver[16];
        char buf[64];
        get_bootloader_version(ver, sizeof(ver));
 801140c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8011410:	2110      	movs	r1, #16
 8011412:	4618      	mov	r0, r3
 8011414:	f7ff faae 	bl	8010974 <get_bootloader_version>
        snprintf(buf, sizeof(buf), "WSM BL %s", ver);
 8011418:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801141c:	4638      	mov	r0, r7
 801141e:	4a1b      	ldr	r2, [pc, #108]	@ (801148c <Bootloader_Download_Process+0xf8>)
 8011420:	2140      	movs	r1, #64	@ 0x40
 8011422:	f004 fb19 	bl	8015a58 <sniprintf>
        send_line(buf);
 8011426:	463b      	mov	r3, r7
 8011428:	4618      	mov	r0, r3
 801142a:	f7ff fbb9 	bl	8010ba0 <send_line>
        dl_state = DL_STATE_WAIT_BL_RESP;
 801142e:	4b11      	ldr	r3, [pc, #68]	@ (8011474 <Bootloader_Download_Process+0xe0>)
 8011430:	2207      	movs	r2, #7
 8011432:	701a      	strb	r2, [r3, #0]
 8011434:	e01a      	b.n	801146c <Bootloader_Download_Process+0xd8>
        return;
    }

    if (dl_state == DL_STATE_SEND_WSM_APP) {
 8011436:	4b0f      	ldr	r3, [pc, #60]	@ (8011474 <Bootloader_Download_Process+0xe0>)
 8011438:	781b      	ldrb	r3, [r3, #0]
 801143a:	2b09      	cmp	r3, #9
 801143c:	d114      	bne.n	8011468 <Bootloader_Download_Process+0xd4>
        char ver[16];
        char buf[64];
        get_app_version(ver, sizeof(ver));
 801143e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8011442:	2110      	movs	r1, #16
 8011444:	4618      	mov	r0, r3
 8011446:	f7ff faed 	bl	8010a24 <get_app_version>
        snprintf(buf, sizeof(buf), "WSM APP %s", ver);
 801144a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801144e:	4638      	mov	r0, r7
 8011450:	4a0f      	ldr	r2, [pc, #60]	@ (8011490 <Bootloader_Download_Process+0xfc>)
 8011452:	2140      	movs	r1, #64	@ 0x40
 8011454:	f004 fb00 	bl	8015a58 <sniprintf>
        send_line(buf);
 8011458:	463b      	mov	r3, r7
 801145a:	4618      	mov	r0, r3
 801145c:	f7ff fba0 	bl	8010ba0 <send_line>
        dl_state = DL_STATE_WAIT_APP_RESP;
 8011460:	4b04      	ldr	r3, [pc, #16]	@ (8011474 <Bootloader_Download_Process+0xe0>)
 8011462:	220a      	movs	r2, #10
 8011464:	701a      	strb	r2, [r3, #0]
 8011466:	e001      	b.n	801146c <Bootloader_Download_Process+0xd8>
        return;
    }

    process_rx_data();
 8011468:	f7ff fe14 	bl	8011094 <process_rx_data>
}
 801146c:	3760      	adds	r7, #96	@ 0x60
 801146e:	46bd      	mov	sp, r7
 8011470:	bd80      	pop	{r7, pc}
 8011472:	bf00      	nop
 8011474:	2000019a 	.word	0x2000019a
 8011478:	2000133c 	.word	0x2000133c
 801147c:	200013b8 	.word	0x200013b8
 8011480:	080170a4 	.word	0x080170a4
 8011484:	080170b0 	.word	0x080170b0
 8011488:	2000122f 	.word	0x2000122f
 801148c:	080170c4 	.word	0x080170c4
 8011490:	080170d0 	.word	0x080170d0

08011494 <__NVIC_SystemReset>:
{
 8011494:	b480      	push	{r7}
 8011496:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8011498:	f3bf 8f4f 	dsb	sy
}
 801149c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 801149e:	4b06      	ldr	r3, [pc, #24]	@ (80114b8 <__NVIC_SystemReset+0x24>)
 80114a0:	68db      	ldr	r3, [r3, #12]
 80114a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80114a6:	4904      	ldr	r1, [pc, #16]	@ (80114b8 <__NVIC_SystemReset+0x24>)
 80114a8:	4b04      	ldr	r3, [pc, #16]	@ (80114bc <__NVIC_SystemReset+0x28>)
 80114aa:	4313      	orrs	r3, r2
 80114ac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80114ae:	f3bf 8f4f 	dsb	sy
}
 80114b2:	bf00      	nop
    __NOP();
 80114b4:	bf00      	nop
 80114b6:	e7fd      	b.n	80114b4 <__NVIC_SystemReset+0x20>
 80114b8:	e000ed00 	.word	0xe000ed00
 80114bc:	05fa0004 	.word	0x05fa0004

080114c0 <check_magic>:
static const uint8_t VALIDATION_READY[8] = { 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00 };
static const uint8_t INVALIDATION[8] = { 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF };

/* Check if metadata at ptr has matching magic numbers. */
static bool check_magic(const uint8_t *ptr)
{
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b082      	sub	sp, #8
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	6078      	str	r0, [r7, #4]
    return memcmp(ptr + APP_METADATA_OFFSET_MAGIC, MAGIC, 8) == 0 &&
 80114c8:	2208      	movs	r2, #8
 80114ca:	490d      	ldr	r1, [pc, #52]	@ (8011500 <check_magic+0x40>)
 80114cc:	6878      	ldr	r0, [r7, #4]
 80114ce:	f004 fb27 	bl	8015b20 <memcmp>
 80114d2:	4603      	mov	r3, r0
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d10b      	bne.n	80114f0 <check_magic+0x30>
           memcmp(ptr + APP_METADATA_OFFSET_INVERTED_MAGIC, INV_MAGIC, 8) == 0;
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	3308      	adds	r3, #8
 80114dc:	2208      	movs	r2, #8
 80114de:	4909      	ldr	r1, [pc, #36]	@ (8011504 <check_magic+0x44>)
 80114e0:	4618      	mov	r0, r3
 80114e2:	f004 fb1d 	bl	8015b20 <memcmp>
 80114e6:	4603      	mov	r3, r0
    return memcmp(ptr + APP_METADATA_OFFSET_MAGIC, MAGIC, 8) == 0 &&
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d101      	bne.n	80114f0 <check_magic+0x30>
 80114ec:	2301      	movs	r3, #1
 80114ee:	e000      	b.n	80114f2 <check_magic+0x32>
 80114f0:	2300      	movs	r3, #0
 80114f2:	f003 0301 	and.w	r3, r3, #1
 80114f6:	b2db      	uxtb	r3, r3
}
 80114f8:	4618      	mov	r0, r3
 80114fa:	3708      	adds	r7, #8
 80114fc:	46bd      	mov	sp, r7
 80114fe:	bd80      	pop	{r7, pc}
 8011500:	08017258 	.word	0x08017258
 8011504:	08017260 	.word	0x08017260

08011508 <get_metadata_size>:

/* Get size from metadata (LE). */
static uint32_t get_metadata_size(const uint8_t *meta)
{
 8011508:	b480      	push	{r7}
 801150a:	b083      	sub	sp, #12
 801150c:	af00      	add	r7, sp, #0
 801150e:	6078      	str	r0, [r7, #4]
    return meta[APP_METADATA_OFFSET_SIZE] |
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	3324      	adds	r3, #36	@ 0x24
 8011514:	781b      	ldrb	r3, [r3, #0]
 8011516:	461a      	mov	r2, r3
           (meta[APP_METADATA_OFFSET_SIZE + 1] << 8) |
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	3325      	adds	r3, #37	@ 0x25
 801151c:	781b      	ldrb	r3, [r3, #0]
 801151e:	021b      	lsls	r3, r3, #8
    return meta[APP_METADATA_OFFSET_SIZE] |
 8011520:	431a      	orrs	r2, r3
           (meta[APP_METADATA_OFFSET_SIZE + 2] << 16) |
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	3326      	adds	r3, #38	@ 0x26
 8011526:	781b      	ldrb	r3, [r3, #0]
 8011528:	041b      	lsls	r3, r3, #16
           (meta[APP_METADATA_OFFSET_SIZE + 1] << 8) |
 801152a:	431a      	orrs	r2, r3
           (meta[APP_METADATA_OFFSET_SIZE + 3] << 24);
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	3327      	adds	r3, #39	@ 0x27
 8011530:	781b      	ldrb	r3, [r3, #0]
 8011532:	061b      	lsls	r3, r3, #24
           (meta[APP_METADATA_OFFSET_SIZE + 2] << 16) |
 8011534:	4313      	orrs	r3, r2
}
 8011536:	4618      	mov	r0, r3
 8011538:	370c      	adds	r7, #12
 801153a:	46bd      	mov	sp, r7
 801153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011540:	4770      	bx	lr
	...

08011544 <is_validation_download>:

/* Verify validation array is all 0xFF (download state). */
static bool is_validation_download(const uint8_t *meta)
{
 8011544:	b580      	push	{r7, lr}
 8011546:	b082      	sub	sp, #8
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
    return memcmp(meta + APP_METADATA_OFFSET_VALIDATION, VALIDATION_DOWNLOAD, 8) == 0;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	3328      	adds	r3, #40	@ 0x28
 8011550:	2208      	movs	r2, #8
 8011552:	4907      	ldr	r1, [pc, #28]	@ (8011570 <is_validation_download+0x2c>)
 8011554:	4618      	mov	r0, r3
 8011556:	f004 fae3 	bl	8015b20 <memcmp>
 801155a:	4603      	mov	r3, r0
 801155c:	2b00      	cmp	r3, #0
 801155e:	bf0c      	ite	eq
 8011560:	2301      	moveq	r3, #1
 8011562:	2300      	movne	r3, #0
 8011564:	b2db      	uxtb	r3, r3
}
 8011566:	4618      	mov	r0, r3
 8011568:	3708      	adds	r7, #8
 801156a:	46bd      	mov	sp, r7
 801156c:	bd80      	pop	{r7, pc}
 801156e:	bf00      	nop
 8011570:	08017268 	.word	0x08017268

08011574 <is_validation_ready>:

/* Verify validation and invalidation for ready state. */
static bool is_validation_ready(const uint8_t *meta)
{
 8011574:	b580      	push	{r7, lr}
 8011576:	b082      	sub	sp, #8
 8011578:	af00      	add	r7, sp, #0
 801157a:	6078      	str	r0, [r7, #4]
    return memcmp(meta + APP_METADATA_OFFSET_VALIDATION, VALIDATION_READY, 8) == 0 &&
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	3328      	adds	r3, #40	@ 0x28
 8011580:	2208      	movs	r2, #8
 8011582:	490d      	ldr	r1, [pc, #52]	@ (80115b8 <is_validation_ready+0x44>)
 8011584:	4618      	mov	r0, r3
 8011586:	f004 facb 	bl	8015b20 <memcmp>
 801158a:	4603      	mov	r3, r0
 801158c:	2b00      	cmp	r3, #0
 801158e:	d10b      	bne.n	80115a8 <is_validation_ready+0x34>
           memcmp(meta + APP_METADATA_OFFSET_INVALIDATION, INVALIDATION, 8) == 0;
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	3330      	adds	r3, #48	@ 0x30
 8011594:	2208      	movs	r2, #8
 8011596:	4909      	ldr	r1, [pc, #36]	@ (80115bc <is_validation_ready+0x48>)
 8011598:	4618      	mov	r0, r3
 801159a:	f004 fac1 	bl	8015b20 <memcmp>
 801159e:	4603      	mov	r3, r0
    return memcmp(meta + APP_METADATA_OFFSET_VALIDATION, VALIDATION_READY, 8) == 0 &&
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d101      	bne.n	80115a8 <is_validation_ready+0x34>
 80115a4:	2301      	movs	r3, #1
 80115a6:	e000      	b.n	80115aa <is_validation_ready+0x36>
 80115a8:	2300      	movs	r3, #0
 80115aa:	f003 0301 	and.w	r3, r3, #1
 80115ae:	b2db      	uxtb	r3, r3
}
 80115b0:	4618      	mov	r0, r3
 80115b2:	3708      	adds	r7, #8
 80115b4:	46bd      	mov	sp, r7
 80115b6:	bd80      	pop	{r7, pc}
 80115b8:	08017270 	.word	0x08017270
 80115bc:	08017278 	.word	0x08017278

080115c0 <verify_sha256_sector6_download>:

/* Verify SHA256 for sector 6 download state: hash from sector start up to validation,
   then substitute validation (0xFF*8) and invalidation (0x00*4,0xFF*4), exclude digest. */
static bool verify_sha256_sector6_download(uint32_t sector_addr, uint32_t size, const uint8_t *stored_digest)
{
 80115c0:	b580      	push	{r7, lr}
 80115c2:	b0aa      	sub	sp, #168	@ 0xa8
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	60f8      	str	r0, [r7, #12]
 80115c8:	60b9      	str	r1, [r7, #8]
 80115ca:	607a      	str	r2, [r7, #4]
    uint8_t computed[SHA256_DIGEST_SIZE];
    sha256_ctx_t ctx;
    uint32_t bytes_before_validation = size - APP_METADATA_SIZE + APP_METADATA_OFFSET_VALIDATION;
 80115cc:	68bb      	ldr	r3, [r7, #8]
 80115ce:	3b30      	subs	r3, #48	@ 0x30
 80115d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    SHA256_Init(&ctx);
 80115d4:	f107 0310 	add.w	r3, r7, #16
 80115d8:	4618      	mov	r0, r3
 80115da:	f000 fd7d 	bl	80120d8 <SHA256_Init>
    SHA256_Update(&ctx, (const uint8_t *)sector_addr, bytes_before_validation);
 80115de:	68f9      	ldr	r1, [r7, #12]
 80115e0:	f107 0310 	add.w	r3, r7, #16
 80115e4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80115e8:	4618      	mov	r0, r3
 80115ea:	f000 fdb1 	bl	8012150 <SHA256_Update>
    SHA256_Update(&ctx, VALIDATION_DOWNLOAD, 8);
 80115ee:	f107 0310 	add.w	r3, r7, #16
 80115f2:	2208      	movs	r2, #8
 80115f4:	4911      	ldr	r1, [pc, #68]	@ (801163c <verify_sha256_sector6_download+0x7c>)
 80115f6:	4618      	mov	r0, r3
 80115f8:	f000 fdaa 	bl	8012150 <SHA256_Update>
    SHA256_Update(&ctx, INVALIDATION, 8);
 80115fc:	f107 0310 	add.w	r3, r7, #16
 8011600:	2208      	movs	r2, #8
 8011602:	490f      	ldr	r1, [pc, #60]	@ (8011640 <verify_sha256_sector6_download+0x80>)
 8011604:	4618      	mov	r0, r3
 8011606:	f000 fda3 	bl	8012150 <SHA256_Update>
    SHA256_Final(&ctx, computed);
 801160a:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 801160e:	f107 0310 	add.w	r3, r7, #16
 8011612:	4611      	mov	r1, r2
 8011614:	4618      	mov	r0, r3
 8011616:	f000 fdd3 	bl	80121c0 <SHA256_Final>

    return memcmp(computed, stored_digest, SHA256_DIGEST_SIZE) == 0;
 801161a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 801161e:	2220      	movs	r2, #32
 8011620:	6879      	ldr	r1, [r7, #4]
 8011622:	4618      	mov	r0, r3
 8011624:	f004 fa7c 	bl	8015b20 <memcmp>
 8011628:	4603      	mov	r3, r0
 801162a:	2b00      	cmp	r3, #0
 801162c:	bf0c      	ite	eq
 801162e:	2301      	moveq	r3, #1
 8011630:	2300      	movne	r3, #0
 8011632:	b2db      	uxtb	r3, r3
}
 8011634:	4618      	mov	r0, r3
 8011636:	37a8      	adds	r7, #168	@ 0xa8
 8011638:	46bd      	mov	sp, r7
 801163a:	bd80      	pop	{r7, pc}
 801163c:	08017268 	.word	0x08017268
 8011640:	08017278 	.word	0x08017278

08011644 <verify_sha256_sector7_ready>:

/* Verify SHA256 for sector 7 ready state: hash from sector start to end, excluding digest. */
static bool verify_sha256_sector7_ready(uint32_t sector_addr, uint32_t size, const uint8_t *stored_digest)
{
 8011644:	b580      	push	{r7, lr}
 8011646:	b08e      	sub	sp, #56	@ 0x38
 8011648:	af00      	add	r7, sp, #0
 801164a:	60f8      	str	r0, [r7, #12]
 801164c:	60b9      	str	r1, [r7, #8]
 801164e:	607a      	str	r2, [r7, #4]
    uint8_t computed[SHA256_DIGEST_SIZE];
    uint32_t bytes_to_hash = size - SHA256_DIGEST_SIZE;
 8011650:	68bb      	ldr	r3, [r7, #8]
 8011652:	3b20      	subs	r3, #32
 8011654:	637b      	str	r3, [r7, #52]	@ 0x34

    SHA256_Calculate((const uint8_t *)sector_addr, bytes_to_hash, computed);
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	f107 0214 	add.w	r2, r7, #20
 801165c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801165e:	4618      	mov	r0, r3
 8011660:	f000 fee2 	bl	8012428 <SHA256_Calculate>
    return memcmp(computed, stored_digest, SHA256_DIGEST_SIZE) == 0;
 8011664:	f107 0314 	add.w	r3, r7, #20
 8011668:	2220      	movs	r2, #32
 801166a:	6879      	ldr	r1, [r7, #4]
 801166c:	4618      	mov	r0, r3
 801166e:	f004 fa57 	bl	8015b20 <memcmp>
 8011672:	4603      	mov	r3, r0
 8011674:	2b00      	cmp	r3, #0
 8011676:	bf0c      	ite	eq
 8011678:	2301      	moveq	r3, #1
 801167a:	2300      	movne	r3, #0
 801167c:	b2db      	uxtb	r3, r3
}
 801167e:	4618      	mov	r0, r3
 8011680:	3738      	adds	r7, #56	@ 0x38
 8011682:	46bd      	mov	sp, r7
 8011684:	bd80      	pop	{r7, pc}

08011686 <search_sector_metadata>:

/* Search sector for metadata at 8-byte boundaries. Returns pointer to metadata or NULL. */
static const uint8_t *search_sector_metadata(uint32_t sector_addr, uint32_t sector_size)
{
 8011686:	b580      	push	{r7, lr}
 8011688:	b084      	sub	sp, #16
 801168a:	af00      	add	r7, sp, #0
 801168c:	6078      	str	r0, [r7, #4]
 801168e:	6039      	str	r1, [r7, #0]
    uint32_t addr;
    const uint8_t *ptr;

    for (addr = sector_addr; addr + APP_METADATA_SIZE <= sector_addr + sector_size; addr += 8) {
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	60fb      	str	r3, [r7, #12]
 8011694:	e00c      	b.n	80116b0 <search_sector_metadata+0x2a>
        ptr = (const uint8_t *)addr;
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	60bb      	str	r3, [r7, #8]
        if (check_magic(ptr))
 801169a:	68b8      	ldr	r0, [r7, #8]
 801169c:	f7ff ff10 	bl	80114c0 <check_magic>
 80116a0:	4603      	mov	r3, r0
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d001      	beq.n	80116aa <search_sector_metadata+0x24>
            return ptr;
 80116a6:	68bb      	ldr	r3, [r7, #8]
 80116a8:	e00b      	b.n	80116c2 <search_sector_metadata+0x3c>
    for (addr = sector_addr; addr + APP_METADATA_SIZE <= sector_addr + sector_size; addr += 8) {
 80116aa:	68fb      	ldr	r3, [r7, #12]
 80116ac:	3308      	adds	r3, #8
 80116ae:	60fb      	str	r3, [r7, #12]
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	f103 0258 	add.w	r2, r3, #88	@ 0x58
 80116b6:	6879      	ldr	r1, [r7, #4]
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	440b      	add	r3, r1
 80116bc:	429a      	cmp	r2, r3
 80116be:	d9ea      	bls.n	8011696 <search_sector_metadata+0x10>
    }
    return NULL;
 80116c0:	2300      	movs	r3, #0
}
 80116c2:	4618      	mov	r0, r3
 80116c4:	3710      	adds	r7, #16
 80116c6:	46bd      	mov	sp, r7
 80116c8:	bd80      	pop	{r7, pc}

080116ca <jump_to_application>:

/* Jump to application: set MSP, disable interrupts, jump to reset handler. */
static void jump_to_application(uint32_t app_addr)
{
 80116ca:	b580      	push	{r7, lr}
 80116cc:	b086      	sub	sp, #24
 80116ce:	af00      	add	r7, sp, #0
 80116d0:	6078      	str	r0, [r7, #4]
    uint32_t msp = *(volatile uint32_t *)app_addr;
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	617b      	str	r3, [r7, #20]
    uint32_t reset_handler = *(volatile uint32_t *)(app_addr + 4);
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	3304      	adds	r3, #4
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80116e0:	b672      	cpsid	i
}
 80116e2:	bf00      	nop
 80116e4:	697b      	ldr	r3, [r7, #20]
 80116e6:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	f383 8808 	msr	MSP, r3
}
 80116ee:	bf00      	nop

    __disable_irq();
    __set_MSP(msp);
    ((void (*)(void))reset_handler)();
 80116f0:	693b      	ldr	r3, [r7, #16]
 80116f2:	4798      	blx	r3
}
 80116f4:	bf00      	nop
 80116f6:	3718      	adds	r7, #24
 80116f8:	46bd      	mov	sp, r7
 80116fa:	bd80      	pop	{r7, pc}

080116fc <Bootloader_Run>:

void Bootloader_Run(void)
{
 80116fc:	b580      	push	{r7, lr}
 80116fe:	b088      	sub	sp, #32
 8011700:	af00      	add	r7, sp, #0
    const uint8_t *meta;
    uint32_t size;
    const uint8_t *digest_ptr;
    uint32_t sector6_addr = FLASH_SECTOR_6_ADDRESS;
 8011702:	4b36      	ldr	r3, [pc, #216]	@ (80117dc <Bootloader_Run+0xe0>)
 8011704:	61fb      	str	r3, [r7, #28]
    uint32_t sector7_addr = FLASH_SECTOR_7_ADDRESS;
 8011706:	4b36      	ldr	r3, [pc, #216]	@ (80117e0 <Bootloader_Run+0xe4>)
 8011708:	61bb      	str	r3, [r7, #24]
    uint32_t sector_size = FLASH_SECTOR_SIZE_6_7;
 801170a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 801170e:	617b      	str	r3, [r7, #20]

    /* 1. Search sector 6 for app in download state (validation all 0xFF) */
    meta = search_sector_metadata(sector6_addr, sector_size);
 8011710:	6979      	ldr	r1, [r7, #20]
 8011712:	69f8      	ldr	r0, [r7, #28]
 8011714:	f7ff ffb7 	bl	8011686 <search_sector_metadata>
 8011718:	6138      	str	r0, [r7, #16]
    if (meta != NULL) {
 801171a:	693b      	ldr	r3, [r7, #16]
 801171c:	2b00      	cmp	r3, #0
 801171e:	d025      	beq.n	801176c <Bootloader_Run+0x70>
        size = get_metadata_size(meta);
 8011720:	6938      	ldr	r0, [r7, #16]
 8011722:	f7ff fef1 	bl	8011508 <get_metadata_size>
 8011726:	60f8      	str	r0, [r7, #12]
        if (size >= APP_METADATA_SIZE && size <= sector_size &&
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	2b57      	cmp	r3, #87	@ 0x57
 801172c:	d91e      	bls.n	801176c <Bootloader_Run+0x70>
 801172e:	68fa      	ldr	r2, [r7, #12]
 8011730:	697b      	ldr	r3, [r7, #20]
 8011732:	429a      	cmp	r2, r3
 8011734:	d81a      	bhi.n	801176c <Bootloader_Run+0x70>
            (uint32_t)meta == sector6_addr + size - APP_METADATA_SIZE) {
 8011736:	69fa      	ldr	r2, [r7, #28]
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	4413      	add	r3, r2
 801173c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8011740:	693b      	ldr	r3, [r7, #16]
        if (size >= APP_METADATA_SIZE && size <= sector_size &&
 8011742:	429a      	cmp	r2, r3
 8011744:	d112      	bne.n	801176c <Bootloader_Run+0x70>
            if (is_validation_download(meta)) {
 8011746:	6938      	ldr	r0, [r7, #16]
 8011748:	f7ff fefc 	bl	8011544 <is_validation_download>
 801174c:	4603      	mov	r3, r0
 801174e:	2b00      	cmp	r3, #0
 8011750:	d00c      	beq.n	801176c <Bootloader_Run+0x70>
                digest_ptr = meta + APP_METADATA_OFFSET_SHA256;
 8011752:	693b      	ldr	r3, [r7, #16]
 8011754:	3338      	adds	r3, #56	@ 0x38
 8011756:	60bb      	str	r3, [r7, #8]
                if (verify_sha256_sector6_download(sector6_addr, size, digest_ptr)) {
 8011758:	68ba      	ldr	r2, [r7, #8]
 801175a:	68f9      	ldr	r1, [r7, #12]
 801175c:	69f8      	ldr	r0, [r7, #28]
 801175e:	f7ff ff2f 	bl	80115c0 <verify_sha256_sector6_download>
 8011762:	4603      	mov	r3, r0
 8011764:	2b00      	cmp	r3, #0
 8011766:	d001      	beq.n	801176c <Bootloader_Run+0x70>
                    NVIC_SystemReset();
 8011768:	f7ff fe94 	bl	8011494 <__NVIC_SystemReset>
            }
        }
    }

    /* 2. Search sector 7 for app in ready state */
    meta = search_sector_metadata(sector7_addr, sector_size);
 801176c:	6979      	ldr	r1, [r7, #20]
 801176e:	69b8      	ldr	r0, [r7, #24]
 8011770:	f7ff ff89 	bl	8011686 <search_sector_metadata>
 8011774:	6138      	str	r0, [r7, #16]
    if (meta != NULL) {
 8011776:	693b      	ldr	r3, [r7, #16]
 8011778:	2b00      	cmp	r3, #0
 801177a:	d029      	beq.n	80117d0 <Bootloader_Run+0xd4>
        size = get_metadata_size(meta);
 801177c:	6938      	ldr	r0, [r7, #16]
 801177e:	f7ff fec3 	bl	8011508 <get_metadata_size>
 8011782:	60f8      	str	r0, [r7, #12]
        if (size >= APP_METADATA_SIZE && size <= sector_size &&
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	2b57      	cmp	r3, #87	@ 0x57
 8011788:	d922      	bls.n	80117d0 <Bootloader_Run+0xd4>
 801178a:	68fa      	ldr	r2, [r7, #12]
 801178c:	697b      	ldr	r3, [r7, #20]
 801178e:	429a      	cmp	r2, r3
 8011790:	d81e      	bhi.n	80117d0 <Bootloader_Run+0xd4>
            (uint32_t)meta == sector7_addr + size - APP_METADATA_SIZE) {
 8011792:	69ba      	ldr	r2, [r7, #24]
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	4413      	add	r3, r2
 8011798:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801179c:	693b      	ldr	r3, [r7, #16]
        if (size >= APP_METADATA_SIZE && size <= sector_size &&
 801179e:	429a      	cmp	r2, r3
 80117a0:	d116      	bne.n	80117d0 <Bootloader_Run+0xd4>
            if (is_validation_ready(meta)) {
 80117a2:	6938      	ldr	r0, [r7, #16]
 80117a4:	f7ff fee6 	bl	8011574 <is_validation_ready>
 80117a8:	4603      	mov	r3, r0
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d010      	beq.n	80117d0 <Bootloader_Run+0xd4>
                digest_ptr = meta + APP_METADATA_OFFSET_SHA256;
 80117ae:	693b      	ldr	r3, [r7, #16]
 80117b0:	3338      	adds	r3, #56	@ 0x38
 80117b2:	60bb      	str	r3, [r7, #8]
                if (verify_sha256_sector7_ready(sector7_addr, size, digest_ptr)) {
 80117b4:	68ba      	ldr	r2, [r7, #8]
 80117b6:	68f9      	ldr	r1, [r7, #12]
 80117b8:	69b8      	ldr	r0, [r7, #24]
 80117ba:	f7ff ff43 	bl	8011644 <verify_sha256_sector7_ready>
 80117be:	4603      	mov	r3, r0
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d005      	beq.n	80117d0 <Bootloader_Run+0xd4>
                    uint32_t app_addr = sector7_addr;
 80117c4:	69bb      	ldr	r3, [r7, #24]
 80117c6:	607b      	str	r3, [r7, #4]
                    jump_to_application(app_addr);
 80117c8:	6878      	ldr	r0, [r7, #4]
 80117ca:	f7ff ff7e 	bl	80116ca <jump_to_application>
                    return;
 80117ce:	e001      	b.n	80117d4 <Bootloader_Run+0xd8>
            }
        }
    }

    /* 3. No valid app found; start BLE download (never returns on success) */
    Bootloader_StartDownload();
 80117d0:	f7ff fc9a 	bl	8011108 <Bootloader_StartDownload>
}
 80117d4:	3720      	adds	r7, #32
 80117d6:	46bd      	mov	sp, r7
 80117d8:	bd80      	pop	{r7, pc}
 80117da:	bf00      	nop
 80117dc:	08040000 	.word	0x08040000
 80117e0:	08060000 	.word	0x08060000

080117e4 <Flash_EraseSector>:
    char version[14];  // YYYYMMDDHHMMSS
    uint8_t reserved[2];
} version_header_t;

bool Flash_EraseSector(uint32_t sector)
{
 80117e4:	b580      	push	{r7, lr}
 80117e6:	b088      	sub	sp, #32
 80117e8:	af00      	add	r7, sp, #0
 80117ea:	6078      	str	r0, [r7, #4]
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 80117ec:	2300      	movs	r3, #0
 80117ee:	60bb      	str	r3, [r7, #8]
    
    if (sector > 7) return false;
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	2b07      	cmp	r3, #7
 80117f4:	d901      	bls.n	80117fa <Flash_EraseSector+0x16>
 80117f6:	2300      	movs	r3, #0
 80117f8:	e01b      	b.n	8011832 <Flash_EraseSector+0x4e>
    
    // Unlock Flash
    HAL_FLASH_Unlock();
 80117fa:	f001 fa55 	bl	8012ca8 <HAL_FLASH_Unlock>
    
    // Configure erase
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80117fe:	2300      	movs	r3, #0
 8011800:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8011802:	2302      	movs	r3, #2
 8011804:	61fb      	str	r3, [r7, #28]
    EraseInitStruct.Sector = sector;
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	617b      	str	r3, [r7, #20]
    EraseInitStruct.NbSectors = 1;
 801180a:	2301      	movs	r3, #1
 801180c:	61bb      	str	r3, [r7, #24]
    
    // Erase sector
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 801180e:	f107 0208 	add.w	r2, r7, #8
 8011812:	f107 030c 	add.w	r3, r7, #12
 8011816:	4611      	mov	r1, r2
 8011818:	4618      	mov	r0, r3
 801181a:	f001 fc23 	bl	8013064 <HAL_FLASHEx_Erase>
 801181e:	4603      	mov	r3, r0
 8011820:	2b00      	cmp	r3, #0
 8011822:	d003      	beq.n	801182c <Flash_EraseSector+0x48>
        HAL_FLASH_Lock();
 8011824:	f001 fa62 	bl	8012cec <HAL_FLASH_Lock>
        return false;
 8011828:	2300      	movs	r3, #0
 801182a:	e002      	b.n	8011832 <Flash_EraseSector+0x4e>
    }
    
    HAL_FLASH_Lock();
 801182c:	f001 fa5e 	bl	8012cec <HAL_FLASH_Lock>
    return true;
 8011830:	2301      	movs	r3, #1
}
 8011832:	4618      	mov	r0, r3
 8011834:	3720      	adds	r7, #32
 8011836:	46bd      	mov	sp, r7
 8011838:	bd80      	pop	{r7, pc}

0801183a <Flash_WriteData>:

bool Flash_WriteData(uint32_t address, const uint8_t* data, uint32_t length)
{
 801183a:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801183e:	b08c      	sub	sp, #48	@ 0x30
 8011840:	af00      	add	r7, sp, #0
 8011842:	60f8      	str	r0, [r7, #12]
 8011844:	60b9      	str	r1, [r7, #8]
 8011846:	607a      	str	r2, [r7, #4]
    uint32_t i;
    uint32_t write_address = address;
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	62bb      	str	r3, [r7, #40]	@ 0x28
    const uint32_t* data_ptr = (const uint32_t*)data;
 801184c:	68bb      	ldr	r3, [r7, #8]
 801184e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t words = length / 4;
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	089b      	lsrs	r3, r3, #2
 8011854:	623b      	str	r3, [r7, #32]
    uint32_t remainder = length % 4;
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	f003 0303 	and.w	r3, r3, #3
 801185c:	61fb      	str	r3, [r7, #28]
    
    // Address must be 4-byte aligned
    if (address % 4 != 0) return false;
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	f003 0303 	and.w	r3, r3, #3
 8011864:	2b00      	cmp	r3, #0
 8011866:	d001      	beq.n	801186c <Flash_WriteData+0x32>
 8011868:	2300      	movs	r3, #0
 801186a:	e059      	b.n	8011920 <Flash_WriteData+0xe6>
    
    HAL_FLASH_Unlock();
 801186c:	f001 fa1c 	bl	8012ca8 <HAL_FLASH_Unlock>
    
    // Write 32-bit words
    for (i = 0; i < words; i++) {
 8011870:	2300      	movs	r3, #0
 8011872:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011874:	e01a      	b.n	80118ac <Flash_WriteData+0x72>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_address, data_ptr[i]) != HAL_OK) {
 8011876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011878:	009b      	lsls	r3, r3, #2
 801187a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801187c:	4413      	add	r3, r2
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	2200      	movs	r2, #0
 8011882:	4698      	mov	r8, r3
 8011884:	4691      	mov	r9, r2
 8011886:	4642      	mov	r2, r8
 8011888:	464b      	mov	r3, r9
 801188a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801188c:	2002      	movs	r0, #2
 801188e:	f001 f9a7 	bl	8012be0 <HAL_FLASH_Program>
 8011892:	4603      	mov	r3, r0
 8011894:	2b00      	cmp	r3, #0
 8011896:	d003      	beq.n	80118a0 <Flash_WriteData+0x66>
            HAL_FLASH_Lock();
 8011898:	f001 fa28 	bl	8012cec <HAL_FLASH_Lock>
            return false;
 801189c:	2300      	movs	r3, #0
 801189e:	e03f      	b.n	8011920 <Flash_WriteData+0xe6>
        }
        write_address += 4;
 80118a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118a2:	3304      	adds	r3, #4
 80118a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (i = 0; i < words; i++) {
 80118a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118a8:	3301      	adds	r3, #1
 80118aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80118ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80118ae:	6a3b      	ldr	r3, [r7, #32]
 80118b0:	429a      	cmp	r2, r3
 80118b2:	d3e0      	bcc.n	8011876 <Flash_WriteData+0x3c>
    }
    
    // Write remaining bytes if any
    if (remainder > 0) {
 80118b4:	69fb      	ldr	r3, [r7, #28]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d02f      	beq.n	801191a <Flash_WriteData+0xe0>
        uint32_t last_word = 0;
 80118ba:	2300      	movs	r3, #0
 80118bc:	613b      	str	r3, [r7, #16]
        uint8_t* last_word_ptr = (uint8_t*)&last_word;
 80118be:	f107 0310 	add.w	r3, r7, #16
 80118c2:	61bb      	str	r3, [r7, #24]
        const uint8_t* remainder_data = data + (words * 4);
 80118c4:	6a3b      	ldr	r3, [r7, #32]
 80118c6:	009b      	lsls	r3, r3, #2
 80118c8:	68ba      	ldr	r2, [r7, #8]
 80118ca:	4413      	add	r3, r2
 80118cc:	617b      	str	r3, [r7, #20]
        
        // Read existing word
        last_word = *((uint32_t*)write_address);
 80118ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	613b      	str	r3, [r7, #16]
        
        // Copy remainder bytes
        for (i = 0; i < remainder; i++) {
 80118d4:	2300      	movs	r3, #0
 80118d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80118d8:	e00a      	b.n	80118f0 <Flash_WriteData+0xb6>
            last_word_ptr[i] = remainder_data[i];
 80118da:	697a      	ldr	r2, [r7, #20]
 80118dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118de:	441a      	add	r2, r3
 80118e0:	69b9      	ldr	r1, [r7, #24]
 80118e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118e4:	440b      	add	r3, r1
 80118e6:	7812      	ldrb	r2, [r2, #0]
 80118e8:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < remainder; i++) {
 80118ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118ec:	3301      	adds	r3, #1
 80118ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80118f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80118f2:	69fb      	ldr	r3, [r7, #28]
 80118f4:	429a      	cmp	r2, r3
 80118f6:	d3f0      	bcc.n	80118da <Flash_WriteData+0xa0>
        }
        
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_address, last_word) != HAL_OK) {
 80118f8:	693b      	ldr	r3, [r7, #16]
 80118fa:	2200      	movs	r2, #0
 80118fc:	461c      	mov	r4, r3
 80118fe:	4615      	mov	r5, r2
 8011900:	4622      	mov	r2, r4
 8011902:	462b      	mov	r3, r5
 8011904:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011906:	2002      	movs	r0, #2
 8011908:	f001 f96a 	bl	8012be0 <HAL_FLASH_Program>
 801190c:	4603      	mov	r3, r0
 801190e:	2b00      	cmp	r3, #0
 8011910:	d003      	beq.n	801191a <Flash_WriteData+0xe0>
            HAL_FLASH_Lock();
 8011912:	f001 f9eb 	bl	8012cec <HAL_FLASH_Lock>
            return false;
 8011916:	2300      	movs	r3, #0
 8011918:	e002      	b.n	8011920 <Flash_WriteData+0xe6>
        }
    }
    
    HAL_FLASH_Lock();
 801191a:	f001 f9e7 	bl	8012cec <HAL_FLASH_Lock>
    return true;
 801191e:	2301      	movs	r3, #1
}
 8011920:	4618      	mov	r0, r3
 8011922:	3730      	adds	r7, #48	@ 0x30
 8011924:	46bd      	mov	sp, r7
 8011926:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0801192a <Flash_ProgramFirmwareData>:
    // Check if required size fits in sector 6 (128KB)
    return (required_size <= FLASH_SECTOR_SIZE_6_7);
}

bool Flash_ProgramFirmwareData(uint32_t offset, const uint8_t* data, uint32_t length)
{
 801192a:	b580      	push	{r7, lr}
 801192c:	b086      	sub	sp, #24
 801192e:	af00      	add	r7, sp, #0
 8011930:	60f8      	str	r0, [r7, #12]
 8011932:	60b9      	str	r1, [r7, #8]
 8011934:	607a      	str	r2, [r7, #4]
    uint32_t address = FLASH_SECTOR_6_ADDRESS + offset;
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 801193c:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
 8011940:	617b      	str	r3, [r7, #20]
    
    // Ensure address is 4-byte aligned
    if (address % 4 != 0) return false;
 8011942:	697b      	ldr	r3, [r7, #20]
 8011944:	f003 0303 	and.w	r3, r3, #3
 8011948:	2b00      	cmp	r3, #0
 801194a:	d001      	beq.n	8011950 <Flash_ProgramFirmwareData+0x26>
 801194c:	2300      	movs	r3, #0
 801194e:	e00d      	b.n	801196c <Flash_ProgramFirmwareData+0x42>
    
    // Ensure we don't exceed sector 6 boundaries
    if ((offset + length) > FLASH_SECTOR_SIZE_6_7) return false;
 8011950:	68fa      	ldr	r2, [r7, #12]
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	4413      	add	r3, r2
 8011956:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801195a:	d901      	bls.n	8011960 <Flash_ProgramFirmwareData+0x36>
 801195c:	2300      	movs	r3, #0
 801195e:	e005      	b.n	801196c <Flash_ProgramFirmwareData+0x42>
    
    return Flash_WriteData(address, data, length);
 8011960:	687a      	ldr	r2, [r7, #4]
 8011962:	68b9      	ldr	r1, [r7, #8]
 8011964:	6978      	ldr	r0, [r7, #20]
 8011966:	f7ff ff68 	bl	801183a <Flash_WriteData>
 801196a:	4603      	mov	r3, r0
}
 801196c:	4618      	mov	r0, r3
 801196e:	3718      	adds	r7, #24
 8011970:	46bd      	mov	sp, r7
 8011972:	bd80      	pop	{r7, pc}

08011974 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8011974:	b580      	push	{r7, lr}
 8011976:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8011978:	f000 feca 	bl	8012710 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 801197c:	f000 f810 	bl	80119a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8011980:	f000 f8cc 	bl	8011b1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8011984:	f000 f8a0 	bl	8011ac8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8011988:	f000 f874 	bl	8011a74 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  
  /* Run second-stage bootloader: sector 6/7 search, jump, or BLE download */
  Bootloader_Run();
 801198c:	f7ff feb6 	bl	80116fc <Bootloader_Run>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    Bootloader_Download_Process();
 8011990:	f7ff fd00 	bl	8011394 <Bootloader_Download_Process>
    HAL_Delay(10);
 8011994:	200a      	movs	r0, #10
 8011996:	f000 ff2d 	bl	80127f4 <HAL_Delay>
    Bootloader_Download_Process();
 801199a:	bf00      	nop
 801199c:	e7f8      	b.n	8011990 <main+0x1c>
	...

080119a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80119a0:	b580      	push	{r7, lr}
 80119a2:	b094      	sub	sp, #80	@ 0x50
 80119a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80119a6:	f107 0320 	add.w	r3, r7, #32
 80119aa:	2230      	movs	r2, #48	@ 0x30
 80119ac:	2100      	movs	r1, #0
 80119ae:	4618      	mov	r0, r3
 80119b0:	f004 f8c6 	bl	8015b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80119b4:	f107 030c 	add.w	r3, r7, #12
 80119b8:	2200      	movs	r2, #0
 80119ba:	601a      	str	r2, [r3, #0]
 80119bc:	605a      	str	r2, [r3, #4]
 80119be:	609a      	str	r2, [r3, #8]
 80119c0:	60da      	str	r2, [r3, #12]
 80119c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80119c4:	2300      	movs	r3, #0
 80119c6:	60bb      	str	r3, [r7, #8]
 80119c8:	4b28      	ldr	r3, [pc, #160]	@ (8011a6c <SystemClock_Config+0xcc>)
 80119ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119cc:	4a27      	ldr	r2, [pc, #156]	@ (8011a6c <SystemClock_Config+0xcc>)
 80119ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80119d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80119d4:	4b25      	ldr	r3, [pc, #148]	@ (8011a6c <SystemClock_Config+0xcc>)
 80119d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80119dc:	60bb      	str	r3, [r7, #8]
 80119de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80119e0:	2300      	movs	r3, #0
 80119e2:	607b      	str	r3, [r7, #4]
 80119e4:	4b22      	ldr	r3, [pc, #136]	@ (8011a70 <SystemClock_Config+0xd0>)
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80119ec:	4a20      	ldr	r2, [pc, #128]	@ (8011a70 <SystemClock_Config+0xd0>)
 80119ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80119f2:	6013      	str	r3, [r2, #0]
 80119f4:	4b1e      	ldr	r3, [pc, #120]	@ (8011a70 <SystemClock_Config+0xd0>)
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80119fc:	607b      	str	r3, [r7, #4]
 80119fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8011a00:	2301      	movs	r3, #1
 8011a02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8011a04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8011a08:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8011a0a:	2302      	movs	r3, #2
 8011a0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8011a0e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8011a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8011a14:	230c      	movs	r3, #12
 8011a16:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8011a18:	2348      	movs	r3, #72	@ 0x48
 8011a1a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8011a1c:	2302      	movs	r3, #2
 8011a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8011a20:	2304      	movs	r3, #4
 8011a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8011a24:	f107 0320 	add.w	r3, r7, #32
 8011a28:	4618      	mov	r0, r3
 8011a2a:	f001 ff5f 	bl	80138ec <HAL_RCC_OscConfig>
 8011a2e:	4603      	mov	r3, r0
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d001      	beq.n	8011a38 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8011a34:	f000 f934 	bl	8011ca0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8011a38:	230f      	movs	r3, #15
 8011a3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8011a3c:	2302      	movs	r3, #2
 8011a3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8011a40:	2300      	movs	r3, #0
 8011a42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8011a44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011a48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8011a4e:	f107 030c 	add.w	r3, r7, #12
 8011a52:	2102      	movs	r1, #2
 8011a54:	4618      	mov	r0, r3
 8011a56:	f002 fa75 	bl	8013f44 <HAL_RCC_ClockConfig>
 8011a5a:	4603      	mov	r3, r0
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d001      	beq.n	8011a64 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8011a60:	f000 f91e 	bl	8011ca0 <Error_Handler>
  }
}
 8011a64:	bf00      	nop
 8011a66:	3750      	adds	r7, #80	@ 0x50
 8011a68:	46bd      	mov	sp, r7
 8011a6a:	bd80      	pop	{r7, pc}
 8011a6c:	40023800 	.word	0x40023800
 8011a70:	40007000 	.word	0x40007000

08011a74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8011a74:	b580      	push	{r7, lr}
 8011a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8011a78:	4b11      	ldr	r3, [pc, #68]	@ (8011ac0 <MX_USART1_UART_Init+0x4c>)
 8011a7a:	4a12      	ldr	r2, [pc, #72]	@ (8011ac4 <MX_USART1_UART_Init+0x50>)
 8011a7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8011a7e:	4b10      	ldr	r3, [pc, #64]	@ (8011ac0 <MX_USART1_UART_Init+0x4c>)
 8011a80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8011a84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8011a86:	4b0e      	ldr	r3, [pc, #56]	@ (8011ac0 <MX_USART1_UART_Init+0x4c>)
 8011a88:	2200      	movs	r2, #0
 8011a8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8011a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8011ac0 <MX_USART1_UART_Init+0x4c>)
 8011a8e:	2200      	movs	r2, #0
 8011a90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8011a92:	4b0b      	ldr	r3, [pc, #44]	@ (8011ac0 <MX_USART1_UART_Init+0x4c>)
 8011a94:	2200      	movs	r2, #0
 8011a96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8011a98:	4b09      	ldr	r3, [pc, #36]	@ (8011ac0 <MX_USART1_UART_Init+0x4c>)
 8011a9a:	220c      	movs	r2, #12
 8011a9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8011a9e:	4b08      	ldr	r3, [pc, #32]	@ (8011ac0 <MX_USART1_UART_Init+0x4c>)
 8011aa0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8011aa4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8011aa6:	4b06      	ldr	r3, [pc, #24]	@ (8011ac0 <MX_USART1_UART_Init+0x4c>)
 8011aa8:	2200      	movs	r2, #0
 8011aaa:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8011aac:	4804      	ldr	r0, [pc, #16]	@ (8011ac0 <MX_USART1_UART_Init+0x4c>)
 8011aae:	f002 fcd1 	bl	8014454 <HAL_UART_Init>
 8011ab2:	4603      	mov	r3, r0
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d001      	beq.n	8011abc <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8011ab8:	f000 f8f2 	bl	8011ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8011abc:	bf00      	nop
 8011abe:	bd80      	pop	{r7, pc}
 8011ac0:	20001340 	.word	0x20001340
 8011ac4:	40011000 	.word	0x40011000

08011ac8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8011acc:	4b11      	ldr	r3, [pc, #68]	@ (8011b14 <MX_USART2_UART_Init+0x4c>)
 8011ace:	4a12      	ldr	r2, [pc, #72]	@ (8011b18 <MX_USART2_UART_Init+0x50>)
 8011ad0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8011ad2:	4b10      	ldr	r3, [pc, #64]	@ (8011b14 <MX_USART2_UART_Init+0x4c>)
 8011ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8011ad8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8011ada:	4b0e      	ldr	r3, [pc, #56]	@ (8011b14 <MX_USART2_UART_Init+0x4c>)
 8011adc:	2200      	movs	r2, #0
 8011ade:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8011ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8011b14 <MX_USART2_UART_Init+0x4c>)
 8011ae2:	2200      	movs	r2, #0
 8011ae4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8011ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8011b14 <MX_USART2_UART_Init+0x4c>)
 8011ae8:	2200      	movs	r2, #0
 8011aea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8011aec:	4b09      	ldr	r3, [pc, #36]	@ (8011b14 <MX_USART2_UART_Init+0x4c>)
 8011aee:	220c      	movs	r2, #12
 8011af0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8011af2:	4b08      	ldr	r3, [pc, #32]	@ (8011b14 <MX_USART2_UART_Init+0x4c>)
 8011af4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8011af8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8011afa:	4b06      	ldr	r3, [pc, #24]	@ (8011b14 <MX_USART2_UART_Init+0x4c>)
 8011afc:	2200      	movs	r2, #0
 8011afe:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8011b00:	4804      	ldr	r0, [pc, #16]	@ (8011b14 <MX_USART2_UART_Init+0x4c>)
 8011b02:	f002 fca7 	bl	8014454 <HAL_UART_Init>
 8011b06:	4603      	mov	r3, r0
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d001      	beq.n	8011b10 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 8011b0c:	f000 f8c8 	bl	8011ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8011b10:	bf00      	nop
 8011b12:	bd80      	pop	{r7, pc}
 8011b14:	200013b8 	.word	0x200013b8
 8011b18:	40004400 	.word	0x40004400

08011b1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8011b1c:	b580      	push	{r7, lr}
 8011b1e:	b08a      	sub	sp, #40	@ 0x28
 8011b20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011b22:	f107 0314 	add.w	r3, r7, #20
 8011b26:	2200      	movs	r2, #0
 8011b28:	601a      	str	r2, [r3, #0]
 8011b2a:	605a      	str	r2, [r3, #4]
 8011b2c:	609a      	str	r2, [r3, #8]
 8011b2e:	60da      	str	r2, [r3, #12]
 8011b30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8011b32:	2300      	movs	r3, #0
 8011b34:	613b      	str	r3, [r7, #16]
 8011b36:	4b55      	ldr	r3, [pc, #340]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b3a:	4a54      	ldr	r2, [pc, #336]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b3c:	f043 0304 	orr.w	r3, r3, #4
 8011b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8011b42:	4b52      	ldr	r3, [pc, #328]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b46:	f003 0304 	and.w	r3, r3, #4
 8011b4a:	613b      	str	r3, [r7, #16]
 8011b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8011b4e:	2300      	movs	r3, #0
 8011b50:	60fb      	str	r3, [r7, #12]
 8011b52:	4b4e      	ldr	r3, [pc, #312]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b56:	4a4d      	ldr	r2, [pc, #308]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8011b5e:	4b4b      	ldr	r3, [pc, #300]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011b66:	60fb      	str	r3, [r7, #12]
 8011b68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8011b6a:	2300      	movs	r3, #0
 8011b6c:	60bb      	str	r3, [r7, #8]
 8011b6e:	4b47      	ldr	r3, [pc, #284]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b72:	4a46      	ldr	r2, [pc, #280]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b74:	f043 0301 	orr.w	r3, r3, #1
 8011b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8011b7a:	4b44      	ldr	r3, [pc, #272]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b7e:	f003 0301 	and.w	r3, r3, #1
 8011b82:	60bb      	str	r3, [r7, #8]
 8011b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8011b86:	2300      	movs	r3, #0
 8011b88:	607b      	str	r3, [r7, #4]
 8011b8a:	4b40      	ldr	r3, [pc, #256]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b8e:	4a3f      	ldr	r2, [pc, #252]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b90:	f043 0302 	orr.w	r3, r3, #2
 8011b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8011b96:	4b3d      	ldr	r3, [pc, #244]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011b9a:	f003 0302 	and.w	r3, r3, #2
 8011b9e:	607b      	str	r3, [r7, #4]
 8011ba0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8011ba2:	2300      	movs	r3, #0
 8011ba4:	603b      	str	r3, [r7, #0]
 8011ba6:	4b39      	ldr	r3, [pc, #228]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011baa:	4a38      	ldr	r2, [pc, #224]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011bac:	f043 0308 	orr.w	r3, r3, #8
 8011bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8011bb2:	4b36      	ldr	r3, [pc, #216]	@ (8011c8c <MX_GPIO_Init+0x170>)
 8011bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011bb6:	f003 0308 	and.w	r3, r3, #8
 8011bba:	603b      	str	r3, [r7, #0]
 8011bbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_STEPHANO_ON_GPIO_Port, n_STEPHANO_ON_Pin, GPIO_PIN_RESET);
 8011bbe:	2200      	movs	r2, #0
 8011bc0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8011bc4:	4832      	ldr	r0, [pc, #200]	@ (8011c90 <MX_GPIO_Init+0x174>)
 8011bc6:	f001 fe65 	bl	8013894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_STEPHANO_RST_GPIO_Port, n_STEPHANO_RST_Pin, GPIO_PIN_SET);
 8011bca:	2201      	movs	r2, #1
 8011bcc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8011bd0:	482f      	ldr	r0, [pc, #188]	@ (8011c90 <MX_GPIO_Init+0x174>)
 8011bd2:	f001 fe5f 	bl	8013894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_3GON_GPIO_Port, n_3GON_Pin, GPIO_PIN_RESET);
 8011bd6:	2200      	movs	r2, #0
 8011bd8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8011bdc:	482d      	ldr	r0, [pc, #180]	@ (8011c94 <MX_GPIO_Init+0x178>)
 8011bde:	f001 fe59 	bl	8013894 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8011be2:	f642 73ff 	movw	r3, #12287	@ 0x2fff
 8011be6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8011be8:	2303      	movs	r3, #3
 8011bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011bec:	2300      	movs	r3, #0
 8011bee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011bf0:	f107 0314 	add.w	r3, r7, #20
 8011bf4:	4619      	mov	r1, r3
 8011bf6:	4827      	ldr	r0, [pc, #156]	@ (8011c94 <MX_GPIO_Init+0x178>)
 8011bf8:	f001 fbba 	bl	8013370 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8011bfc:	f248 13f0 	movw	r3, #33264	@ 0x81f0
 8011c00:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8011c02:	2303      	movs	r3, #3
 8011c04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c06:	2300      	movs	r3, #0
 8011c08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011c0a:	f107 0314 	add.w	r3, r7, #20
 8011c0e:	4619      	mov	r1, r3
 8011c10:	4821      	ldr	r0, [pc, #132]	@ (8011c98 <MX_GPIO_Init+0x17c>)
 8011c12:	f001 fbad 	bl	8013370 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB12 PB15 PB3 PB4
                           PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8011c16:	f249 73ff 	movw	r3, #38911	@ 0x97ff
 8011c1a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8011c1c:	2303      	movs	r3, #3
 8011c1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c20:	2300      	movs	r3, #0
 8011c22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011c24:	f107 0314 	add.w	r3, r7, #20
 8011c28:	4619      	mov	r1, r3
 8011c2a:	4819      	ldr	r0, [pc, #100]	@ (8011c90 <MX_GPIO_Init+0x174>)
 8011c2c:	f001 fba0 	bl	8013370 <HAL_GPIO_Init>

  /*Configure GPIO pins : n_STEPHANO_ON_Pin n_STEPHANO_RST_Pin */
  GPIO_InitStruct.Pin = n_STEPHANO_ON_Pin|n_STEPHANO_RST_Pin;
 8011c30:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8011c34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011c36:	2301      	movs	r3, #1
 8011c38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011c3e:	2300      	movs	r3, #0
 8011c40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011c42:	f107 0314 	add.w	r3, r7, #20
 8011c46:	4619      	mov	r1, r3
 8011c48:	4811      	ldr	r0, [pc, #68]	@ (8011c90 <MX_GPIO_Init+0x174>)
 8011c4a:	f001 fb91 	bl	8013370 <HAL_GPIO_Init>

  /*Configure GPIO pin : n_3GON_Pin */
  GPIO_InitStruct.Pin = n_3GON_Pin;
 8011c4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011c52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011c54:	2301      	movs	r3, #1
 8011c56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c58:	2300      	movs	r3, #0
 8011c5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(n_3GON_GPIO_Port, &GPIO_InitStruct);
 8011c60:	f107 0314 	add.w	r3, r7, #20
 8011c64:	4619      	mov	r1, r3
 8011c66:	480b      	ldr	r0, [pc, #44]	@ (8011c94 <MX_GPIO_Init+0x178>)
 8011c68:	f001 fb82 	bl	8013370 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8011c6c:	2304      	movs	r3, #4
 8011c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8011c70:	2303      	movs	r3, #3
 8011c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c74:	2300      	movs	r3, #0
 8011c76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8011c78:	f107 0314 	add.w	r3, r7, #20
 8011c7c:	4619      	mov	r1, r3
 8011c7e:	4807      	ldr	r0, [pc, #28]	@ (8011c9c <MX_GPIO_Init+0x180>)
 8011c80:	f001 fb76 	bl	8013370 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8011c84:	bf00      	nop
 8011c86:	3728      	adds	r7, #40	@ 0x28
 8011c88:	46bd      	mov	sp, r7
 8011c8a:	bd80      	pop	{r7, pc}
 8011c8c:	40023800 	.word	0x40023800
 8011c90:	40020400 	.word	0x40020400
 8011c94:	40020800 	.word	0x40020800
 8011c98:	40020000 	.word	0x40020000
 8011c9c:	40020c00 	.word	0x40020c00

08011ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8011ca0:	b480      	push	{r7}
 8011ca2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8011ca4:	b672      	cpsid	i
}
 8011ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8011ca8:	bf00      	nop
 8011caa:	e7fd      	b.n	8011ca8 <Error_Handler+0x8>

08011cac <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8011cac:	b480      	push	{r7}
 8011cae:	b083      	sub	sp, #12
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	6078      	str	r0, [r7, #4]
 8011cb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8011cb6:	bf00      	nop
 8011cb8:	370c      	adds	r7, #12
 8011cba:	46bd      	mov	sp, r7
 8011cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cc0:	4770      	bx	lr
	...

08011cc4 <sha256_transform>:
    0x19a4c116,0x1e376c08,0x2748774c,0x34b0bcb5,0x391c0cb3,0x4ed8aa4a,0x5b9cca4f,0x682e6ff3,
    0x748f82ee,0x78a5636f,0x84c87814,0x8cc70208,0x90befffa,0xa4506ceb,0xbef9a3f7,0xc67178f2
};

static void sha256_transform(sha256_ctx_t* ctx, const uint8_t* data)
{
 8011cc4:	b480      	push	{r7}
 8011cc6:	b0cf      	sub	sp, #316	@ 0x13c
 8011cc8:	af00      	add	r7, sp, #0
 8011cca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011cce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011cd2:	6018      	str	r0, [r3, #0]
 8011cd4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011cd8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8011cdc:	6019      	str	r1, [r3, #0]
    uint32_t a, b, c, d, e, f, g, h, i, j, t1, t2, m[64];

    for (i = 0, j = 0; i < 16; ++i, j += 4)
 8011cde:	2300      	movs	r3, #0
 8011ce0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8011cea:	e03f      	b.n	8011d6c <sha256_transform+0xa8>
        m[i] = (data[j] << 24) | (data[j + 1] << 16) | (data[j + 2] << 8) | (data[j + 3]);
 8011cec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011cf0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8011cf4:	681a      	ldr	r2, [r3, #0]
 8011cf6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8011cfa:	4413      	add	r3, r2
 8011cfc:	781b      	ldrb	r3, [r3, #0]
 8011cfe:	061a      	lsls	r2, r3, #24
 8011d00:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8011d04:	3301      	adds	r3, #1
 8011d06:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8011d0a:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8011d0e:	6809      	ldr	r1, [r1, #0]
 8011d10:	440b      	add	r3, r1
 8011d12:	781b      	ldrb	r3, [r3, #0]
 8011d14:	041b      	lsls	r3, r3, #16
 8011d16:	431a      	orrs	r2, r3
 8011d18:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8011d1c:	3302      	adds	r3, #2
 8011d1e:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8011d22:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8011d26:	6809      	ldr	r1, [r1, #0]
 8011d28:	440b      	add	r3, r1
 8011d2a:	781b      	ldrb	r3, [r3, #0]
 8011d2c:	021b      	lsls	r3, r3, #8
 8011d2e:	4313      	orrs	r3, r2
 8011d30:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8011d34:	3203      	adds	r2, #3
 8011d36:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8011d3a:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8011d3e:	6809      	ldr	r1, [r1, #0]
 8011d40:	440a      	add	r2, r1
 8011d42:	7812      	ldrb	r2, [r2, #0]
 8011d44:	4313      	orrs	r3, r2
 8011d46:	4619      	mov	r1, r3
 8011d48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011d4c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011d50:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8011d54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0, j = 0; i < 16; ++i, j += 4)
 8011d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011d5c:	3301      	adds	r3, #1
 8011d5e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011d62:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8011d66:	3304      	adds	r3, #4
 8011d68:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8011d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011d70:	2b0f      	cmp	r3, #15
 8011d72:	d9bb      	bls.n	8011cec <sha256_transform+0x28>
    for (; i < 64; ++i)
 8011d74:	e069      	b.n	8011e4a <sha256_transform+0x186>
        m[i] = SIG1(m[i - 2]) + m[i - 7] + SIG0(m[i - 15]) + m[i - 16];
 8011d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011d7a:	1e9a      	subs	r2, r3, #2
 8011d7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011d80:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011d84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d88:	ea4f 4273 	mov.w	r2, r3, ror #17
 8011d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011d90:	1e99      	subs	r1, r3, #2
 8011d92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011d96:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011d9a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011d9e:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8011da2:	405a      	eors	r2, r3
 8011da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011da8:	1e99      	subs	r1, r3, #2
 8011daa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011dae:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011db2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011db6:	0a9b      	lsrs	r3, r3, #10
 8011db8:	405a      	eors	r2, r3
 8011dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011dbe:	1fd9      	subs	r1, r3, #7
 8011dc0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011dc4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011dc8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011dcc:	441a      	add	r2, r3
 8011dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011dd2:	f1a3 010f 	sub.w	r1, r3, #15
 8011dd6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011dda:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011dde:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011de2:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8011de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011dea:	f1a3 000f 	sub.w	r0, r3, #15
 8011dee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011df2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011df6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8011dfa:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8011dfe:	4059      	eors	r1, r3
 8011e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011e04:	f1a3 000f 	sub.w	r0, r3, #15
 8011e08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e0c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011e10:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8011e14:	08db      	lsrs	r3, r3, #3
 8011e16:	404b      	eors	r3, r1
 8011e18:	441a      	add	r2, r3
 8011e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011e1e:	f1a3 0110 	sub.w	r1, r3, #16
 8011e22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e26:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011e2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011e2e:	18d1      	adds	r1, r2, r3
 8011e30:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e34:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011e38:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8011e3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (; i < 64; ++i)
 8011e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011e44:	3301      	adds	r3, #1
 8011e46:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011e4e:	2b3f      	cmp	r3, #63	@ 0x3f
 8011e50:	d991      	bls.n	8011d76 <sha256_transform+0xb2>

    a = ctx->state[0];
 8011e52:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e56:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011e5e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    b = ctx->state[1];
 8011e62:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e66:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011e6a:	681b      	ldr	r3, [r3, #0]
 8011e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e6e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    c = ctx->state[2];
 8011e72:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e76:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011e7e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    d = ctx->state[3];
 8011e82:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e86:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e8e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    e = ctx->state[4];
 8011e92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011e96:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011e9e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    f = ctx->state[5];
 8011ea2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011ea6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011eae:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    g = ctx->state[6];
 8011eb2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011eb6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011ebe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    h = ctx->state[7];
 8011ec2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011ec6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011eca:	681b      	ldr	r3, [r3, #0]
 8011ecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ece:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 64; ++i) {
 8011ed2:	2300      	movs	r3, #0
 8011ed4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011ed8:	e078      	b.n	8011fcc <sha256_transform+0x308>
        t1 = h + EP1(e) + CH(e,f,g) + k[i] + m[i];
 8011eda:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8011ede:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8011ee2:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8011ee6:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8011eea:	405a      	eors	r2, r3
 8011eec:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8011ef0:	ea4f 6373 	mov.w	r3, r3, ror #25
 8011ef4:	405a      	eors	r2, r3
 8011ef6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8011efa:	441a      	add	r2, r3
 8011efc:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8011f00:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8011f04:	4019      	ands	r1, r3
 8011f06:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8011f0a:	43d8      	mvns	r0, r3
 8011f0c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8011f10:	4003      	ands	r3, r0
 8011f12:	404b      	eors	r3, r1
 8011f14:	441a      	add	r2, r3
 8011f16:	496f      	ldr	r1, [pc, #444]	@ (80120d4 <sha256_transform+0x410>)
 8011f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011f1c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8011f20:	441a      	add	r2, r3
 8011f22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011f26:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8011f2a:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8011f2e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011f32:	4413      	add	r3, r2
 8011f34:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        t2 = EP0(a) + MAJ(a,b,c);
 8011f38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011f3c:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8011f40:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011f44:	ea4f 3373 	mov.w	r3, r3, ror #13
 8011f48:	405a      	eors	r2, r3
 8011f4a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011f4e:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8011f52:	405a      	eors	r2, r3
 8011f54:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8011f58:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8011f5c:	4059      	eors	r1, r3
 8011f5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011f62:	4019      	ands	r1, r3
 8011f64:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8011f68:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8011f6c:	4003      	ands	r3, r0
 8011f6e:	404b      	eors	r3, r1
 8011f70:	4413      	add	r3, r2
 8011f72:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        h = g;
 8011f76:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8011f7a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
        g = f;
 8011f7e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8011f82:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        f = e;
 8011f86:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8011f8a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
        e = d + t1;
 8011f8e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8011f92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011f96:	4413      	add	r3, r2
 8011f98:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        d = c;
 8011f9c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8011fa0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        c = b;
 8011fa4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8011fa8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        b = a;
 8011fac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011fb0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
        a = t1 + t2;
 8011fb4:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8011fb8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8011fbc:	4413      	add	r3, r2
 8011fbe:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; ++i) {
 8011fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011fc6:	3301      	adds	r3, #1
 8011fc8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8011fd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8011fd2:	d982      	bls.n	8011eda <sha256_transform+0x216>
    }

    ctx->state[0] += a;
 8011fd4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011fd8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011fe0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8011fe4:	441a      	add	r2, r3
 8011fe6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011fea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	651a      	str	r2, [r3, #80]	@ 0x50
    ctx->state[1] += b;
 8011ff2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8011ff6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8011ffa:	681b      	ldr	r3, [r3, #0]
 8011ffc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011ffe:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8012002:	441a      	add	r2, r3
 8012004:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012008:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	655a      	str	r2, [r3, #84]	@ 0x54
    ctx->state[2] += c;
 8012010:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012014:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801201c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8012020:	441a      	add	r2, r3
 8012022:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012026:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	659a      	str	r2, [r3, #88]	@ 0x58
    ctx->state[3] += d;
 801202e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012032:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801203a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801203e:	441a      	add	r2, r3
 8012040:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012044:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	65da      	str	r2, [r3, #92]	@ 0x5c
    ctx->state[4] += e;
 801204c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012050:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8012058:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 801205c:	441a      	add	r2, r3
 801205e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012062:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	661a      	str	r2, [r3, #96]	@ 0x60
    ctx->state[5] += f;
 801206a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801206e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8012076:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 801207a:	441a      	add	r2, r3
 801207c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8012080:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	665a      	str	r2, [r3, #100]	@ 0x64
    ctx->state[6] += g;
 8012088:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801208c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8012094:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8012098:	441a      	add	r2, r3
 801209a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801209e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	669a      	str	r2, [r3, #104]	@ 0x68
    ctx->state[7] += h;
 80120a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80120aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80120b2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80120b6:	441a      	add	r2, r3
 80120b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80120bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 80120c4:	bf00      	nop
 80120c6:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 80120ca:	46bd      	mov	sp, r7
 80120cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120d0:	4770      	bx	lr
 80120d2:	bf00      	nop
 80120d4:	08017280 	.word	0x08017280

080120d8 <SHA256_Init>:

void SHA256_Init(sha256_ctx_t* ctx)
{
 80120d8:	b480      	push	{r7}
 80120da:	b083      	sub	sp, #12
 80120dc:	af00      	add	r7, sp, #0
 80120de:	6078      	str	r0, [r7, #4]
    ctx->datalen = 0;
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	2200      	movs	r2, #0
 80120e4:	641a      	str	r2, [r3, #64]	@ 0x40
    ctx->bitlen = 0;
 80120e6:	6879      	ldr	r1, [r7, #4]
 80120e8:	f04f 0200 	mov.w	r2, #0
 80120ec:	f04f 0300 	mov.w	r3, #0
 80120f0:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    ctx->state[0] = 0x6a09e667;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	4a0e      	ldr	r2, [pc, #56]	@ (8012130 <SHA256_Init+0x58>)
 80120f8:	651a      	str	r2, [r3, #80]	@ 0x50
    ctx->state[1] = 0xbb67ae85;
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	4a0d      	ldr	r2, [pc, #52]	@ (8012134 <SHA256_Init+0x5c>)
 80120fe:	655a      	str	r2, [r3, #84]	@ 0x54
    ctx->state[2] = 0x3c6ef372;
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	4a0d      	ldr	r2, [pc, #52]	@ (8012138 <SHA256_Init+0x60>)
 8012104:	659a      	str	r2, [r3, #88]	@ 0x58
    ctx->state[3] = 0xa54ff53a;
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	4a0c      	ldr	r2, [pc, #48]	@ (801213c <SHA256_Init+0x64>)
 801210a:	65da      	str	r2, [r3, #92]	@ 0x5c
    ctx->state[4] = 0x510e527f;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	4a0c      	ldr	r2, [pc, #48]	@ (8012140 <SHA256_Init+0x68>)
 8012110:	661a      	str	r2, [r3, #96]	@ 0x60
    ctx->state[5] = 0x9b05688c;
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	4a0b      	ldr	r2, [pc, #44]	@ (8012144 <SHA256_Init+0x6c>)
 8012116:	665a      	str	r2, [r3, #100]	@ 0x64
    ctx->state[6] = 0x1f83d9ab;
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	4a0b      	ldr	r2, [pc, #44]	@ (8012148 <SHA256_Init+0x70>)
 801211c:	669a      	str	r2, [r3, #104]	@ 0x68
    ctx->state[7] = 0x5be0cd19;
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	4a0a      	ldr	r2, [pc, #40]	@ (801214c <SHA256_Init+0x74>)
 8012122:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8012124:	bf00      	nop
 8012126:	370c      	adds	r7, #12
 8012128:	46bd      	mov	sp, r7
 801212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801212e:	4770      	bx	lr
 8012130:	6a09e667 	.word	0x6a09e667
 8012134:	bb67ae85 	.word	0xbb67ae85
 8012138:	3c6ef372 	.word	0x3c6ef372
 801213c:	a54ff53a 	.word	0xa54ff53a
 8012140:	510e527f 	.word	0x510e527f
 8012144:	9b05688c 	.word	0x9b05688c
 8012148:	1f83d9ab 	.word	0x1f83d9ab
 801214c:	5be0cd19 	.word	0x5be0cd19

08012150 <SHA256_Update>:

void SHA256_Update(sha256_ctx_t* ctx, const uint8_t* data, size_t len)
{
 8012150:	b5b0      	push	{r4, r5, r7, lr}
 8012152:	b086      	sub	sp, #24
 8012154:	af00      	add	r7, sp, #0
 8012156:	60f8      	str	r0, [r7, #12]
 8012158:	60b9      	str	r1, [r7, #8]
 801215a:	607a      	str	r2, [r7, #4]
    uint32_t i;

    for (i = 0; i < len; ++i) {
 801215c:	2300      	movs	r3, #0
 801215e:	617b      	str	r3, [r7, #20]
 8012160:	e025      	b.n	80121ae <SHA256_Update+0x5e>
        ctx->data[ctx->datalen] = data[i];
 8012162:	68ba      	ldr	r2, [r7, #8]
 8012164:	697b      	ldr	r3, [r7, #20]
 8012166:	441a      	add	r2, r3
 8012168:	68fb      	ldr	r3, [r7, #12]
 801216a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801216c:	7811      	ldrb	r1, [r2, #0]
 801216e:	68fa      	ldr	r2, [r7, #12]
 8012170:	54d1      	strb	r1, [r2, r3]
        ctx->datalen++;
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012176:	1c5a      	adds	r2, r3, #1
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	641a      	str	r2, [r3, #64]	@ 0x40
        if (ctx->datalen == 64) {
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012180:	2b40      	cmp	r3, #64	@ 0x40
 8012182:	d111      	bne.n	80121a8 <SHA256_Update+0x58>
            sha256_transform(ctx, ctx->data);
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	4619      	mov	r1, r3
 8012188:	68f8      	ldr	r0, [r7, #12]
 801218a:	f7ff fd9b 	bl	8011cc4 <sha256_transform>
            ctx->bitlen += 512;
 801218e:	68fb      	ldr	r3, [r7, #12]
 8012190:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8012194:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 8012198:	f143 0500 	adc.w	r5, r3, #0
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	e9c3 4512 	strd	r4, r5, [r3, #72]	@ 0x48
            ctx->datalen = 0;
 80121a2:	68fb      	ldr	r3, [r7, #12]
 80121a4:	2200      	movs	r2, #0
 80121a6:	641a      	str	r2, [r3, #64]	@ 0x40
    for (i = 0; i < len; ++i) {
 80121a8:	697b      	ldr	r3, [r7, #20]
 80121aa:	3301      	adds	r3, #1
 80121ac:	617b      	str	r3, [r7, #20]
 80121ae:	697a      	ldr	r2, [r7, #20]
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	429a      	cmp	r2, r3
 80121b4:	d3d5      	bcc.n	8012162 <SHA256_Update+0x12>
        }
    }
}
 80121b6:	bf00      	nop
 80121b8:	bf00      	nop
 80121ba:	3718      	adds	r7, #24
 80121bc:	46bd      	mov	sp, r7
 80121be:	bdb0      	pop	{r4, r5, r7, pc}

080121c0 <SHA256_Final>:

void SHA256_Final(sha256_ctx_t* ctx, uint8_t* hash)
{
 80121c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80121c4:	b084      	sub	sp, #16
 80121c6:	af00      	add	r7, sp, #0
 80121c8:	6078      	str	r0, [r7, #4]
 80121ca:	6039      	str	r1, [r7, #0]
    uint32_t i;

    i = ctx->datalen;
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80121d0:	60fb      	str	r3, [r7, #12]

    // Pad whatever data is left in the buffer.
    if (ctx->datalen < 56) {
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80121d6:	2b37      	cmp	r3, #55	@ 0x37
 80121d8:	d810      	bhi.n	80121fc <SHA256_Final+0x3c>
        ctx->data[i++] = 0x80;
 80121da:	68fb      	ldr	r3, [r7, #12]
 80121dc:	1c5a      	adds	r2, r3, #1
 80121de:	60fa      	str	r2, [r7, #12]
 80121e0:	687a      	ldr	r2, [r7, #4]
 80121e2:	2180      	movs	r1, #128	@ 0x80
 80121e4:	54d1      	strb	r1, [r2, r3]
        while (i < 56)
 80121e6:	e005      	b.n	80121f4 <SHA256_Final+0x34>
            ctx->data[i++] = 0x00;
 80121e8:	68fb      	ldr	r3, [r7, #12]
 80121ea:	1c5a      	adds	r2, r3, #1
 80121ec:	60fa      	str	r2, [r7, #12]
 80121ee:	687a      	ldr	r2, [r7, #4]
 80121f0:	2100      	movs	r1, #0
 80121f2:	54d1      	strb	r1, [r2, r3]
        while (i < 56)
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	2b37      	cmp	r3, #55	@ 0x37
 80121f8:	d9f6      	bls.n	80121e8 <SHA256_Final+0x28>
 80121fa:	e01a      	b.n	8012232 <SHA256_Final+0x72>
    } else {
        ctx->data[i++] = 0x80;
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	1c5a      	adds	r2, r3, #1
 8012200:	60fa      	str	r2, [r7, #12]
 8012202:	687a      	ldr	r2, [r7, #4]
 8012204:	2180      	movs	r1, #128	@ 0x80
 8012206:	54d1      	strb	r1, [r2, r3]
        while (i < 64)
 8012208:	e005      	b.n	8012216 <SHA256_Final+0x56>
            ctx->data[i++] = 0x00;
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	1c5a      	adds	r2, r3, #1
 801220e:	60fa      	str	r2, [r7, #12]
 8012210:	687a      	ldr	r2, [r7, #4]
 8012212:	2100      	movs	r1, #0
 8012214:	54d1      	strb	r1, [r2, r3]
        while (i < 64)
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	2b3f      	cmp	r3, #63	@ 0x3f
 801221a:	d9f6      	bls.n	801220a <SHA256_Final+0x4a>
        sha256_transform(ctx, ctx->data);
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	4619      	mov	r1, r3
 8012220:	6878      	ldr	r0, [r7, #4]
 8012222:	f7ff fd4f 	bl	8011cc4 <sha256_transform>
        memset(ctx->data, 0, 56);
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	2238      	movs	r2, #56	@ 0x38
 801222a:	2100      	movs	r1, #0
 801222c:	4618      	mov	r0, r3
 801222e:	f003 fc87 	bl	8015b40 <memset>
    }

    // Append to the padding the total message's length in bits and transform.
    ctx->bitlen += ctx->datalen * 8;
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8012238:	6879      	ldr	r1, [r7, #4]
 801223a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801223c:	00c9      	lsls	r1, r1, #3
 801223e:	2000      	movs	r0, #0
 8012240:	460c      	mov	r4, r1
 8012242:	4605      	mov	r5, r0
 8012244:	eb12 0804 	adds.w	r8, r2, r4
 8012248:	eb43 0905 	adc.w	r9, r3, r5
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	e9c3 8912 	strd	r8, r9, [r3, #72]	@ 0x48
    ctx->data[63] = ctx->bitlen;
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8012258:	b2d2      	uxtb	r2, r2
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    ctx->data[62] = ctx->bitlen >> 8;
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8012266:	f04f 0200 	mov.w	r2, #0
 801226a:	f04f 0300 	mov.w	r3, #0
 801226e:	0a02      	lsrs	r2, r0, #8
 8012270:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8012274:	0a0b      	lsrs	r3, r1, #8
 8012276:	b2d2      	uxtb	r2, r2
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    ctx->data[61] = ctx->bitlen >> 16;
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8012284:	f04f 0200 	mov.w	r2, #0
 8012288:	f04f 0300 	mov.w	r3, #0
 801228c:	0c02      	lsrs	r2, r0, #16
 801228e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8012292:	0c0b      	lsrs	r3, r1, #16
 8012294:	b2d2      	uxtb	r2, r2
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ctx->data[60] = ctx->bitlen >> 24;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80122a2:	f04f 0200 	mov.w	r2, #0
 80122a6:	f04f 0300 	mov.w	r3, #0
 80122aa:	0e02      	lsrs	r2, r0, #24
 80122ac:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80122b0:	0e0b      	lsrs	r3, r1, #24
 80122b2:	b2d2      	uxtb	r2, r2
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    ctx->data[59] = ctx->bitlen >> 32;
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80122c0:	f04f 0200 	mov.w	r2, #0
 80122c4:	f04f 0300 	mov.w	r3, #0
 80122c8:	000a      	movs	r2, r1
 80122ca:	2300      	movs	r3, #0
 80122cc:	b2d2      	uxtb	r2, r2
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    ctx->data[58] = ctx->bitlen >> 40;
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80122da:	f04f 0200 	mov.w	r2, #0
 80122de:	f04f 0300 	mov.w	r3, #0
 80122e2:	0a0a      	lsrs	r2, r1, #8
 80122e4:	2300      	movs	r3, #0
 80122e6:	b2d2      	uxtb	r2, r2
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    ctx->data[57] = ctx->bitlen >> 48;
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80122f4:	f04f 0200 	mov.w	r2, #0
 80122f8:	f04f 0300 	mov.w	r3, #0
 80122fc:	0c0a      	lsrs	r2, r1, #16
 80122fe:	2300      	movs	r3, #0
 8012300:	b2d2      	uxtb	r2, r2
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    ctx->data[56] = ctx->bitlen >> 56;
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 801230e:	f04f 0200 	mov.w	r2, #0
 8012312:	f04f 0300 	mov.w	r3, #0
 8012316:	0e0a      	lsrs	r2, r1, #24
 8012318:	2300      	movs	r3, #0
 801231a:	b2d2      	uxtb	r2, r2
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    sha256_transform(ctx, ctx->data);
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	4619      	mov	r1, r3
 8012326:	6878      	ldr	r0, [r7, #4]
 8012328:	f7ff fccc 	bl	8011cc4 <sha256_transform>

    // Since this implementation uses little endian byte ordering and SHA uses big endian,
    // reverse all the bytes when copying the final state to the output hash.
    for (i = 0; i < 4; ++i) {
 801232c:	2300      	movs	r3, #0
 801232e:	60fb      	str	r3, [r7, #12]
 8012330:	e071      	b.n	8012416 <SHA256_Final+0x256>
        hash[i]      = (ctx->state[0] >> (24 - i * 8)) & 0x000000ff;
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012336:	68fb      	ldr	r3, [r7, #12]
 8012338:	f1c3 0303 	rsb	r3, r3, #3
 801233c:	00db      	lsls	r3, r3, #3
 801233e:	fa22 f103 	lsr.w	r1, r2, r3
 8012342:	683a      	ldr	r2, [r7, #0]
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	4413      	add	r3, r2
 8012348:	b2ca      	uxtb	r2, r1
 801234a:	701a      	strb	r2, [r3, #0]
        hash[i + 4]  = (ctx->state[1] >> (24 - i * 8)) & 0x000000ff;
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	f1c3 0303 	rsb	r3, r3, #3
 8012356:	00db      	lsls	r3, r3, #3
 8012358:	fa22 f103 	lsr.w	r1, r2, r3
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	3304      	adds	r3, #4
 8012360:	683a      	ldr	r2, [r7, #0]
 8012362:	4413      	add	r3, r2
 8012364:	b2ca      	uxtb	r2, r1
 8012366:	701a      	strb	r2, [r3, #0]
        hash[i + 8]  = (ctx->state[2] >> (24 - i * 8)) & 0x000000ff;
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	f1c3 0303 	rsb	r3, r3, #3
 8012372:	00db      	lsls	r3, r3, #3
 8012374:	fa22 f103 	lsr.w	r1, r2, r3
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	3308      	adds	r3, #8
 801237c:	683a      	ldr	r2, [r7, #0]
 801237e:	4413      	add	r3, r2
 8012380:	b2ca      	uxtb	r2, r1
 8012382:	701a      	strb	r2, [r3, #0]
        hash[i + 12] = (ctx->state[3] >> (24 - i * 8)) & 0x000000ff;
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	f1c3 0303 	rsb	r3, r3, #3
 801238e:	00db      	lsls	r3, r3, #3
 8012390:	fa22 f103 	lsr.w	r1, r2, r3
 8012394:	68fb      	ldr	r3, [r7, #12]
 8012396:	330c      	adds	r3, #12
 8012398:	683a      	ldr	r2, [r7, #0]
 801239a:	4413      	add	r3, r2
 801239c:	b2ca      	uxtb	r2, r1
 801239e:	701a      	strb	r2, [r3, #0]
        hash[i + 16] = (ctx->state[4] >> (24 - i * 8)) & 0x000000ff;
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	f1c3 0303 	rsb	r3, r3, #3
 80123aa:	00db      	lsls	r3, r3, #3
 80123ac:	fa22 f103 	lsr.w	r1, r2, r3
 80123b0:	68fb      	ldr	r3, [r7, #12]
 80123b2:	3310      	adds	r3, #16
 80123b4:	683a      	ldr	r2, [r7, #0]
 80123b6:	4413      	add	r3, r2
 80123b8:	b2ca      	uxtb	r2, r1
 80123ba:	701a      	strb	r2, [r3, #0]
        hash[i + 20] = (ctx->state[5] >> (24 - i * 8)) & 0x000000ff;
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	f1c3 0303 	rsb	r3, r3, #3
 80123c6:	00db      	lsls	r3, r3, #3
 80123c8:	fa22 f103 	lsr.w	r1, r2, r3
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	3314      	adds	r3, #20
 80123d0:	683a      	ldr	r2, [r7, #0]
 80123d2:	4413      	add	r3, r2
 80123d4:	b2ca      	uxtb	r2, r1
 80123d6:	701a      	strb	r2, [r3, #0]
        hash[i + 24] = (ctx->state[6] >> (24 - i * 8)) & 0x000000ff;
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	f1c3 0303 	rsb	r3, r3, #3
 80123e2:	00db      	lsls	r3, r3, #3
 80123e4:	fa22 f103 	lsr.w	r1, r2, r3
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	3318      	adds	r3, #24
 80123ec:	683a      	ldr	r2, [r7, #0]
 80123ee:	4413      	add	r3, r2
 80123f0:	b2ca      	uxtb	r2, r1
 80123f2:	701a      	strb	r2, [r3, #0]
        hash[i + 28] = (ctx->state[7] >> (24 - i * 8)) & 0x000000ff;
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	f1c3 0303 	rsb	r3, r3, #3
 80123fe:	00db      	lsls	r3, r3, #3
 8012400:	fa22 f103 	lsr.w	r1, r2, r3
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	331c      	adds	r3, #28
 8012408:	683a      	ldr	r2, [r7, #0]
 801240a:	4413      	add	r3, r2
 801240c:	b2ca      	uxtb	r2, r1
 801240e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; ++i) {
 8012410:	68fb      	ldr	r3, [r7, #12]
 8012412:	3301      	adds	r3, #1
 8012414:	60fb      	str	r3, [r7, #12]
 8012416:	68fb      	ldr	r3, [r7, #12]
 8012418:	2b03      	cmp	r3, #3
 801241a:	d98a      	bls.n	8012332 <SHA256_Final+0x172>
    }
}
 801241c:	bf00      	nop
 801241e:	bf00      	nop
 8012420:	3710      	adds	r7, #16
 8012422:	46bd      	mov	sp, r7
 8012424:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08012428 <SHA256_Calculate>:

void SHA256_Calculate(const uint8_t* data, size_t len, uint8_t* hash)
{
 8012428:	b580      	push	{r7, lr}
 801242a:	b0a0      	sub	sp, #128	@ 0x80
 801242c:	af00      	add	r7, sp, #0
 801242e:	60f8      	str	r0, [r7, #12]
 8012430:	60b9      	str	r1, [r7, #8]
 8012432:	607a      	str	r2, [r7, #4]
    sha256_ctx_t ctx;
    SHA256_Init(&ctx);
 8012434:	f107 0310 	add.w	r3, r7, #16
 8012438:	4618      	mov	r0, r3
 801243a:	f7ff fe4d 	bl	80120d8 <SHA256_Init>
    SHA256_Update(&ctx, data, len);
 801243e:	f107 0310 	add.w	r3, r7, #16
 8012442:	68ba      	ldr	r2, [r7, #8]
 8012444:	68f9      	ldr	r1, [r7, #12]
 8012446:	4618      	mov	r0, r3
 8012448:	f7ff fe82 	bl	8012150 <SHA256_Update>
    SHA256_Final(&ctx, hash);
 801244c:	f107 0310 	add.w	r3, r7, #16
 8012450:	6879      	ldr	r1, [r7, #4]
 8012452:	4618      	mov	r0, r3
 8012454:	f7ff feb4 	bl	80121c0 <SHA256_Final>
}
 8012458:	bf00      	nop
 801245a:	3780      	adds	r7, #128	@ 0x80
 801245c:	46bd      	mov	sp, r7
 801245e:	bd80      	pop	{r7, pc}

08012460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8012460:	b480      	push	{r7}
 8012462:	b083      	sub	sp, #12
 8012464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8012466:	2300      	movs	r3, #0
 8012468:	607b      	str	r3, [r7, #4]
 801246a:	4b10      	ldr	r3, [pc, #64]	@ (80124ac <HAL_MspInit+0x4c>)
 801246c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801246e:	4a0f      	ldr	r2, [pc, #60]	@ (80124ac <HAL_MspInit+0x4c>)
 8012470:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012474:	6453      	str	r3, [r2, #68]	@ 0x44
 8012476:	4b0d      	ldr	r3, [pc, #52]	@ (80124ac <HAL_MspInit+0x4c>)
 8012478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801247a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801247e:	607b      	str	r3, [r7, #4]
 8012480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8012482:	2300      	movs	r3, #0
 8012484:	603b      	str	r3, [r7, #0]
 8012486:	4b09      	ldr	r3, [pc, #36]	@ (80124ac <HAL_MspInit+0x4c>)
 8012488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801248a:	4a08      	ldr	r2, [pc, #32]	@ (80124ac <HAL_MspInit+0x4c>)
 801248c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8012490:	6413      	str	r3, [r2, #64]	@ 0x40
 8012492:	4b06      	ldr	r3, [pc, #24]	@ (80124ac <HAL_MspInit+0x4c>)
 8012494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801249a:	603b      	str	r3, [r7, #0]
 801249c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 801249e:	bf00      	nop
 80124a0:	370c      	adds	r7, #12
 80124a2:	46bd      	mov	sp, r7
 80124a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a8:	4770      	bx	lr
 80124aa:	bf00      	nop
 80124ac:	40023800 	.word	0x40023800

080124b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80124b0:	b580      	push	{r7, lr}
 80124b2:	b08c      	sub	sp, #48	@ 0x30
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80124b8:	f107 031c 	add.w	r3, r7, #28
 80124bc:	2200      	movs	r2, #0
 80124be:	601a      	str	r2, [r3, #0]
 80124c0:	605a      	str	r2, [r3, #4]
 80124c2:	609a      	str	r2, [r3, #8]
 80124c4:	60da      	str	r2, [r3, #12]
 80124c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	4a36      	ldr	r2, [pc, #216]	@ (80125a8 <HAL_UART_MspInit+0xf8>)
 80124ce:	4293      	cmp	r3, r2
 80124d0:	d12d      	bne.n	801252e <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80124d2:	2300      	movs	r3, #0
 80124d4:	61bb      	str	r3, [r7, #24]
 80124d6:	4b35      	ldr	r3, [pc, #212]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 80124d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80124da:	4a34      	ldr	r2, [pc, #208]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 80124dc:	f043 0310 	orr.w	r3, r3, #16
 80124e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80124e2:	4b32      	ldr	r3, [pc, #200]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 80124e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80124e6:	f003 0310 	and.w	r3, r3, #16
 80124ea:	61bb      	str	r3, [r7, #24]
 80124ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80124ee:	2300      	movs	r3, #0
 80124f0:	617b      	str	r3, [r7, #20]
 80124f2:	4b2e      	ldr	r3, [pc, #184]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 80124f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80124f6:	4a2d      	ldr	r2, [pc, #180]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 80124f8:	f043 0301 	orr.w	r3, r3, #1
 80124fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80124fe:	4b2b      	ldr	r3, [pc, #172]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 8012500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012502:	f003 0301 	and.w	r3, r3, #1
 8012506:	617b      	str	r3, [r7, #20]
 8012508:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    PA12     ------> USART1_RTS
    */
    GPIO_InitStruct.Pin = EXT_MODEM_TX_Pin|EXT_MODEM_RX_Pin|EXT_MODEM_CTS_Pin|EXT_MODEM_RTS_Pin;
 801250a:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 801250e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012510:	2302      	movs	r3, #2
 8012512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012514:	2300      	movs	r3, #0
 8012516:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012518:	2303      	movs	r3, #3
 801251a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 801251c:	2307      	movs	r3, #7
 801251e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012520:	f107 031c 	add.w	r3, r7, #28
 8012524:	4619      	mov	r1, r3
 8012526:	4822      	ldr	r0, [pc, #136]	@ (80125b0 <HAL_UART_MspInit+0x100>)
 8012528:	f000 ff22 	bl	8013370 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 801252c:	e038      	b.n	80125a0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	4a20      	ldr	r2, [pc, #128]	@ (80125b4 <HAL_UART_MspInit+0x104>)
 8012534:	4293      	cmp	r3, r2
 8012536:	d133      	bne.n	80125a0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8012538:	2300      	movs	r3, #0
 801253a:	613b      	str	r3, [r7, #16]
 801253c:	4b1b      	ldr	r3, [pc, #108]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 801253e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012540:	4a1a      	ldr	r2, [pc, #104]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 8012542:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8012546:	6413      	str	r3, [r2, #64]	@ 0x40
 8012548:	4b18      	ldr	r3, [pc, #96]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 801254a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801254c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012550:	613b      	str	r3, [r7, #16]
 8012552:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012554:	2300      	movs	r3, #0
 8012556:	60fb      	str	r3, [r7, #12]
 8012558:	4b14      	ldr	r3, [pc, #80]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 801255a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801255c:	4a13      	ldr	r2, [pc, #76]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 801255e:	f043 0301 	orr.w	r3, r3, #1
 8012562:	6313      	str	r3, [r2, #48]	@ 0x30
 8012564:	4b11      	ldr	r3, [pc, #68]	@ (80125ac <HAL_UART_MspInit+0xfc>)
 8012566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012568:	f003 0301 	and.w	r3, r3, #1
 801256c:	60fb      	str	r3, [r7, #12]
 801256e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEPHANO_CTS_Pin|STEPHANO_RTS_Pin|STEPHANO_TX_Pin|STEPHANO_RX_Pin;
 8012570:	230f      	movs	r3, #15
 8012572:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012574:	2302      	movs	r3, #2
 8012576:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012578:	2300      	movs	r3, #0
 801257a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801257c:	2303      	movs	r3, #3
 801257e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8012580:	2307      	movs	r3, #7
 8012582:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012584:	f107 031c 	add.w	r3, r7, #28
 8012588:	4619      	mov	r1, r3
 801258a:	4809      	ldr	r0, [pc, #36]	@ (80125b0 <HAL_UART_MspInit+0x100>)
 801258c:	f000 fef0 	bl	8013370 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8012590:	2200      	movs	r2, #0
 8012592:	2100      	movs	r1, #0
 8012594:	2026      	movs	r0, #38	@ 0x26
 8012596:	f000 fa41 	bl	8012a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 801259a:	2026      	movs	r0, #38	@ 0x26
 801259c:	f000 fa6a 	bl	8012a74 <HAL_NVIC_EnableIRQ>
}
 80125a0:	bf00      	nop
 80125a2:	3730      	adds	r7, #48	@ 0x30
 80125a4:	46bd      	mov	sp, r7
 80125a6:	bd80      	pop	{r7, pc}
 80125a8:	40011000 	.word	0x40011000
 80125ac:	40023800 	.word	0x40023800
 80125b0:	40020000 	.word	0x40020000
 80125b4:	40004400 	.word	0x40004400

080125b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80125b8:	b480      	push	{r7}
 80125ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80125bc:	bf00      	nop
 80125be:	e7fd      	b.n	80125bc <NMI_Handler+0x4>

080125c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80125c0:	b480      	push	{r7}
 80125c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80125c4:	bf00      	nop
 80125c6:	e7fd      	b.n	80125c4 <HardFault_Handler+0x4>

080125c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80125c8:	b480      	push	{r7}
 80125ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80125cc:	bf00      	nop
 80125ce:	e7fd      	b.n	80125cc <MemManage_Handler+0x4>

080125d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80125d0:	b480      	push	{r7}
 80125d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80125d4:	bf00      	nop
 80125d6:	e7fd      	b.n	80125d4 <BusFault_Handler+0x4>

080125d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80125d8:	b480      	push	{r7}
 80125da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80125dc:	bf00      	nop
 80125de:	e7fd      	b.n	80125dc <UsageFault_Handler+0x4>

080125e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80125e0:	b480      	push	{r7}
 80125e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80125e4:	bf00      	nop
 80125e6:	46bd      	mov	sp, r7
 80125e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ec:	4770      	bx	lr

080125ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80125ee:	b480      	push	{r7}
 80125f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80125f2:	bf00      	nop
 80125f4:	46bd      	mov	sp, r7
 80125f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125fa:	4770      	bx	lr

080125fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80125fc:	b480      	push	{r7}
 80125fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8012600:	bf00      	nop
 8012602:	46bd      	mov	sp, r7
 8012604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012608:	4770      	bx	lr

0801260a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 801260a:	b580      	push	{r7, lr}
 801260c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 801260e:	f000 f8d1 	bl	80127b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8012612:	bf00      	nop
 8012614:	bd80      	pop	{r7, pc}
	...

08012618 <USART2_IRQHandler>:
#else
/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8012618:	b580      	push	{r7, lr}
 801261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 801261c:	4802      	ldr	r0, [pc, #8]	@ (8012628 <USART2_IRQHandler+0x10>)
 801261e:	f002 f9db 	bl	80149d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8012622:	bf00      	nop
 8012624:	bd80      	pop	{r7, pc}
 8012626:	bf00      	nop
 8012628:	200013b8 	.word	0x200013b8

0801262c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 801262c:	b580      	push	{r7, lr}
 801262e:	b086      	sub	sp, #24
 8012630:	af00      	add	r7, sp, #0
 8012632:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8012634:	4a14      	ldr	r2, [pc, #80]	@ (8012688 <_sbrk+0x5c>)
 8012636:	4b15      	ldr	r3, [pc, #84]	@ (801268c <_sbrk+0x60>)
 8012638:	1ad3      	subs	r3, r2, r3
 801263a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 801263c:	697b      	ldr	r3, [r7, #20]
 801263e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8012640:	4b13      	ldr	r3, [pc, #76]	@ (8012690 <_sbrk+0x64>)
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	2b00      	cmp	r3, #0
 8012646:	d102      	bne.n	801264e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8012648:	4b11      	ldr	r3, [pc, #68]	@ (8012690 <_sbrk+0x64>)
 801264a:	4a12      	ldr	r2, [pc, #72]	@ (8012694 <_sbrk+0x68>)
 801264c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 801264e:	4b10      	ldr	r3, [pc, #64]	@ (8012690 <_sbrk+0x64>)
 8012650:	681a      	ldr	r2, [r3, #0]
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	4413      	add	r3, r2
 8012656:	693a      	ldr	r2, [r7, #16]
 8012658:	429a      	cmp	r2, r3
 801265a:	d207      	bcs.n	801266c <_sbrk+0x40>
  {
    errno = ENOMEM;
 801265c:	f003 fab4 	bl	8015bc8 <__errno>
 8012660:	4603      	mov	r3, r0
 8012662:	220c      	movs	r2, #12
 8012664:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8012666:	f04f 33ff 	mov.w	r3, #4294967295
 801266a:	e009      	b.n	8012680 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 801266c:	4b08      	ldr	r3, [pc, #32]	@ (8012690 <_sbrk+0x64>)
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8012672:	4b07      	ldr	r3, [pc, #28]	@ (8012690 <_sbrk+0x64>)
 8012674:	681a      	ldr	r2, [r3, #0]
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	4413      	add	r3, r2
 801267a:	4a05      	ldr	r2, [pc, #20]	@ (8012690 <_sbrk+0x64>)
 801267c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 801267e:	68fb      	ldr	r3, [r7, #12]
}
 8012680:	4618      	mov	r0, r3
 8012682:	3718      	adds	r7, #24
 8012684:	46bd      	mov	sp, r7
 8012686:	bd80      	pop	{r7, pc}
 8012688:	20018000 	.word	0x20018000
 801268c:	00000400 	.word	0x00000400
 8012690:	20001430 	.word	0x20001430
 8012694:	20001580 	.word	0x20001580

08012698 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8012698:	b480      	push	{r7}
 801269a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 801269c:	4b06      	ldr	r3, [pc, #24]	@ (80126b8 <SystemInit+0x20>)
 801269e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80126a2:	4a05      	ldr	r2, [pc, #20]	@ (80126b8 <SystemInit+0x20>)
 80126a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80126a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80126ac:	bf00      	nop
 80126ae:	46bd      	mov	sp, r7
 80126b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126b4:	4770      	bx	lr
 80126b6:	bf00      	nop
 80126b8:	e000ed00 	.word	0xe000ed00

080126bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80126bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80126f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80126c0:	f7ff ffea 	bl	8012698 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80126c4:	480c      	ldr	r0, [pc, #48]	@ (80126f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80126c6:	490d      	ldr	r1, [pc, #52]	@ (80126fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80126c8:	4a0d      	ldr	r2, [pc, #52]	@ (8012700 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80126ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80126cc:	e002      	b.n	80126d4 <LoopCopyDataInit>

080126ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80126ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80126d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80126d2:	3304      	adds	r3, #4

080126d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80126d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80126d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80126d8:	d3f9      	bcc.n	80126ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80126da:	4a0a      	ldr	r2, [pc, #40]	@ (8012704 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80126dc:	4c0a      	ldr	r4, [pc, #40]	@ (8012708 <LoopFillZerobss+0x22>)
  movs r3, #0
 80126de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80126e0:	e001      	b.n	80126e6 <LoopFillZerobss>

080126e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80126e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80126e4:	3204      	adds	r2, #4

080126e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80126e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80126e8:	d3fb      	bcc.n	80126e2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80126ea:	f003 fa73 	bl	8015bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80126ee:	f7ff f941 	bl	8011974 <main>
  bx  lr    
 80126f2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80126f4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80126f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80126fc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8012700:	080174f8 	.word	0x080174f8
  ldr r2, =_sbss
 8012704:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8012708:	20001580 	.word	0x20001580

0801270c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801270c:	e7fe      	b.n	801270c <ADC_IRQHandler>
	...

08012710 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8012710:	b580      	push	{r7, lr}
 8012712:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8012714:	4b0e      	ldr	r3, [pc, #56]	@ (8012750 <HAL_Init+0x40>)
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	4a0d      	ldr	r2, [pc, #52]	@ (8012750 <HAL_Init+0x40>)
 801271a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801271e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8012720:	4b0b      	ldr	r3, [pc, #44]	@ (8012750 <HAL_Init+0x40>)
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	4a0a      	ldr	r2, [pc, #40]	@ (8012750 <HAL_Init+0x40>)
 8012726:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 801272a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 801272c:	4b08      	ldr	r3, [pc, #32]	@ (8012750 <HAL_Init+0x40>)
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	4a07      	ldr	r2, [pc, #28]	@ (8012750 <HAL_Init+0x40>)
 8012732:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012736:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8012738:	2003      	movs	r0, #3
 801273a:	f000 f94f 	bl	80129dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 801273e:	200f      	movs	r0, #15
 8012740:	f000 f808 	bl	8012754 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8012744:	f7ff fe8c 	bl	8012460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8012748:	2300      	movs	r3, #0
}
 801274a:	4618      	mov	r0, r3
 801274c:	bd80      	pop	{r7, pc}
 801274e:	bf00      	nop
 8012750:	40023c00 	.word	0x40023c00

08012754 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8012754:	b580      	push	{r7, lr}
 8012756:	b082      	sub	sp, #8
 8012758:	af00      	add	r7, sp, #0
 801275a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 801275c:	4b12      	ldr	r3, [pc, #72]	@ (80127a8 <HAL_InitTick+0x54>)
 801275e:	681a      	ldr	r2, [r3, #0]
 8012760:	4b12      	ldr	r3, [pc, #72]	@ (80127ac <HAL_InitTick+0x58>)
 8012762:	781b      	ldrb	r3, [r3, #0]
 8012764:	4619      	mov	r1, r3
 8012766:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801276a:	fbb3 f3f1 	udiv	r3, r3, r1
 801276e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012772:	4618      	mov	r0, r3
 8012774:	f000 f996 	bl	8012aa4 <HAL_SYSTICK_Config>
 8012778:	4603      	mov	r3, r0
 801277a:	2b00      	cmp	r3, #0
 801277c:	d001      	beq.n	8012782 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 801277e:	2301      	movs	r3, #1
 8012780:	e00e      	b.n	80127a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	2b0f      	cmp	r3, #15
 8012786:	d80a      	bhi.n	801279e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8012788:	2200      	movs	r2, #0
 801278a:	6879      	ldr	r1, [r7, #4]
 801278c:	f04f 30ff 	mov.w	r0, #4294967295
 8012790:	f000 f944 	bl	8012a1c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8012794:	4a06      	ldr	r2, [pc, #24]	@ (80127b0 <HAL_InitTick+0x5c>)
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 801279a:	2300      	movs	r3, #0
 801279c:	e000      	b.n	80127a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 801279e:	2301      	movs	r3, #1
}
 80127a0:	4618      	mov	r0, r3
 80127a2:	3708      	adds	r7, #8
 80127a4:	46bd      	mov	sp, r7
 80127a6:	bd80      	pop	{r7, pc}
 80127a8:	20000000 	.word	0x20000000
 80127ac:	20000008 	.word	0x20000008
 80127b0:	20000004 	.word	0x20000004

080127b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80127b4:	b480      	push	{r7}
 80127b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80127b8:	4b06      	ldr	r3, [pc, #24]	@ (80127d4 <HAL_IncTick+0x20>)
 80127ba:	781b      	ldrb	r3, [r3, #0]
 80127bc:	461a      	mov	r2, r3
 80127be:	4b06      	ldr	r3, [pc, #24]	@ (80127d8 <HAL_IncTick+0x24>)
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	4413      	add	r3, r2
 80127c4:	4a04      	ldr	r2, [pc, #16]	@ (80127d8 <HAL_IncTick+0x24>)
 80127c6:	6013      	str	r3, [r2, #0]
}
 80127c8:	bf00      	nop
 80127ca:	46bd      	mov	sp, r7
 80127cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127d0:	4770      	bx	lr
 80127d2:	bf00      	nop
 80127d4:	20000008 	.word	0x20000008
 80127d8:	20001434 	.word	0x20001434

080127dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80127dc:	b480      	push	{r7}
 80127de:	af00      	add	r7, sp, #0
  return uwTick;
 80127e0:	4b03      	ldr	r3, [pc, #12]	@ (80127f0 <HAL_GetTick+0x14>)
 80127e2:	681b      	ldr	r3, [r3, #0]
}
 80127e4:	4618      	mov	r0, r3
 80127e6:	46bd      	mov	sp, r7
 80127e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ec:	4770      	bx	lr
 80127ee:	bf00      	nop
 80127f0:	20001434 	.word	0x20001434

080127f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80127f4:	b580      	push	{r7, lr}
 80127f6:	b084      	sub	sp, #16
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80127fc:	f7ff ffee 	bl	80127dc <HAL_GetTick>
 8012800:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	f1b3 3fff 	cmp.w	r3, #4294967295
 801280c:	d005      	beq.n	801281a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 801280e:	4b0a      	ldr	r3, [pc, #40]	@ (8012838 <HAL_Delay+0x44>)
 8012810:	781b      	ldrb	r3, [r3, #0]
 8012812:	461a      	mov	r2, r3
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	4413      	add	r3, r2
 8012818:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 801281a:	bf00      	nop
 801281c:	f7ff ffde 	bl	80127dc <HAL_GetTick>
 8012820:	4602      	mov	r2, r0
 8012822:	68bb      	ldr	r3, [r7, #8]
 8012824:	1ad3      	subs	r3, r2, r3
 8012826:	68fa      	ldr	r2, [r7, #12]
 8012828:	429a      	cmp	r2, r3
 801282a:	d8f7      	bhi.n	801281c <HAL_Delay+0x28>
  {
  }
}
 801282c:	bf00      	nop
 801282e:	bf00      	nop
 8012830:	3710      	adds	r7, #16
 8012832:	46bd      	mov	sp, r7
 8012834:	bd80      	pop	{r7, pc}
 8012836:	bf00      	nop
 8012838:	20000008 	.word	0x20000008

0801283c <__NVIC_SetPriorityGrouping>:
{
 801283c:	b480      	push	{r7}
 801283e:	b085      	sub	sp, #20
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	f003 0307 	and.w	r3, r3, #7
 801284a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801284c:	4b0c      	ldr	r3, [pc, #48]	@ (8012880 <__NVIC_SetPriorityGrouping+0x44>)
 801284e:	68db      	ldr	r3, [r3, #12]
 8012850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8012852:	68ba      	ldr	r2, [r7, #8]
 8012854:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8012858:	4013      	ands	r3, r2
 801285a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8012860:	68bb      	ldr	r3, [r7, #8]
 8012862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8012864:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8012868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801286c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801286e:	4a04      	ldr	r2, [pc, #16]	@ (8012880 <__NVIC_SetPriorityGrouping+0x44>)
 8012870:	68bb      	ldr	r3, [r7, #8]
 8012872:	60d3      	str	r3, [r2, #12]
}
 8012874:	bf00      	nop
 8012876:	3714      	adds	r7, #20
 8012878:	46bd      	mov	sp, r7
 801287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801287e:	4770      	bx	lr
 8012880:	e000ed00 	.word	0xe000ed00

08012884 <__NVIC_GetPriorityGrouping>:
{
 8012884:	b480      	push	{r7}
 8012886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8012888:	4b04      	ldr	r3, [pc, #16]	@ (801289c <__NVIC_GetPriorityGrouping+0x18>)
 801288a:	68db      	ldr	r3, [r3, #12]
 801288c:	0a1b      	lsrs	r3, r3, #8
 801288e:	f003 0307 	and.w	r3, r3, #7
}
 8012892:	4618      	mov	r0, r3
 8012894:	46bd      	mov	sp, r7
 8012896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801289a:	4770      	bx	lr
 801289c:	e000ed00 	.word	0xe000ed00

080128a0 <__NVIC_EnableIRQ>:
{
 80128a0:	b480      	push	{r7}
 80128a2:	b083      	sub	sp, #12
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	4603      	mov	r3, r0
 80128a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80128aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	db0b      	blt.n	80128ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80128b2:	79fb      	ldrb	r3, [r7, #7]
 80128b4:	f003 021f 	and.w	r2, r3, #31
 80128b8:	4907      	ldr	r1, [pc, #28]	@ (80128d8 <__NVIC_EnableIRQ+0x38>)
 80128ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80128be:	095b      	lsrs	r3, r3, #5
 80128c0:	2001      	movs	r0, #1
 80128c2:	fa00 f202 	lsl.w	r2, r0, r2
 80128c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80128ca:	bf00      	nop
 80128cc:	370c      	adds	r7, #12
 80128ce:	46bd      	mov	sp, r7
 80128d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d4:	4770      	bx	lr
 80128d6:	bf00      	nop
 80128d8:	e000e100 	.word	0xe000e100

080128dc <__NVIC_SetPriority>:
{
 80128dc:	b480      	push	{r7}
 80128de:	b083      	sub	sp, #12
 80128e0:	af00      	add	r7, sp, #0
 80128e2:	4603      	mov	r3, r0
 80128e4:	6039      	str	r1, [r7, #0]
 80128e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80128e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	db0a      	blt.n	8012906 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80128f0:	683b      	ldr	r3, [r7, #0]
 80128f2:	b2da      	uxtb	r2, r3
 80128f4:	490c      	ldr	r1, [pc, #48]	@ (8012928 <__NVIC_SetPriority+0x4c>)
 80128f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80128fa:	0112      	lsls	r2, r2, #4
 80128fc:	b2d2      	uxtb	r2, r2
 80128fe:	440b      	add	r3, r1
 8012900:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8012904:	e00a      	b.n	801291c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012906:	683b      	ldr	r3, [r7, #0]
 8012908:	b2da      	uxtb	r2, r3
 801290a:	4908      	ldr	r1, [pc, #32]	@ (801292c <__NVIC_SetPriority+0x50>)
 801290c:	79fb      	ldrb	r3, [r7, #7]
 801290e:	f003 030f 	and.w	r3, r3, #15
 8012912:	3b04      	subs	r3, #4
 8012914:	0112      	lsls	r2, r2, #4
 8012916:	b2d2      	uxtb	r2, r2
 8012918:	440b      	add	r3, r1
 801291a:	761a      	strb	r2, [r3, #24]
}
 801291c:	bf00      	nop
 801291e:	370c      	adds	r7, #12
 8012920:	46bd      	mov	sp, r7
 8012922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012926:	4770      	bx	lr
 8012928:	e000e100 	.word	0xe000e100
 801292c:	e000ed00 	.word	0xe000ed00

08012930 <NVIC_EncodePriority>:
{
 8012930:	b480      	push	{r7}
 8012932:	b089      	sub	sp, #36	@ 0x24
 8012934:	af00      	add	r7, sp, #0
 8012936:	60f8      	str	r0, [r7, #12]
 8012938:	60b9      	str	r1, [r7, #8]
 801293a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	f003 0307 	and.w	r3, r3, #7
 8012942:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8012944:	69fb      	ldr	r3, [r7, #28]
 8012946:	f1c3 0307 	rsb	r3, r3, #7
 801294a:	2b04      	cmp	r3, #4
 801294c:	bf28      	it	cs
 801294e:	2304      	movcs	r3, #4
 8012950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8012952:	69fb      	ldr	r3, [r7, #28]
 8012954:	3304      	adds	r3, #4
 8012956:	2b06      	cmp	r3, #6
 8012958:	d902      	bls.n	8012960 <NVIC_EncodePriority+0x30>
 801295a:	69fb      	ldr	r3, [r7, #28]
 801295c:	3b03      	subs	r3, #3
 801295e:	e000      	b.n	8012962 <NVIC_EncodePriority+0x32>
 8012960:	2300      	movs	r3, #0
 8012962:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8012964:	f04f 32ff 	mov.w	r2, #4294967295
 8012968:	69bb      	ldr	r3, [r7, #24]
 801296a:	fa02 f303 	lsl.w	r3, r2, r3
 801296e:	43da      	mvns	r2, r3
 8012970:	68bb      	ldr	r3, [r7, #8]
 8012972:	401a      	ands	r2, r3
 8012974:	697b      	ldr	r3, [r7, #20]
 8012976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8012978:	f04f 31ff 	mov.w	r1, #4294967295
 801297c:	697b      	ldr	r3, [r7, #20]
 801297e:	fa01 f303 	lsl.w	r3, r1, r3
 8012982:	43d9      	mvns	r1, r3
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8012988:	4313      	orrs	r3, r2
}
 801298a:	4618      	mov	r0, r3
 801298c:	3724      	adds	r7, #36	@ 0x24
 801298e:	46bd      	mov	sp, r7
 8012990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012994:	4770      	bx	lr
	...

08012998 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8012998:	b580      	push	{r7, lr}
 801299a:	b082      	sub	sp, #8
 801299c:	af00      	add	r7, sp, #0
 801299e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	3b01      	subs	r3, #1
 80129a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80129a8:	d301      	bcc.n	80129ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80129aa:	2301      	movs	r3, #1
 80129ac:	e00f      	b.n	80129ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80129ae:	4a0a      	ldr	r2, [pc, #40]	@ (80129d8 <SysTick_Config+0x40>)
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	3b01      	subs	r3, #1
 80129b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80129b6:	210f      	movs	r1, #15
 80129b8:	f04f 30ff 	mov.w	r0, #4294967295
 80129bc:	f7ff ff8e 	bl	80128dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80129c0:	4b05      	ldr	r3, [pc, #20]	@ (80129d8 <SysTick_Config+0x40>)
 80129c2:	2200      	movs	r2, #0
 80129c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80129c6:	4b04      	ldr	r3, [pc, #16]	@ (80129d8 <SysTick_Config+0x40>)
 80129c8:	2207      	movs	r2, #7
 80129ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80129cc:	2300      	movs	r3, #0
}
 80129ce:	4618      	mov	r0, r3
 80129d0:	3708      	adds	r7, #8
 80129d2:	46bd      	mov	sp, r7
 80129d4:	bd80      	pop	{r7, pc}
 80129d6:	bf00      	nop
 80129d8:	e000e010 	.word	0xe000e010

080129dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80129dc:	b580      	push	{r7, lr}
 80129de:	b082      	sub	sp, #8
 80129e0:	af00      	add	r7, sp, #0
 80129e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	2b07      	cmp	r3, #7
 80129e8:	d00f      	beq.n	8012a0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	2b06      	cmp	r3, #6
 80129ee:	d00c      	beq.n	8012a0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	2b05      	cmp	r3, #5
 80129f4:	d009      	beq.n	8012a0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	2b04      	cmp	r3, #4
 80129fa:	d006      	beq.n	8012a0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	2b03      	cmp	r3, #3
 8012a00:	d003      	beq.n	8012a0a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8012a02:	2190      	movs	r1, #144	@ 0x90
 8012a04:	4804      	ldr	r0, [pc, #16]	@ (8012a18 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8012a06:	f7ff f951 	bl	8011cac <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8012a0a:	6878      	ldr	r0, [r7, #4]
 8012a0c:	f7ff ff16 	bl	801283c <__NVIC_SetPriorityGrouping>
}
 8012a10:	bf00      	nop
 8012a12:	3708      	adds	r7, #8
 8012a14:	46bd      	mov	sp, r7
 8012a16:	bd80      	pop	{r7, pc}
 8012a18:	080170dc 	.word	0x080170dc

08012a1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8012a1c:	b580      	push	{r7, lr}
 8012a1e:	b086      	sub	sp, #24
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	4603      	mov	r3, r0
 8012a24:	60b9      	str	r1, [r7, #8]
 8012a26:	607a      	str	r2, [r7, #4]
 8012a28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8012a2a:	2300      	movs	r3, #0
 8012a2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	2b0f      	cmp	r3, #15
 8012a32:	d903      	bls.n	8012a3c <HAL_NVIC_SetPriority+0x20>
 8012a34:	21a8      	movs	r1, #168	@ 0xa8
 8012a36:	480e      	ldr	r0, [pc, #56]	@ (8012a70 <HAL_NVIC_SetPriority+0x54>)
 8012a38:	f7ff f938 	bl	8011cac <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8012a3c:	68bb      	ldr	r3, [r7, #8]
 8012a3e:	2b0f      	cmp	r3, #15
 8012a40:	d903      	bls.n	8012a4a <HAL_NVIC_SetPriority+0x2e>
 8012a42:	21a9      	movs	r1, #169	@ 0xa9
 8012a44:	480a      	ldr	r0, [pc, #40]	@ (8012a70 <HAL_NVIC_SetPriority+0x54>)
 8012a46:	f7ff f931 	bl	8011cac <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8012a4a:	f7ff ff1b 	bl	8012884 <__NVIC_GetPriorityGrouping>
 8012a4e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8012a50:	687a      	ldr	r2, [r7, #4]
 8012a52:	68b9      	ldr	r1, [r7, #8]
 8012a54:	6978      	ldr	r0, [r7, #20]
 8012a56:	f7ff ff6b 	bl	8012930 <NVIC_EncodePriority>
 8012a5a:	4602      	mov	r2, r0
 8012a5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a60:	4611      	mov	r1, r2
 8012a62:	4618      	mov	r0, r3
 8012a64:	f7ff ff3a 	bl	80128dc <__NVIC_SetPriority>
}
 8012a68:	bf00      	nop
 8012a6a:	3718      	adds	r7, #24
 8012a6c:	46bd      	mov	sp, r7
 8012a6e:	bd80      	pop	{r7, pc}
 8012a70:	080170dc 	.word	0x080170dc

08012a74 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8012a74:	b580      	push	{r7, lr}
 8012a76:	b082      	sub	sp, #8
 8012a78:	af00      	add	r7, sp, #0
 8012a7a:	4603      	mov	r3, r0
 8012a7c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8012a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	da03      	bge.n	8012a8e <HAL_NVIC_EnableIRQ+0x1a>
 8012a86:	21bc      	movs	r1, #188	@ 0xbc
 8012a88:	4805      	ldr	r0, [pc, #20]	@ (8012aa0 <HAL_NVIC_EnableIRQ+0x2c>)
 8012a8a:	f7ff f90f 	bl	8011cac <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8012a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012a92:	4618      	mov	r0, r3
 8012a94:	f7ff ff04 	bl	80128a0 <__NVIC_EnableIRQ>
}
 8012a98:	bf00      	nop
 8012a9a:	3708      	adds	r7, #8
 8012a9c:	46bd      	mov	sp, r7
 8012a9e:	bd80      	pop	{r7, pc}
 8012aa0:	080170dc 	.word	0x080170dc

08012aa4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8012aa4:	b580      	push	{r7, lr}
 8012aa6:	b082      	sub	sp, #8
 8012aa8:	af00      	add	r7, sp, #0
 8012aaa:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8012aac:	6878      	ldr	r0, [r7, #4]
 8012aae:	f7ff ff73 	bl	8012998 <SysTick_Config>
 8012ab2:	4603      	mov	r3, r0
}
 8012ab4:	4618      	mov	r0, r3
 8012ab6:	3708      	adds	r7, #8
 8012ab8:	46bd      	mov	sp, r7
 8012aba:	bd80      	pop	{r7, pc}

08012abc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8012abc:	b580      	push	{r7, lr}
 8012abe:	b084      	sub	sp, #16
 8012ac0:	af00      	add	r7, sp, #0
 8012ac2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012ac8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8012aca:	f7ff fe87 	bl	80127dc <HAL_GetTick>
 8012ace:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8012ad6:	b2db      	uxtb	r3, r3
 8012ad8:	2b02      	cmp	r3, #2
 8012ada:	d008      	beq.n	8012aee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	2280      	movs	r2, #128	@ 0x80
 8012ae0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	2200      	movs	r2, #0
 8012ae6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8012aea:	2301      	movs	r3, #1
 8012aec:	e052      	b.n	8012b94 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	681a      	ldr	r2, [r3, #0]
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	f022 0216 	bic.w	r2, r2, #22
 8012afc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	695a      	ldr	r2, [r3, #20]
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8012b0c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d103      	bne.n	8012b1e <HAL_DMA_Abort+0x62>
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d007      	beq.n	8012b2e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	681b      	ldr	r3, [r3, #0]
 8012b22:	681a      	ldr	r2, [r3, #0]
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	f022 0208 	bic.w	r2, r2, #8
 8012b2c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	681b      	ldr	r3, [r3, #0]
 8012b32:	681a      	ldr	r2, [r3, #0]
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	f022 0201 	bic.w	r2, r2, #1
 8012b3c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8012b3e:	e013      	b.n	8012b68 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8012b40:	f7ff fe4c 	bl	80127dc <HAL_GetTick>
 8012b44:	4602      	mov	r2, r0
 8012b46:	68bb      	ldr	r3, [r7, #8]
 8012b48:	1ad3      	subs	r3, r2, r3
 8012b4a:	2b05      	cmp	r3, #5
 8012b4c:	d90c      	bls.n	8012b68 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	2220      	movs	r2, #32
 8012b52:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	2203      	movs	r2, #3
 8012b58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	2200      	movs	r2, #0
 8012b60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8012b64:	2303      	movs	r3, #3
 8012b66:	e015      	b.n	8012b94 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	681b      	ldr	r3, [r3, #0]
 8012b6c:	681b      	ldr	r3, [r3, #0]
 8012b6e:	f003 0301 	and.w	r3, r3, #1
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d1e4      	bne.n	8012b40 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012b7a:	223f      	movs	r2, #63	@ 0x3f
 8012b7c:	409a      	lsls	r2, r3
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	2201      	movs	r2, #1
 8012b86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	2200      	movs	r2, #0
 8012b8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8012b92:	2300      	movs	r3, #0
}
 8012b94:	4618      	mov	r0, r3
 8012b96:	3710      	adds	r7, #16
 8012b98:	46bd      	mov	sp, r7
 8012b9a:	bd80      	pop	{r7, pc}

08012b9c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8012b9c:	b480      	push	{r7}
 8012b9e:	b083      	sub	sp, #12
 8012ba0:	af00      	add	r7, sp, #0
 8012ba2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8012baa:	b2db      	uxtb	r3, r3
 8012bac:	2b02      	cmp	r3, #2
 8012bae:	d004      	beq.n	8012bba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	2280      	movs	r2, #128	@ 0x80
 8012bb4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8012bb6:	2301      	movs	r3, #1
 8012bb8:	e00c      	b.n	8012bd4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	2205      	movs	r2, #5
 8012bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	681a      	ldr	r2, [r3, #0]
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	f022 0201 	bic.w	r2, r2, #1
 8012bd0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8012bd2:	2300      	movs	r3, #0
}
 8012bd4:	4618      	mov	r0, r3
 8012bd6:	370c      	adds	r7, #12
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bde:	4770      	bx	lr

08012be0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8012be0:	b580      	push	{r7, lr}
 8012be2:	b086      	sub	sp, #24
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	60f8      	str	r0, [r7, #12]
 8012be8:	60b9      	str	r1, [r7, #8]
 8012bea:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8012bee:	4b2b      	ldr	r3, [pc, #172]	@ (8012c9c <HAL_FLASH_Program+0xbc>)
 8012bf0:	7e1b      	ldrb	r3, [r3, #24]
 8012bf2:	2b01      	cmp	r3, #1
 8012bf4:	d101      	bne.n	8012bfa <HAL_FLASH_Program+0x1a>
 8012bf6:	2302      	movs	r3, #2
 8012bf8:	e04b      	b.n	8012c92 <HAL_FLASH_Program+0xb2>
 8012bfa:	4b28      	ldr	r3, [pc, #160]	@ (8012c9c <HAL_FLASH_Program+0xbc>)
 8012bfc:	2201      	movs	r2, #1
 8012bfe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d00c      	beq.n	8012c20 <HAL_FLASH_Program+0x40>
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	2b01      	cmp	r3, #1
 8012c0a:	d009      	beq.n	8012c20 <HAL_FLASH_Program+0x40>
 8012c0c:	68fb      	ldr	r3, [r7, #12]
 8012c0e:	2b02      	cmp	r3, #2
 8012c10:	d006      	beq.n	8012c20 <HAL_FLASH_Program+0x40>
 8012c12:	68fb      	ldr	r3, [r7, #12]
 8012c14:	2b03      	cmp	r3, #3
 8012c16:	d003      	beq.n	8012c20 <HAL_FLASH_Program+0x40>
 8012c18:	21a9      	movs	r1, #169	@ 0xa9
 8012c1a:	4821      	ldr	r0, [pc, #132]	@ (8012ca0 <HAL_FLASH_Program+0xc0>)
 8012c1c:	f7ff f846 	bl	8011cac <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8012c20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8012c24:	f000 f872 	bl	8012d0c <FLASH_WaitForLastOperation>
 8012c28:	4603      	mov	r3, r0
 8012c2a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8012c2c:	7dfb      	ldrb	r3, [r7, #23]
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d12b      	bne.n	8012c8a <HAL_FLASH_Program+0xaa>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8012c32:	68fb      	ldr	r3, [r7, #12]
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d105      	bne.n	8012c44 <HAL_FLASH_Program+0x64>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8012c38:	783b      	ldrb	r3, [r7, #0]
 8012c3a:	4619      	mov	r1, r3
 8012c3c:	68b8      	ldr	r0, [r7, #8]
 8012c3e:	f000 f96f 	bl	8012f20 <FLASH_Program_Byte>
 8012c42:	e016      	b.n	8012c72 <HAL_FLASH_Program+0x92>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	2b01      	cmp	r3, #1
 8012c48:	d105      	bne.n	8012c56 <HAL_FLASH_Program+0x76>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8012c4a:	883b      	ldrh	r3, [r7, #0]
 8012c4c:	4619      	mov	r1, r3
 8012c4e:	68b8      	ldr	r0, [r7, #8]
 8012c50:	f000 f928 	bl	8012ea4 <FLASH_Program_HalfWord>
 8012c54:	e00d      	b.n	8012c72 <HAL_FLASH_Program+0x92>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	2b02      	cmp	r3, #2
 8012c5a:	d105      	bne.n	8012c68 <HAL_FLASH_Program+0x88>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8012c5c:	683b      	ldr	r3, [r7, #0]
 8012c5e:	4619      	mov	r1, r3
 8012c60:	68b8      	ldr	r0, [r7, #8]
 8012c62:	f000 f8e1 	bl	8012e28 <FLASH_Program_Word>
 8012c66:	e004      	b.n	8012c72 <HAL_FLASH_Program+0x92>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8012c68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012c6c:	68b8      	ldr	r0, [r7, #8]
 8012c6e:	f000 f88d 	bl	8012d8c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8012c72:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8012c76:	f000 f849 	bl	8012d0c <FLASH_WaitForLastOperation>
 8012c7a:	4603      	mov	r3, r0
 8012c7c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8012c7e:	4b09      	ldr	r3, [pc, #36]	@ (8012ca4 <HAL_FLASH_Program+0xc4>)
 8012c80:	691b      	ldr	r3, [r3, #16]
 8012c82:	4a08      	ldr	r2, [pc, #32]	@ (8012ca4 <HAL_FLASH_Program+0xc4>)
 8012c84:	f023 0301 	bic.w	r3, r3, #1
 8012c88:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8012c8a:	4b04      	ldr	r3, [pc, #16]	@ (8012c9c <HAL_FLASH_Program+0xbc>)
 8012c8c:	2200      	movs	r2, #0
 8012c8e:	761a      	strb	r2, [r3, #24]

  return status;
 8012c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8012c92:	4618      	mov	r0, r3
 8012c94:	3718      	adds	r7, #24
 8012c96:	46bd      	mov	sp, r7
 8012c98:	bd80      	pop	{r7, pc}
 8012c9a:	bf00      	nop
 8012c9c:	2000000c 	.word	0x2000000c
 8012ca0:	08017118 	.word	0x08017118
 8012ca4:	40023c00 	.word	0x40023c00

08012ca8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8012ca8:	b480      	push	{r7}
 8012caa:	b083      	sub	sp, #12
 8012cac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8012cae:	2300      	movs	r3, #0
 8012cb0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8012cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8012ce0 <HAL_FLASH_Unlock+0x38>)
 8012cb4:	691b      	ldr	r3, [r3, #16]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	da0b      	bge.n	8012cd2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8012cba:	4b09      	ldr	r3, [pc, #36]	@ (8012ce0 <HAL_FLASH_Unlock+0x38>)
 8012cbc:	4a09      	ldr	r2, [pc, #36]	@ (8012ce4 <HAL_FLASH_Unlock+0x3c>)
 8012cbe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8012cc0:	4b07      	ldr	r3, [pc, #28]	@ (8012ce0 <HAL_FLASH_Unlock+0x38>)
 8012cc2:	4a09      	ldr	r2, [pc, #36]	@ (8012ce8 <HAL_FLASH_Unlock+0x40>)
 8012cc4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8012cc6:	4b06      	ldr	r3, [pc, #24]	@ (8012ce0 <HAL_FLASH_Unlock+0x38>)
 8012cc8:	691b      	ldr	r3, [r3, #16]
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	da01      	bge.n	8012cd2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8012cce:	2301      	movs	r3, #1
 8012cd0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8012cd2:	79fb      	ldrb	r3, [r7, #7]
}
 8012cd4:	4618      	mov	r0, r3
 8012cd6:	370c      	adds	r7, #12
 8012cd8:	46bd      	mov	sp, r7
 8012cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cde:	4770      	bx	lr
 8012ce0:	40023c00 	.word	0x40023c00
 8012ce4:	45670123 	.word	0x45670123
 8012ce8:	cdef89ab 	.word	0xcdef89ab

08012cec <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8012cec:	b480      	push	{r7}
 8012cee:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8012cf0:	4b05      	ldr	r3, [pc, #20]	@ (8012d08 <HAL_FLASH_Lock+0x1c>)
 8012cf2:	691b      	ldr	r3, [r3, #16]
 8012cf4:	4a04      	ldr	r2, [pc, #16]	@ (8012d08 <HAL_FLASH_Lock+0x1c>)
 8012cf6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012cfa:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8012cfc:	2300      	movs	r3, #0
}
 8012cfe:	4618      	mov	r0, r3
 8012d00:	46bd      	mov	sp, r7
 8012d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d06:	4770      	bx	lr
 8012d08:	40023c00 	.word	0x40023c00

08012d0c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8012d0c:	b580      	push	{r7, lr}
 8012d0e:	b084      	sub	sp, #16
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8012d14:	2300      	movs	r3, #0
 8012d16:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8012d18:	4b1a      	ldr	r3, [pc, #104]	@ (8012d84 <FLASH_WaitForLastOperation+0x78>)
 8012d1a:	2200      	movs	r2, #0
 8012d1c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8012d1e:	f7ff fd5d 	bl	80127dc <HAL_GetTick>
 8012d22:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8012d24:	e010      	b.n	8012d48 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d2c:	d00c      	beq.n	8012d48 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d007      	beq.n	8012d44 <FLASH_WaitForLastOperation+0x38>
 8012d34:	f7ff fd52 	bl	80127dc <HAL_GetTick>
 8012d38:	4602      	mov	r2, r0
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	1ad3      	subs	r3, r2, r3
 8012d3e:	687a      	ldr	r2, [r7, #4]
 8012d40:	429a      	cmp	r2, r3
 8012d42:	d201      	bcs.n	8012d48 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8012d44:	2303      	movs	r3, #3
 8012d46:	e019      	b.n	8012d7c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8012d48:	4b0f      	ldr	r3, [pc, #60]	@ (8012d88 <FLASH_WaitForLastOperation+0x7c>)
 8012d4a:	68db      	ldr	r3, [r3, #12]
 8012d4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d1e8      	bne.n	8012d26 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8012d54:	4b0c      	ldr	r3, [pc, #48]	@ (8012d88 <FLASH_WaitForLastOperation+0x7c>)
 8012d56:	68db      	ldr	r3, [r3, #12]
 8012d58:	f003 0301 	and.w	r3, r3, #1
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d002      	beq.n	8012d66 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8012d60:	4b09      	ldr	r3, [pc, #36]	@ (8012d88 <FLASH_WaitForLastOperation+0x7c>)
 8012d62:	2201      	movs	r2, #1
 8012d64:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8012d66:	4b08      	ldr	r3, [pc, #32]	@ (8012d88 <FLASH_WaitForLastOperation+0x7c>)
 8012d68:	68db      	ldr	r3, [r3, #12]
 8012d6a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d003      	beq.n	8012d7a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8012d72:	f000 f911 	bl	8012f98 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8012d76:	2301      	movs	r3, #1
 8012d78:	e000      	b.n	8012d7c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8012d7a:	2300      	movs	r3, #0

}
 8012d7c:	4618      	mov	r0, r3
 8012d7e:	3710      	adds	r7, #16
 8012d80:	46bd      	mov	sp, r7
 8012d82:	bd80      	pop	{r7, pc}
 8012d84:	2000000c 	.word	0x2000000c
 8012d88:	40023c00 	.word	0x40023c00

08012d8c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8012d8c:	b580      	push	{r7, lr}
 8012d8e:	b084      	sub	sp, #16
 8012d90:	af00      	add	r7, sp, #0
 8012d92:	60f8      	str	r0, [r7, #12]
 8012d94:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8012d9e:	d303      	bcc.n	8012da8 <FLASH_Program_DoubleWord+0x1c>
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	4a1c      	ldr	r2, [pc, #112]	@ (8012e14 <FLASH_Program_DoubleWord+0x88>)
 8012da4:	4293      	cmp	r3, r2
 8012da6:	d90c      	bls.n	8012dc2 <FLASH_Program_DoubleWord+0x36>
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	4a1b      	ldr	r2, [pc, #108]	@ (8012e18 <FLASH_Program_DoubleWord+0x8c>)
 8012dac:	4293      	cmp	r3, r2
 8012dae:	d903      	bls.n	8012db8 <FLASH_Program_DoubleWord+0x2c>
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	4a1a      	ldr	r2, [pc, #104]	@ (8012e1c <FLASH_Program_DoubleWord+0x90>)
 8012db4:	4293      	cmp	r3, r2
 8012db6:	d904      	bls.n	8012dc2 <FLASH_Program_DoubleWord+0x36>
 8012db8:	f240 2166 	movw	r1, #614	@ 0x266
 8012dbc:	4818      	ldr	r0, [pc, #96]	@ (8012e20 <FLASH_Program_DoubleWord+0x94>)
 8012dbe:	f7fe ff75 	bl	8011cac <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8012dc2:	4b18      	ldr	r3, [pc, #96]	@ (8012e24 <FLASH_Program_DoubleWord+0x98>)
 8012dc4:	691b      	ldr	r3, [r3, #16]
 8012dc6:	4a17      	ldr	r2, [pc, #92]	@ (8012e24 <FLASH_Program_DoubleWord+0x98>)
 8012dc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012dcc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8012dce:	4b15      	ldr	r3, [pc, #84]	@ (8012e24 <FLASH_Program_DoubleWord+0x98>)
 8012dd0:	691b      	ldr	r3, [r3, #16]
 8012dd2:	4a14      	ldr	r2, [pc, #80]	@ (8012e24 <FLASH_Program_DoubleWord+0x98>)
 8012dd4:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8012dd8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8012dda:	4b12      	ldr	r3, [pc, #72]	@ (8012e24 <FLASH_Program_DoubleWord+0x98>)
 8012ddc:	691b      	ldr	r3, [r3, #16]
 8012dde:	4a11      	ldr	r2, [pc, #68]	@ (8012e24 <FLASH_Program_DoubleWord+0x98>)
 8012de0:	f043 0301 	orr.w	r3, r3, #1
 8012de4:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8012de6:	68fb      	ldr	r3, [r7, #12]
 8012de8:	683a      	ldr	r2, [r7, #0]
 8012dea:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8012dec:	f3bf 8f6f 	isb	sy
}
 8012df0:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8012df2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8012df6:	f04f 0200 	mov.w	r2, #0
 8012dfa:	f04f 0300 	mov.w	r3, #0
 8012dfe:	000a      	movs	r2, r1
 8012e00:	2300      	movs	r3, #0
 8012e02:	68f9      	ldr	r1, [r7, #12]
 8012e04:	3104      	adds	r1, #4
 8012e06:	4613      	mov	r3, r2
 8012e08:	600b      	str	r3, [r1, #0]
}
 8012e0a:	bf00      	nop
 8012e0c:	3710      	adds	r7, #16
 8012e0e:	46bd      	mov	sp, r7
 8012e10:	bd80      	pop	{r7, pc}
 8012e12:	bf00      	nop
 8012e14:	0807ffff 	.word	0x0807ffff
 8012e18:	1fff77ff 	.word	0x1fff77ff
 8012e1c:	1fff7a0f 	.word	0x1fff7a0f
 8012e20:	08017118 	.word	0x08017118
 8012e24:	40023c00 	.word	0x40023c00

08012e28 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	b082      	sub	sp, #8
 8012e2c:	af00      	add	r7, sp, #0
 8012e2e:	6078      	str	r0, [r7, #4]
 8012e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8012e38:	d303      	bcc.n	8012e42 <FLASH_Program_Word+0x1a>
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	4a14      	ldr	r2, [pc, #80]	@ (8012e90 <FLASH_Program_Word+0x68>)
 8012e3e:	4293      	cmp	r3, r2
 8012e40:	d90c      	bls.n	8012e5c <FLASH_Program_Word+0x34>
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	4a13      	ldr	r2, [pc, #76]	@ (8012e94 <FLASH_Program_Word+0x6c>)
 8012e46:	4293      	cmp	r3, r2
 8012e48:	d903      	bls.n	8012e52 <FLASH_Program_Word+0x2a>
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	4a12      	ldr	r2, [pc, #72]	@ (8012e98 <FLASH_Program_Word+0x70>)
 8012e4e:	4293      	cmp	r3, r2
 8012e50:	d904      	bls.n	8012e5c <FLASH_Program_Word+0x34>
 8012e52:	f44f 7122 	mov.w	r1, #648	@ 0x288
 8012e56:	4811      	ldr	r0, [pc, #68]	@ (8012e9c <FLASH_Program_Word+0x74>)
 8012e58:	f7fe ff28 	bl	8011cac <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8012e5c:	4b10      	ldr	r3, [pc, #64]	@ (8012ea0 <FLASH_Program_Word+0x78>)
 8012e5e:	691b      	ldr	r3, [r3, #16]
 8012e60:	4a0f      	ldr	r2, [pc, #60]	@ (8012ea0 <FLASH_Program_Word+0x78>)
 8012e62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012e66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8012e68:	4b0d      	ldr	r3, [pc, #52]	@ (8012ea0 <FLASH_Program_Word+0x78>)
 8012e6a:	691b      	ldr	r3, [r3, #16]
 8012e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8012ea0 <FLASH_Program_Word+0x78>)
 8012e6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8012e72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8012e74:	4b0a      	ldr	r3, [pc, #40]	@ (8012ea0 <FLASH_Program_Word+0x78>)
 8012e76:	691b      	ldr	r3, [r3, #16]
 8012e78:	4a09      	ldr	r2, [pc, #36]	@ (8012ea0 <FLASH_Program_Word+0x78>)
 8012e7a:	f043 0301 	orr.w	r3, r3, #1
 8012e7e:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	683a      	ldr	r2, [r7, #0]
 8012e84:	601a      	str	r2, [r3, #0]
}
 8012e86:	bf00      	nop
 8012e88:	3708      	adds	r7, #8
 8012e8a:	46bd      	mov	sp, r7
 8012e8c:	bd80      	pop	{r7, pc}
 8012e8e:	bf00      	nop
 8012e90:	0807ffff 	.word	0x0807ffff
 8012e94:	1fff77ff 	.word	0x1fff77ff
 8012e98:	1fff7a0f 	.word	0x1fff7a0f
 8012e9c:	08017118 	.word	0x08017118
 8012ea0:	40023c00 	.word	0x40023c00

08012ea4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	b082      	sub	sp, #8
 8012ea8:	af00      	add	r7, sp, #0
 8012eaa:	6078      	str	r0, [r7, #4]
 8012eac:	460b      	mov	r3, r1
 8012eae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8012eb6:	d303      	bcc.n	8012ec0 <FLASH_Program_HalfWord+0x1c>
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	4a14      	ldr	r2, [pc, #80]	@ (8012f0c <FLASH_Program_HalfWord+0x68>)
 8012ebc:	4293      	cmp	r3, r2
 8012ebe:	d90c      	bls.n	8012eda <FLASH_Program_HalfWord+0x36>
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	4a13      	ldr	r2, [pc, #76]	@ (8012f10 <FLASH_Program_HalfWord+0x6c>)
 8012ec4:	4293      	cmp	r3, r2
 8012ec6:	d903      	bls.n	8012ed0 <FLASH_Program_HalfWord+0x2c>
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	4a12      	ldr	r2, [pc, #72]	@ (8012f14 <FLASH_Program_HalfWord+0x70>)
 8012ecc:	4293      	cmp	r3, r2
 8012ece:	d904      	bls.n	8012eda <FLASH_Program_HalfWord+0x36>
 8012ed0:	f240 21a1 	movw	r1, #673	@ 0x2a1
 8012ed4:	4810      	ldr	r0, [pc, #64]	@ (8012f18 <FLASH_Program_HalfWord+0x74>)
 8012ed6:	f7fe fee9 	bl	8011cac <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8012eda:	4b10      	ldr	r3, [pc, #64]	@ (8012f1c <FLASH_Program_HalfWord+0x78>)
 8012edc:	691b      	ldr	r3, [r3, #16]
 8012ede:	4a0f      	ldr	r2, [pc, #60]	@ (8012f1c <FLASH_Program_HalfWord+0x78>)
 8012ee0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012ee4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8012ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8012f1c <FLASH_Program_HalfWord+0x78>)
 8012ee8:	691b      	ldr	r3, [r3, #16]
 8012eea:	4a0c      	ldr	r2, [pc, #48]	@ (8012f1c <FLASH_Program_HalfWord+0x78>)
 8012eec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012ef0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8012ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8012f1c <FLASH_Program_HalfWord+0x78>)
 8012ef4:	691b      	ldr	r3, [r3, #16]
 8012ef6:	4a09      	ldr	r2, [pc, #36]	@ (8012f1c <FLASH_Program_HalfWord+0x78>)
 8012ef8:	f043 0301 	orr.w	r3, r3, #1
 8012efc:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	887a      	ldrh	r2, [r7, #2]
 8012f02:	801a      	strh	r2, [r3, #0]
}
 8012f04:	bf00      	nop
 8012f06:	3708      	adds	r7, #8
 8012f08:	46bd      	mov	sp, r7
 8012f0a:	bd80      	pop	{r7, pc}
 8012f0c:	0807ffff 	.word	0x0807ffff
 8012f10:	1fff77ff 	.word	0x1fff77ff
 8012f14:	1fff7a0f 	.word	0x1fff7a0f
 8012f18:	08017118 	.word	0x08017118
 8012f1c:	40023c00 	.word	0x40023c00

08012f20 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8012f20:	b580      	push	{r7, lr}
 8012f22:	b082      	sub	sp, #8
 8012f24:	af00      	add	r7, sp, #0
 8012f26:	6078      	str	r0, [r7, #4]
 8012f28:	460b      	mov	r3, r1
 8012f2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8012f32:	d303      	bcc.n	8012f3c <FLASH_Program_Byte+0x1c>
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	4a13      	ldr	r2, [pc, #76]	@ (8012f84 <FLASH_Program_Byte+0x64>)
 8012f38:	4293      	cmp	r3, r2
 8012f3a:	d90c      	bls.n	8012f56 <FLASH_Program_Byte+0x36>
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	4a12      	ldr	r2, [pc, #72]	@ (8012f88 <FLASH_Program_Byte+0x68>)
 8012f40:	4293      	cmp	r3, r2
 8012f42:	d903      	bls.n	8012f4c <FLASH_Program_Byte+0x2c>
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	4a11      	ldr	r2, [pc, #68]	@ (8012f8c <FLASH_Program_Byte+0x6c>)
 8012f48:	4293      	cmp	r3, r2
 8012f4a:	d904      	bls.n	8012f56 <FLASH_Program_Byte+0x36>
 8012f4c:	f240 21ba 	movw	r1, #698	@ 0x2ba
 8012f50:	480f      	ldr	r0, [pc, #60]	@ (8012f90 <FLASH_Program_Byte+0x70>)
 8012f52:	f7fe feab 	bl	8011cac <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8012f56:	4b0f      	ldr	r3, [pc, #60]	@ (8012f94 <FLASH_Program_Byte+0x74>)
 8012f58:	691b      	ldr	r3, [r3, #16]
 8012f5a:	4a0e      	ldr	r2, [pc, #56]	@ (8012f94 <FLASH_Program_Byte+0x74>)
 8012f5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012f60:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8012f62:	4b0c      	ldr	r3, [pc, #48]	@ (8012f94 <FLASH_Program_Byte+0x74>)
 8012f64:	4a0b      	ldr	r2, [pc, #44]	@ (8012f94 <FLASH_Program_Byte+0x74>)
 8012f66:	691b      	ldr	r3, [r3, #16]
 8012f68:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8012f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8012f94 <FLASH_Program_Byte+0x74>)
 8012f6c:	691b      	ldr	r3, [r3, #16]
 8012f6e:	4a09      	ldr	r2, [pc, #36]	@ (8012f94 <FLASH_Program_Byte+0x74>)
 8012f70:	f043 0301 	orr.w	r3, r3, #1
 8012f74:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	78fa      	ldrb	r2, [r7, #3]
 8012f7a:	701a      	strb	r2, [r3, #0]
}
 8012f7c:	bf00      	nop
 8012f7e:	3708      	adds	r7, #8
 8012f80:	46bd      	mov	sp, r7
 8012f82:	bd80      	pop	{r7, pc}
 8012f84:	0807ffff 	.word	0x0807ffff
 8012f88:	1fff77ff 	.word	0x1fff77ff
 8012f8c:	1fff7a0f 	.word	0x1fff7a0f
 8012f90:	08017118 	.word	0x08017118
 8012f94:	40023c00 	.word	0x40023c00

08012f98 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8012f98:	b480      	push	{r7}
 8012f9a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8012f9c:	4b2f      	ldr	r3, [pc, #188]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8012f9e:	68db      	ldr	r3, [r3, #12]
 8012fa0:	f003 0310 	and.w	r3, r3, #16
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d008      	beq.n	8012fba <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8012fa8:	4b2d      	ldr	r3, [pc, #180]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 8012faa:	69db      	ldr	r3, [r3, #28]
 8012fac:	f043 0310 	orr.w	r3, r3, #16
 8012fb0:	4a2b      	ldr	r2, [pc, #172]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 8012fb2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8012fb4:	4b29      	ldr	r3, [pc, #164]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8012fb6:	2210      	movs	r2, #16
 8012fb8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8012fba:	4b28      	ldr	r3, [pc, #160]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8012fbc:	68db      	ldr	r3, [r3, #12]
 8012fbe:	f003 0320 	and.w	r3, r3, #32
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d008      	beq.n	8012fd8 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8012fc6:	4b26      	ldr	r3, [pc, #152]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 8012fc8:	69db      	ldr	r3, [r3, #28]
 8012fca:	f043 0308 	orr.w	r3, r3, #8
 8012fce:	4a24      	ldr	r2, [pc, #144]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 8012fd0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8012fd2:	4b22      	ldr	r3, [pc, #136]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8012fd4:	2220      	movs	r2, #32
 8012fd6:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8012fd8:	4b20      	ldr	r3, [pc, #128]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8012fda:	68db      	ldr	r3, [r3, #12]
 8012fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d008      	beq.n	8012ff6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8012fe4:	4b1e      	ldr	r3, [pc, #120]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 8012fe6:	69db      	ldr	r3, [r3, #28]
 8012fe8:	f043 0304 	orr.w	r3, r3, #4
 8012fec:	4a1c      	ldr	r2, [pc, #112]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 8012fee:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8012ff0:	4b1a      	ldr	r3, [pc, #104]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8012ff2:	2240      	movs	r2, #64	@ 0x40
 8012ff4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8012ff6:	4b19      	ldr	r3, [pc, #100]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8012ff8:	68db      	ldr	r3, [r3, #12]
 8012ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d008      	beq.n	8013014 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8013002:	4b17      	ldr	r3, [pc, #92]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 8013004:	69db      	ldr	r3, [r3, #28]
 8013006:	f043 0302 	orr.w	r3, r3, #2
 801300a:	4a15      	ldr	r2, [pc, #84]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 801300c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 801300e:	4b13      	ldr	r3, [pc, #76]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8013010:	2280      	movs	r2, #128	@ 0x80
 8013012:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8013014:	4b11      	ldr	r3, [pc, #68]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8013016:	68db      	ldr	r3, [r3, #12]
 8013018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801301c:	2b00      	cmp	r3, #0
 801301e:	d009      	beq.n	8013034 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8013020:	4b0f      	ldr	r3, [pc, #60]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 8013022:	69db      	ldr	r3, [r3, #28]
 8013024:	f043 0301 	orr.w	r3, r3, #1
 8013028:	4a0d      	ldr	r2, [pc, #52]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 801302a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 801302c:	4b0b      	ldr	r3, [pc, #44]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 801302e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013032:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8013034:	4b09      	ldr	r3, [pc, #36]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 8013036:	68db      	ldr	r3, [r3, #12]
 8013038:	f003 0302 	and.w	r3, r3, #2
 801303c:	2b00      	cmp	r3, #0
 801303e:	d008      	beq.n	8013052 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8013040:	4b07      	ldr	r3, [pc, #28]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 8013042:	69db      	ldr	r3, [r3, #28]
 8013044:	f043 0320 	orr.w	r3, r3, #32
 8013048:	4a05      	ldr	r2, [pc, #20]	@ (8013060 <FLASH_SetErrorCode+0xc8>)
 801304a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 801304c:	4b03      	ldr	r3, [pc, #12]	@ (801305c <FLASH_SetErrorCode+0xc4>)
 801304e:	2202      	movs	r2, #2
 8013050:	60da      	str	r2, [r3, #12]
  }
}
 8013052:	bf00      	nop
 8013054:	46bd      	mov	sp, r7
 8013056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305a:	4770      	bx	lr
 801305c:	40023c00 	.word	0x40023c00
 8013060:	2000000c 	.word	0x2000000c

08013064 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8013064:	b580      	push	{r7, lr}
 8013066:	b084      	sub	sp, #16
 8013068:	af00      	add	r7, sp, #0
 801306a:	6078      	str	r0, [r7, #4]
 801306c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 801306e:	2300      	movs	r3, #0
 8013070:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8013072:	4b40      	ldr	r3, [pc, #256]	@ (8013174 <HAL_FLASHEx_Erase+0x110>)
 8013074:	7e1b      	ldrb	r3, [r3, #24]
 8013076:	2b01      	cmp	r3, #1
 8013078:	d101      	bne.n	801307e <HAL_FLASHEx_Erase+0x1a>
 801307a:	2302      	movs	r3, #2
 801307c:	e076      	b.n	801316c <HAL_FLASHEx_Erase+0x108>
 801307e:	4b3d      	ldr	r3, [pc, #244]	@ (8013174 <HAL_FLASHEx_Erase+0x110>)
 8013080:	2201      	movs	r2, #1
 8013082:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	2b00      	cmp	r3, #0
 801308a:	d007      	beq.n	801309c <HAL_FLASHEx_Erase+0x38>
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	681b      	ldr	r3, [r3, #0]
 8013090:	2b01      	cmp	r3, #1
 8013092:	d003      	beq.n	801309c <HAL_FLASHEx_Erase+0x38>
 8013094:	21a9      	movs	r1, #169	@ 0xa9
 8013096:	4838      	ldr	r0, [pc, #224]	@ (8013178 <HAL_FLASHEx_Erase+0x114>)
 8013098:	f7fe fe08 	bl	8011cac <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801309c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80130a0:	f7ff fe34 	bl	8012d0c <FLASH_WaitForLastOperation>
 80130a4:	4603      	mov	r3, r0
 80130a6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80130a8:	7bfb      	ldrb	r3, [r7, #15]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d15a      	bne.n	8013164 <HAL_FLASHEx_Erase+0x100>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80130ae:	683b      	ldr	r3, [r7, #0]
 80130b0:	f04f 32ff 	mov.w	r2, #4294967295
 80130b4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	2b01      	cmp	r3, #1
 80130bc:	d115      	bne.n	80130ea <HAL_FLASHEx_Erase+0x86>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	691b      	ldr	r3, [r3, #16]
 80130c2:	b2da      	uxtb	r2, r3
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	685b      	ldr	r3, [r3, #4]
 80130c8:	4619      	mov	r1, r3
 80130ca:	4610      	mov	r0, r2
 80130cc:	f000 f858 	bl	8013180 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80130d0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80130d4:	f7ff fe1a 	bl	8012d0c <FLASH_WaitForLastOperation>
 80130d8:	4603      	mov	r3, r0
 80130da:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80130dc:	4b27      	ldr	r3, [pc, #156]	@ (801317c <HAL_FLASHEx_Erase+0x118>)
 80130de:	691b      	ldr	r3, [r3, #16]
 80130e0:	4a26      	ldr	r2, [pc, #152]	@ (801317c <HAL_FLASHEx_Erase+0x118>)
 80130e2:	f023 0304 	bic.w	r3, r3, #4
 80130e6:	6113      	str	r3, [r2, #16]
 80130e8:	e03a      	b.n	8013160 <HAL_FLASHEx_Erase+0xfc>
    }
    else
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	68da      	ldr	r2, [r3, #12]
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	689b      	ldr	r3, [r3, #8]
 80130f2:	4413      	add	r3, r2
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d006      	beq.n	8013106 <HAL_FLASHEx_Erase+0xa2>
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	68da      	ldr	r2, [r3, #12]
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	689b      	ldr	r3, [r3, #8]
 8013100:	4413      	add	r3, r2
 8013102:	2b08      	cmp	r3, #8
 8013104:	d903      	bls.n	801310e <HAL_FLASHEx_Erase+0xaa>
 8013106:	21c1      	movs	r1, #193	@ 0xc1
 8013108:	481b      	ldr	r0, [pc, #108]	@ (8013178 <HAL_FLASHEx_Erase+0x114>)
 801310a:	f7fe fdcf 	bl	8011cac <assert_failed>

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	689b      	ldr	r3, [r3, #8]
 8013112:	60bb      	str	r3, [r7, #8]
 8013114:	e01c      	b.n	8013150 <HAL_FLASHEx_Erase+0xec>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	691b      	ldr	r3, [r3, #16]
 801311a:	b2db      	uxtb	r3, r3
 801311c:	4619      	mov	r1, r3
 801311e:	68b8      	ldr	r0, [r7, #8]
 8013120:	f000 f86a 	bl	80131f8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8013124:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8013128:	f7ff fdf0 	bl	8012d0c <FLASH_WaitForLastOperation>
 801312c:	4603      	mov	r3, r0
 801312e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8013130:	4b12      	ldr	r3, [pc, #72]	@ (801317c <HAL_FLASHEx_Erase+0x118>)
 8013132:	691b      	ldr	r3, [r3, #16]
 8013134:	4a11      	ldr	r2, [pc, #68]	@ (801317c <HAL_FLASHEx_Erase+0x118>)
 8013136:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 801313a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 801313c:	7bfb      	ldrb	r3, [r7, #15]
 801313e:	2b00      	cmp	r3, #0
 8013140:	d003      	beq.n	801314a <HAL_FLASHEx_Erase+0xe6>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8013142:	683b      	ldr	r3, [r7, #0]
 8013144:	68ba      	ldr	r2, [r7, #8]
 8013146:	601a      	str	r2, [r3, #0]
          break;
 8013148:	e00a      	b.n	8013160 <HAL_FLASHEx_Erase+0xfc>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801314a:	68bb      	ldr	r3, [r7, #8]
 801314c:	3301      	adds	r3, #1
 801314e:	60bb      	str	r3, [r7, #8]
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	68da      	ldr	r2, [r3, #12]
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	689b      	ldr	r3, [r3, #8]
 8013158:	4413      	add	r3, r2
 801315a:	68ba      	ldr	r2, [r7, #8]
 801315c:	429a      	cmp	r2, r3
 801315e:	d3da      	bcc.n	8013116 <HAL_FLASHEx_Erase+0xb2>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8013160:	f000 f8c0 	bl	80132e4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8013164:	4b03      	ldr	r3, [pc, #12]	@ (8013174 <HAL_FLASHEx_Erase+0x110>)
 8013166:	2200      	movs	r2, #0
 8013168:	761a      	strb	r2, [r3, #24]

  return status;
 801316a:	7bfb      	ldrb	r3, [r7, #15]
}
 801316c:	4618      	mov	r0, r3
 801316e:	3710      	adds	r7, #16
 8013170:	46bd      	mov	sp, r7
 8013172:	bd80      	pop	{r7, pc}
 8013174:	2000000c 	.word	0x2000000c
 8013178:	08017154 	.word	0x08017154
 801317c:	40023c00 	.word	0x40023c00

08013180 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8013180:	b580      	push	{r7, lr}
 8013182:	b082      	sub	sp, #8
 8013184:	af00      	add	r7, sp, #0
 8013186:	4603      	mov	r3, r0
 8013188:	6039      	str	r1, [r7, #0]
 801318a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 801318c:	79fb      	ldrb	r3, [r7, #7]
 801318e:	2b00      	cmp	r3, #0
 8013190:	d00d      	beq.n	80131ae <FLASH_MassErase+0x2e>
 8013192:	79fb      	ldrb	r3, [r7, #7]
 8013194:	2b01      	cmp	r3, #1
 8013196:	d00a      	beq.n	80131ae <FLASH_MassErase+0x2e>
 8013198:	79fb      	ldrb	r3, [r7, #7]
 801319a:	2b02      	cmp	r3, #2
 801319c:	d007      	beq.n	80131ae <FLASH_MassErase+0x2e>
 801319e:	79fb      	ldrb	r3, [r7, #7]
 80131a0:	2b03      	cmp	r3, #3
 80131a2:	d004      	beq.n	80131ae <FLASH_MassErase+0x2e>
 80131a4:	f240 31b7 	movw	r1, #951	@ 0x3b7
 80131a8:	4811      	ldr	r0, [pc, #68]	@ (80131f0 <FLASH_MassErase+0x70>)
 80131aa:	f7fe fd7f 	bl	8011cac <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 80131ae:	683b      	ldr	r3, [r7, #0]
 80131b0:	2b01      	cmp	r3, #1
 80131b2:	d004      	beq.n	80131be <FLASH_MassErase+0x3e>
 80131b4:	f44f 716e 	mov.w	r1, #952	@ 0x3b8
 80131b8:	480d      	ldr	r0, [pc, #52]	@ (80131f0 <FLASH_MassErase+0x70>)
 80131ba:	f7fe fd77 	bl	8011cac <assert_failed>

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80131be:	4b0d      	ldr	r3, [pc, #52]	@ (80131f4 <FLASH_MassErase+0x74>)
 80131c0:	691b      	ldr	r3, [r3, #16]
 80131c2:	4a0c      	ldr	r2, [pc, #48]	@ (80131f4 <FLASH_MassErase+0x74>)
 80131c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80131c8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80131ca:	4b0a      	ldr	r3, [pc, #40]	@ (80131f4 <FLASH_MassErase+0x74>)
 80131cc:	691b      	ldr	r3, [r3, #16]
 80131ce:	4a09      	ldr	r2, [pc, #36]	@ (80131f4 <FLASH_MassErase+0x74>)
 80131d0:	f043 0304 	orr.w	r3, r3, #4
 80131d4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80131d6:	4b07      	ldr	r3, [pc, #28]	@ (80131f4 <FLASH_MassErase+0x74>)
 80131d8:	691a      	ldr	r2, [r3, #16]
 80131da:	79fb      	ldrb	r3, [r7, #7]
 80131dc:	021b      	lsls	r3, r3, #8
 80131de:	4313      	orrs	r3, r2
 80131e0:	4a04      	ldr	r2, [pc, #16]	@ (80131f4 <FLASH_MassErase+0x74>)
 80131e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80131e6:	6113      	str	r3, [r2, #16]
}
 80131e8:	bf00      	nop
 80131ea:	3708      	adds	r7, #8
 80131ec:	46bd      	mov	sp, r7
 80131ee:	bd80      	pop	{r7, pc}
 80131f0:	08017154 	.word	0x08017154
 80131f4:	40023c00 	.word	0x40023c00

080131f8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80131f8:	b580      	push	{r7, lr}
 80131fa:	b084      	sub	sp, #16
 80131fc:	af00      	add	r7, sp, #0
 80131fe:	6078      	str	r0, [r7, #4]
 8013200:	460b      	mov	r3, r1
 8013202:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8013204:	2300      	movs	r3, #0
 8013206:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	2b00      	cmp	r3, #0
 801320c:	d019      	beq.n	8013242 <FLASH_Erase_Sector+0x4a>
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	2b01      	cmp	r3, #1
 8013212:	d016      	beq.n	8013242 <FLASH_Erase_Sector+0x4a>
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	2b02      	cmp	r3, #2
 8013218:	d013      	beq.n	8013242 <FLASH_Erase_Sector+0x4a>
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	2b03      	cmp	r3, #3
 801321e:	d010      	beq.n	8013242 <FLASH_Erase_Sector+0x4a>
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	2b04      	cmp	r3, #4
 8013224:	d00d      	beq.n	8013242 <FLASH_Erase_Sector+0x4a>
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	2b05      	cmp	r3, #5
 801322a:	d00a      	beq.n	8013242 <FLASH_Erase_Sector+0x4a>
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	2b06      	cmp	r3, #6
 8013230:	d007      	beq.n	8013242 <FLASH_Erase_Sector+0x4a>
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	2b07      	cmp	r3, #7
 8013236:	d004      	beq.n	8013242 <FLASH_Erase_Sector+0x4a>
 8013238:	f240 31d6 	movw	r1, #982	@ 0x3d6
 801323c:	4827      	ldr	r0, [pc, #156]	@ (80132dc <FLASH_Erase_Sector+0xe4>)
 801323e:	f7fe fd35 	bl	8011cac <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8013242:	78fb      	ldrb	r3, [r7, #3]
 8013244:	2b00      	cmp	r3, #0
 8013246:	d00d      	beq.n	8013264 <FLASH_Erase_Sector+0x6c>
 8013248:	78fb      	ldrb	r3, [r7, #3]
 801324a:	2b01      	cmp	r3, #1
 801324c:	d00a      	beq.n	8013264 <FLASH_Erase_Sector+0x6c>
 801324e:	78fb      	ldrb	r3, [r7, #3]
 8013250:	2b02      	cmp	r3, #2
 8013252:	d007      	beq.n	8013264 <FLASH_Erase_Sector+0x6c>
 8013254:	78fb      	ldrb	r3, [r7, #3]
 8013256:	2b03      	cmp	r3, #3
 8013258:	d004      	beq.n	8013264 <FLASH_Erase_Sector+0x6c>
 801325a:	f240 31d7 	movw	r1, #983	@ 0x3d7
 801325e:	481f      	ldr	r0, [pc, #124]	@ (80132dc <FLASH_Erase_Sector+0xe4>)
 8013260:	f7fe fd24 	bl	8011cac <assert_failed>

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8013264:	78fb      	ldrb	r3, [r7, #3]
 8013266:	2b00      	cmp	r3, #0
 8013268:	d102      	bne.n	8013270 <FLASH_Erase_Sector+0x78>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 801326a:	2300      	movs	r3, #0
 801326c:	60fb      	str	r3, [r7, #12]
 801326e:	e010      	b.n	8013292 <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8013270:	78fb      	ldrb	r3, [r7, #3]
 8013272:	2b01      	cmp	r3, #1
 8013274:	d103      	bne.n	801327e <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8013276:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801327a:	60fb      	str	r3, [r7, #12]
 801327c:	e009      	b.n	8013292 <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 801327e:	78fb      	ldrb	r3, [r7, #3]
 8013280:	2b02      	cmp	r3, #2
 8013282:	d103      	bne.n	801328c <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8013284:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013288:	60fb      	str	r3, [r7, #12]
 801328a:	e002      	b.n	8013292 <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 801328c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8013290:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8013292:	4b13      	ldr	r3, [pc, #76]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 8013294:	691b      	ldr	r3, [r3, #16]
 8013296:	4a12      	ldr	r2, [pc, #72]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 8013298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801329c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 801329e:	4b10      	ldr	r3, [pc, #64]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 80132a0:	691a      	ldr	r2, [r3, #16]
 80132a2:	490f      	ldr	r1, [pc, #60]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	4313      	orrs	r3, r2
 80132a8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80132aa:	4b0d      	ldr	r3, [pc, #52]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 80132ac:	691b      	ldr	r3, [r3, #16]
 80132ae:	4a0c      	ldr	r2, [pc, #48]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 80132b0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80132b4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80132b6:	4b0a      	ldr	r3, [pc, #40]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 80132b8:	691a      	ldr	r2, [r3, #16]
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	00db      	lsls	r3, r3, #3
 80132be:	4313      	orrs	r3, r2
 80132c0:	4a07      	ldr	r2, [pc, #28]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 80132c2:	f043 0302 	orr.w	r3, r3, #2
 80132c6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80132c8:	4b05      	ldr	r3, [pc, #20]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 80132ca:	691b      	ldr	r3, [r3, #16]
 80132cc:	4a04      	ldr	r2, [pc, #16]	@ (80132e0 <FLASH_Erase_Sector+0xe8>)
 80132ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80132d2:	6113      	str	r3, [r2, #16]
}
 80132d4:	bf00      	nop
 80132d6:	3710      	adds	r7, #16
 80132d8:	46bd      	mov	sp, r7
 80132da:	bd80      	pop	{r7, pc}
 80132dc:	08017154 	.word	0x08017154
 80132e0:	40023c00 	.word	0x40023c00

080132e4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80132e4:	b480      	push	{r7}
 80132e6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80132e8:	4b20      	ldr	r3, [pc, #128]	@ (801336c <FLASH_FlushCaches+0x88>)
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d017      	beq.n	8013324 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80132f4:	4b1d      	ldr	r3, [pc, #116]	@ (801336c <FLASH_FlushCaches+0x88>)
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	4a1c      	ldr	r2, [pc, #112]	@ (801336c <FLASH_FlushCaches+0x88>)
 80132fa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80132fe:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8013300:	4b1a      	ldr	r3, [pc, #104]	@ (801336c <FLASH_FlushCaches+0x88>)
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	4a19      	ldr	r2, [pc, #100]	@ (801336c <FLASH_FlushCaches+0x88>)
 8013306:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801330a:	6013      	str	r3, [r2, #0]
 801330c:	4b17      	ldr	r3, [pc, #92]	@ (801336c <FLASH_FlushCaches+0x88>)
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	4a16      	ldr	r2, [pc, #88]	@ (801336c <FLASH_FlushCaches+0x88>)
 8013312:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8013316:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8013318:	4b14      	ldr	r3, [pc, #80]	@ (801336c <FLASH_FlushCaches+0x88>)
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	4a13      	ldr	r2, [pc, #76]	@ (801336c <FLASH_FlushCaches+0x88>)
 801331e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8013322:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8013324:	4b11      	ldr	r3, [pc, #68]	@ (801336c <FLASH_FlushCaches+0x88>)
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801332c:	2b00      	cmp	r3, #0
 801332e:	d017      	beq.n	8013360 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8013330:	4b0e      	ldr	r3, [pc, #56]	@ (801336c <FLASH_FlushCaches+0x88>)
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	4a0d      	ldr	r2, [pc, #52]	@ (801336c <FLASH_FlushCaches+0x88>)
 8013336:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801333a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 801333c:	4b0b      	ldr	r3, [pc, #44]	@ (801336c <FLASH_FlushCaches+0x88>)
 801333e:	681b      	ldr	r3, [r3, #0]
 8013340:	4a0a      	ldr	r2, [pc, #40]	@ (801336c <FLASH_FlushCaches+0x88>)
 8013342:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8013346:	6013      	str	r3, [r2, #0]
 8013348:	4b08      	ldr	r3, [pc, #32]	@ (801336c <FLASH_FlushCaches+0x88>)
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	4a07      	ldr	r2, [pc, #28]	@ (801336c <FLASH_FlushCaches+0x88>)
 801334e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013352:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8013354:	4b05      	ldr	r3, [pc, #20]	@ (801336c <FLASH_FlushCaches+0x88>)
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	4a04      	ldr	r2, [pc, #16]	@ (801336c <FLASH_FlushCaches+0x88>)
 801335a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 801335e:	6013      	str	r3, [r2, #0]
  }
}
 8013360:	bf00      	nop
 8013362:	46bd      	mov	sp, r7
 8013364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013368:	4770      	bx	lr
 801336a:	bf00      	nop
 801336c:	40023c00 	.word	0x40023c00

08013370 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8013370:	b580      	push	{r7, lr}
 8013372:	b088      	sub	sp, #32
 8013374:	af00      	add	r7, sp, #0
 8013376:	6078      	str	r0, [r7, #4]
 8013378:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 801337a:	2300      	movs	r3, #0
 801337c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 801337e:	2300      	movs	r3, #0
 8013380:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8013382:	2300      	movs	r3, #0
 8013384:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	4a32      	ldr	r2, [pc, #200]	@ (8013454 <HAL_GPIO_Init+0xe4>)
 801338a:	4293      	cmp	r3, r2
 801338c:	d017      	beq.n	80133be <HAL_GPIO_Init+0x4e>
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	4a31      	ldr	r2, [pc, #196]	@ (8013458 <HAL_GPIO_Init+0xe8>)
 8013392:	4293      	cmp	r3, r2
 8013394:	d013      	beq.n	80133be <HAL_GPIO_Init+0x4e>
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	4a30      	ldr	r2, [pc, #192]	@ (801345c <HAL_GPIO_Init+0xec>)
 801339a:	4293      	cmp	r3, r2
 801339c:	d00f      	beq.n	80133be <HAL_GPIO_Init+0x4e>
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	4a2f      	ldr	r2, [pc, #188]	@ (8013460 <HAL_GPIO_Init+0xf0>)
 80133a2:	4293      	cmp	r3, r2
 80133a4:	d00b      	beq.n	80133be <HAL_GPIO_Init+0x4e>
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	4a2e      	ldr	r2, [pc, #184]	@ (8013464 <HAL_GPIO_Init+0xf4>)
 80133aa:	4293      	cmp	r3, r2
 80133ac:	d007      	beq.n	80133be <HAL_GPIO_Init+0x4e>
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	4a2d      	ldr	r2, [pc, #180]	@ (8013468 <HAL_GPIO_Init+0xf8>)
 80133b2:	4293      	cmp	r3, r2
 80133b4:	d003      	beq.n	80133be <HAL_GPIO_Init+0x4e>
 80133b6:	21ac      	movs	r1, #172	@ 0xac
 80133b8:	482c      	ldr	r0, [pc, #176]	@ (801346c <HAL_GPIO_Init+0xfc>)
 80133ba:	f7fe fc77 	bl	8011cac <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80133be:	683b      	ldr	r3, [r7, #0]
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	b29b      	uxth	r3, r3
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d004      	beq.n	80133d2 <HAL_GPIO_Init+0x62>
 80133c8:	683b      	ldr	r3, [r7, #0]
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80133d0:	d303      	bcc.n	80133da <HAL_GPIO_Init+0x6a>
 80133d2:	21ad      	movs	r1, #173	@ 0xad
 80133d4:	4825      	ldr	r0, [pc, #148]	@ (801346c <HAL_GPIO_Init+0xfc>)
 80133d6:	f7fe fc69 	bl	8011cac <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80133da:	683b      	ldr	r3, [r7, #0]
 80133dc:	685b      	ldr	r3, [r3, #4]
 80133de:	2b00      	cmp	r3, #0
 80133e0:	d035      	beq.n	801344e <HAL_GPIO_Init+0xde>
 80133e2:	683b      	ldr	r3, [r7, #0]
 80133e4:	685b      	ldr	r3, [r3, #4]
 80133e6:	2b01      	cmp	r3, #1
 80133e8:	d031      	beq.n	801344e <HAL_GPIO_Init+0xde>
 80133ea:	683b      	ldr	r3, [r7, #0]
 80133ec:	685b      	ldr	r3, [r3, #4]
 80133ee:	2b11      	cmp	r3, #17
 80133f0:	d02d      	beq.n	801344e <HAL_GPIO_Init+0xde>
 80133f2:	683b      	ldr	r3, [r7, #0]
 80133f4:	685b      	ldr	r3, [r3, #4]
 80133f6:	2b02      	cmp	r3, #2
 80133f8:	d029      	beq.n	801344e <HAL_GPIO_Init+0xde>
 80133fa:	683b      	ldr	r3, [r7, #0]
 80133fc:	685b      	ldr	r3, [r3, #4]
 80133fe:	2b12      	cmp	r3, #18
 8013400:	d025      	beq.n	801344e <HAL_GPIO_Init+0xde>
 8013402:	683b      	ldr	r3, [r7, #0]
 8013404:	685b      	ldr	r3, [r3, #4]
 8013406:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 801340a:	d020      	beq.n	801344e <HAL_GPIO_Init+0xde>
 801340c:	683b      	ldr	r3, [r7, #0]
 801340e:	685b      	ldr	r3, [r3, #4]
 8013410:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8013414:	d01b      	beq.n	801344e <HAL_GPIO_Init+0xde>
 8013416:	683b      	ldr	r3, [r7, #0]
 8013418:	685b      	ldr	r3, [r3, #4]
 801341a:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 801341e:	d016      	beq.n	801344e <HAL_GPIO_Init+0xde>
 8013420:	683b      	ldr	r3, [r7, #0]
 8013422:	685b      	ldr	r3, [r3, #4]
 8013424:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8013428:	d011      	beq.n	801344e <HAL_GPIO_Init+0xde>
 801342a:	683b      	ldr	r3, [r7, #0]
 801342c:	685b      	ldr	r3, [r3, #4]
 801342e:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8013432:	d00c      	beq.n	801344e <HAL_GPIO_Init+0xde>
 8013434:	683b      	ldr	r3, [r7, #0]
 8013436:	685b      	ldr	r3, [r3, #4]
 8013438:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 801343c:	d007      	beq.n	801344e <HAL_GPIO_Init+0xde>
 801343e:	683b      	ldr	r3, [r7, #0]
 8013440:	685b      	ldr	r3, [r3, #4]
 8013442:	2b03      	cmp	r3, #3
 8013444:	d003      	beq.n	801344e <HAL_GPIO_Init+0xde>
 8013446:	21ae      	movs	r1, #174	@ 0xae
 8013448:	4808      	ldr	r0, [pc, #32]	@ (801346c <HAL_GPIO_Init+0xfc>)
 801344a:	f7fe fc2f 	bl	8011cac <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801344e:	2300      	movs	r3, #0
 8013450:	61fb      	str	r3, [r7, #28]
 8013452:	e205      	b.n	8013860 <HAL_GPIO_Init+0x4f0>
 8013454:	40020000 	.word	0x40020000
 8013458:	40020400 	.word	0x40020400
 801345c:	40020800 	.word	0x40020800
 8013460:	40020c00 	.word	0x40020c00
 8013464:	40021000 	.word	0x40021000
 8013468:	40021c00 	.word	0x40021c00
 801346c:	08017194 	.word	0x08017194
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8013470:	2201      	movs	r2, #1
 8013472:	69fb      	ldr	r3, [r7, #28]
 8013474:	fa02 f303 	lsl.w	r3, r2, r3
 8013478:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801347a:	683b      	ldr	r3, [r7, #0]
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	697a      	ldr	r2, [r7, #20]
 8013480:	4013      	ands	r3, r2
 8013482:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8013484:	693a      	ldr	r2, [r7, #16]
 8013486:	697b      	ldr	r3, [r7, #20]
 8013488:	429a      	cmp	r2, r3
 801348a:	f040 81e6 	bne.w	801385a <HAL_GPIO_Init+0x4ea>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 801348e:	683b      	ldr	r3, [r7, #0]
 8013490:	685b      	ldr	r3, [r3, #4]
 8013492:	f003 0303 	and.w	r3, r3, #3
 8013496:	2b01      	cmp	r3, #1
 8013498:	d005      	beq.n	80134a6 <HAL_GPIO_Init+0x136>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 801349a:	683b      	ldr	r3, [r7, #0]
 801349c:	685b      	ldr	r3, [r3, #4]
 801349e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80134a2:	2b02      	cmp	r3, #2
 80134a4:	d144      	bne.n	8013530 <HAL_GPIO_Init+0x1c0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80134a6:	683b      	ldr	r3, [r7, #0]
 80134a8:	68db      	ldr	r3, [r3, #12]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d00f      	beq.n	80134ce <HAL_GPIO_Init+0x15e>
 80134ae:	683b      	ldr	r3, [r7, #0]
 80134b0:	68db      	ldr	r3, [r3, #12]
 80134b2:	2b01      	cmp	r3, #1
 80134b4:	d00b      	beq.n	80134ce <HAL_GPIO_Init+0x15e>
 80134b6:	683b      	ldr	r3, [r7, #0]
 80134b8:	68db      	ldr	r3, [r3, #12]
 80134ba:	2b02      	cmp	r3, #2
 80134bc:	d007      	beq.n	80134ce <HAL_GPIO_Init+0x15e>
 80134be:	683b      	ldr	r3, [r7, #0]
 80134c0:	68db      	ldr	r3, [r3, #12]
 80134c2:	2b03      	cmp	r3, #3
 80134c4:	d003      	beq.n	80134ce <HAL_GPIO_Init+0x15e>
 80134c6:	21c0      	movs	r1, #192	@ 0xc0
 80134c8:	4894      	ldr	r0, [pc, #592]	@ (801371c <HAL_GPIO_Init+0x3ac>)
 80134ca:	f7fe fbef 	bl	8011cac <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	689b      	ldr	r3, [r3, #8]
 80134d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80134d4:	69fb      	ldr	r3, [r7, #28]
 80134d6:	005b      	lsls	r3, r3, #1
 80134d8:	2203      	movs	r2, #3
 80134da:	fa02 f303 	lsl.w	r3, r2, r3
 80134de:	43db      	mvns	r3, r3
 80134e0:	69ba      	ldr	r2, [r7, #24]
 80134e2:	4013      	ands	r3, r2
 80134e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80134e6:	683b      	ldr	r3, [r7, #0]
 80134e8:	68da      	ldr	r2, [r3, #12]
 80134ea:	69fb      	ldr	r3, [r7, #28]
 80134ec:	005b      	lsls	r3, r3, #1
 80134ee:	fa02 f303 	lsl.w	r3, r2, r3
 80134f2:	69ba      	ldr	r2, [r7, #24]
 80134f4:	4313      	orrs	r3, r2
 80134f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	69ba      	ldr	r2, [r7, #24]
 80134fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	685b      	ldr	r3, [r3, #4]
 8013502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8013504:	2201      	movs	r2, #1
 8013506:	69fb      	ldr	r3, [r7, #28]
 8013508:	fa02 f303 	lsl.w	r3, r2, r3
 801350c:	43db      	mvns	r3, r3
 801350e:	69ba      	ldr	r2, [r7, #24]
 8013510:	4013      	ands	r3, r2
 8013512:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8013514:	683b      	ldr	r3, [r7, #0]
 8013516:	685b      	ldr	r3, [r3, #4]
 8013518:	091b      	lsrs	r3, r3, #4
 801351a:	f003 0201 	and.w	r2, r3, #1
 801351e:	69fb      	ldr	r3, [r7, #28]
 8013520:	fa02 f303 	lsl.w	r3, r2, r3
 8013524:	69ba      	ldr	r2, [r7, #24]
 8013526:	4313      	orrs	r3, r2
 8013528:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 801352a:	687b      	ldr	r3, [r7, #4]
 801352c:	69ba      	ldr	r2, [r7, #24]
 801352e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8013530:	683b      	ldr	r3, [r7, #0]
 8013532:	685b      	ldr	r3, [r3, #4]
 8013534:	f003 0303 	and.w	r3, r3, #3
 8013538:	2b03      	cmp	r3, #3
 801353a:	d027      	beq.n	801358c <HAL_GPIO_Init+0x21c>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 801353c:	683b      	ldr	r3, [r7, #0]
 801353e:	689b      	ldr	r3, [r3, #8]
 8013540:	2b00      	cmp	r3, #0
 8013542:	d00b      	beq.n	801355c <HAL_GPIO_Init+0x1ec>
 8013544:	683b      	ldr	r3, [r7, #0]
 8013546:	689b      	ldr	r3, [r3, #8]
 8013548:	2b01      	cmp	r3, #1
 801354a:	d007      	beq.n	801355c <HAL_GPIO_Init+0x1ec>
 801354c:	683b      	ldr	r3, [r7, #0]
 801354e:	689b      	ldr	r3, [r3, #8]
 8013550:	2b02      	cmp	r3, #2
 8013552:	d003      	beq.n	801355c <HAL_GPIO_Init+0x1ec>
 8013554:	21d1      	movs	r1, #209	@ 0xd1
 8013556:	4871      	ldr	r0, [pc, #452]	@ (801371c <HAL_GPIO_Init+0x3ac>)
 8013558:	f7fe fba8 	bl	8011cac <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	68db      	ldr	r3, [r3, #12]
 8013560:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8013562:	69fb      	ldr	r3, [r7, #28]
 8013564:	005b      	lsls	r3, r3, #1
 8013566:	2203      	movs	r2, #3
 8013568:	fa02 f303 	lsl.w	r3, r2, r3
 801356c:	43db      	mvns	r3, r3
 801356e:	69ba      	ldr	r2, [r7, #24]
 8013570:	4013      	ands	r3, r2
 8013572:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8013574:	683b      	ldr	r3, [r7, #0]
 8013576:	689a      	ldr	r2, [r3, #8]
 8013578:	69fb      	ldr	r3, [r7, #28]
 801357a:	005b      	lsls	r3, r3, #1
 801357c:	fa02 f303 	lsl.w	r3, r2, r3
 8013580:	69ba      	ldr	r2, [r7, #24]
 8013582:	4313      	orrs	r3, r2
 8013584:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	69ba      	ldr	r2, [r7, #24]
 801358a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 801358c:	683b      	ldr	r3, [r7, #0]
 801358e:	685b      	ldr	r3, [r3, #4]
 8013590:	f003 0303 	and.w	r3, r3, #3
 8013594:	2b02      	cmp	r3, #2
 8013596:	f040 8098 	bne.w	80136ca <HAL_GPIO_Init+0x35a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 801359a:	683b      	ldr	r3, [r7, #0]
 801359c:	691b      	ldr	r3, [r3, #16]
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d06f      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135a2:	683b      	ldr	r3, [r7, #0]
 80135a4:	691b      	ldr	r3, [r3, #16]
 80135a6:	2b0c      	cmp	r3, #12
 80135a8:	d06b      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135aa:	683b      	ldr	r3, [r7, #0]
 80135ac:	691b      	ldr	r3, [r3, #16]
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d067      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135b2:	683b      	ldr	r3, [r7, #0]
 80135b4:	691b      	ldr	r3, [r3, #16]
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d063      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135ba:	683b      	ldr	r3, [r7, #0]
 80135bc:	691b      	ldr	r3, [r3, #16]
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d05f      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135c2:	683b      	ldr	r3, [r7, #0]
 80135c4:	691b      	ldr	r3, [r3, #16]
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d05b      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135ca:	683b      	ldr	r3, [r7, #0]
 80135cc:	691b      	ldr	r3, [r3, #16]
 80135ce:	2b01      	cmp	r3, #1
 80135d0:	d057      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135d2:	683b      	ldr	r3, [r7, #0]
 80135d4:	691b      	ldr	r3, [r3, #16]
 80135d6:	2b01      	cmp	r3, #1
 80135d8:	d053      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135da:	683b      	ldr	r3, [r7, #0]
 80135dc:	691b      	ldr	r3, [r3, #16]
 80135de:	2b02      	cmp	r3, #2
 80135e0:	d04f      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135e2:	683b      	ldr	r3, [r7, #0]
 80135e4:	691b      	ldr	r3, [r3, #16]
 80135e6:	2b02      	cmp	r3, #2
 80135e8:	d04b      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135ea:	683b      	ldr	r3, [r7, #0]
 80135ec:	691b      	ldr	r3, [r3, #16]
 80135ee:	2b02      	cmp	r3, #2
 80135f0:	d047      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135f2:	683b      	ldr	r3, [r7, #0]
 80135f4:	691b      	ldr	r3, [r3, #16]
 80135f6:	2b03      	cmp	r3, #3
 80135f8:	d043      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 80135fa:	683b      	ldr	r3, [r7, #0]
 80135fc:	691b      	ldr	r3, [r3, #16]
 80135fe:	2b03      	cmp	r3, #3
 8013600:	d03f      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 8013602:	683b      	ldr	r3, [r7, #0]
 8013604:	691b      	ldr	r3, [r3, #16]
 8013606:	2b03      	cmp	r3, #3
 8013608:	d03b      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 801360a:	683b      	ldr	r3, [r7, #0]
 801360c:	691b      	ldr	r3, [r3, #16]
 801360e:	2b04      	cmp	r3, #4
 8013610:	d037      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 8013612:	683b      	ldr	r3, [r7, #0]
 8013614:	691b      	ldr	r3, [r3, #16]
 8013616:	2b04      	cmp	r3, #4
 8013618:	d033      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 801361a:	683b      	ldr	r3, [r7, #0]
 801361c:	691b      	ldr	r3, [r3, #16]
 801361e:	2b04      	cmp	r3, #4
 8013620:	d02f      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 8013622:	683b      	ldr	r3, [r7, #0]
 8013624:	691b      	ldr	r3, [r3, #16]
 8013626:	2b05      	cmp	r3, #5
 8013628:	d02b      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 801362a:	683b      	ldr	r3, [r7, #0]
 801362c:	691b      	ldr	r3, [r3, #16]
 801362e:	2b05      	cmp	r3, #5
 8013630:	d027      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 8013632:	683b      	ldr	r3, [r7, #0]
 8013634:	691b      	ldr	r3, [r3, #16]
 8013636:	2b05      	cmp	r3, #5
 8013638:	d023      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 801363a:	683b      	ldr	r3, [r7, #0]
 801363c:	691b      	ldr	r3, [r3, #16]
 801363e:	2b06      	cmp	r3, #6
 8013640:	d01f      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 8013642:	683b      	ldr	r3, [r7, #0]
 8013644:	691b      	ldr	r3, [r3, #16]
 8013646:	2b07      	cmp	r3, #7
 8013648:	d01b      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 801364a:	683b      	ldr	r3, [r7, #0]
 801364c:	691b      	ldr	r3, [r3, #16]
 801364e:	2b07      	cmp	r3, #7
 8013650:	d017      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 8013652:	683b      	ldr	r3, [r7, #0]
 8013654:	691b      	ldr	r3, [r3, #16]
 8013656:	2b08      	cmp	r3, #8
 8013658:	d013      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 801365a:	683b      	ldr	r3, [r7, #0]
 801365c:	691b      	ldr	r3, [r3, #16]
 801365e:	2b09      	cmp	r3, #9
 8013660:	d00f      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 8013662:	683b      	ldr	r3, [r7, #0]
 8013664:	691b      	ldr	r3, [r3, #16]
 8013666:	2b09      	cmp	r3, #9
 8013668:	d00b      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 801366a:	683b      	ldr	r3, [r7, #0]
 801366c:	691b      	ldr	r3, [r3, #16]
 801366e:	2b0a      	cmp	r3, #10
 8013670:	d007      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 8013672:	683b      	ldr	r3, [r7, #0]
 8013674:	691b      	ldr	r3, [r3, #16]
 8013676:	2b0f      	cmp	r3, #15
 8013678:	d003      	beq.n	8013682 <HAL_GPIO_Init+0x312>
 801367a:	21de      	movs	r1, #222	@ 0xde
 801367c:	4827      	ldr	r0, [pc, #156]	@ (801371c <HAL_GPIO_Init+0x3ac>)
 801367e:	f7fe fb15 	bl	8011cac <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8013682:	69fb      	ldr	r3, [r7, #28]
 8013684:	08da      	lsrs	r2, r3, #3
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	3208      	adds	r2, #8
 801368a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801368e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8013690:	69fb      	ldr	r3, [r7, #28]
 8013692:	f003 0307 	and.w	r3, r3, #7
 8013696:	009b      	lsls	r3, r3, #2
 8013698:	220f      	movs	r2, #15
 801369a:	fa02 f303 	lsl.w	r3, r2, r3
 801369e:	43db      	mvns	r3, r3
 80136a0:	69ba      	ldr	r2, [r7, #24]
 80136a2:	4013      	ands	r3, r2
 80136a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80136a6:	683b      	ldr	r3, [r7, #0]
 80136a8:	691a      	ldr	r2, [r3, #16]
 80136aa:	69fb      	ldr	r3, [r7, #28]
 80136ac:	f003 0307 	and.w	r3, r3, #7
 80136b0:	009b      	lsls	r3, r3, #2
 80136b2:	fa02 f303 	lsl.w	r3, r2, r3
 80136b6:	69ba      	ldr	r2, [r7, #24]
 80136b8:	4313      	orrs	r3, r2
 80136ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80136bc:	69fb      	ldr	r3, [r7, #28]
 80136be:	08da      	lsrs	r2, r3, #3
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	3208      	adds	r2, #8
 80136c4:	69b9      	ldr	r1, [r7, #24]
 80136c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80136ca:	687b      	ldr	r3, [r7, #4]
 80136cc:	681b      	ldr	r3, [r3, #0]
 80136ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80136d0:	69fb      	ldr	r3, [r7, #28]
 80136d2:	005b      	lsls	r3, r3, #1
 80136d4:	2203      	movs	r2, #3
 80136d6:	fa02 f303 	lsl.w	r3, r2, r3
 80136da:	43db      	mvns	r3, r3
 80136dc:	69ba      	ldr	r2, [r7, #24]
 80136de:	4013      	ands	r3, r2
 80136e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80136e2:	683b      	ldr	r3, [r7, #0]
 80136e4:	685b      	ldr	r3, [r3, #4]
 80136e6:	f003 0203 	and.w	r2, r3, #3
 80136ea:	69fb      	ldr	r3, [r7, #28]
 80136ec:	005b      	lsls	r3, r3, #1
 80136ee:	fa02 f303 	lsl.w	r3, r2, r3
 80136f2:	69ba      	ldr	r2, [r7, #24]
 80136f4:	4313      	orrs	r3, r2
 80136f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	69ba      	ldr	r2, [r7, #24]
 80136fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80136fe:	683b      	ldr	r3, [r7, #0]
 8013700:	685b      	ldr	r3, [r3, #4]
 8013702:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8013706:	2b00      	cmp	r3, #0
 8013708:	f000 80a7 	beq.w	801385a <HAL_GPIO_Init+0x4ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801370c:	2300      	movs	r3, #0
 801370e:	60fb      	str	r3, [r7, #12]
 8013710:	4b03      	ldr	r3, [pc, #12]	@ (8013720 <HAL_GPIO_Init+0x3b0>)
 8013712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013714:	4a02      	ldr	r2, [pc, #8]	@ (8013720 <HAL_GPIO_Init+0x3b0>)
 8013716:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801371a:	e003      	b.n	8013724 <HAL_GPIO_Init+0x3b4>
 801371c:	08017194 	.word	0x08017194
 8013720:	40023800 	.word	0x40023800
 8013724:	6453      	str	r3, [r2, #68]	@ 0x44
 8013726:	4b53      	ldr	r3, [pc, #332]	@ (8013874 <HAL_GPIO_Init+0x504>)
 8013728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801372a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801372e:	60fb      	str	r3, [r7, #12]
 8013730:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8013732:	4a51      	ldr	r2, [pc, #324]	@ (8013878 <HAL_GPIO_Init+0x508>)
 8013734:	69fb      	ldr	r3, [r7, #28]
 8013736:	089b      	lsrs	r3, r3, #2
 8013738:	3302      	adds	r3, #2
 801373a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801373e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8013740:	69fb      	ldr	r3, [r7, #28]
 8013742:	f003 0303 	and.w	r3, r3, #3
 8013746:	009b      	lsls	r3, r3, #2
 8013748:	220f      	movs	r2, #15
 801374a:	fa02 f303 	lsl.w	r3, r2, r3
 801374e:	43db      	mvns	r3, r3
 8013750:	69ba      	ldr	r2, [r7, #24]
 8013752:	4013      	ands	r3, r2
 8013754:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	4a48      	ldr	r2, [pc, #288]	@ (801387c <HAL_GPIO_Init+0x50c>)
 801375a:	4293      	cmp	r3, r2
 801375c:	d019      	beq.n	8013792 <HAL_GPIO_Init+0x422>
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	4a47      	ldr	r2, [pc, #284]	@ (8013880 <HAL_GPIO_Init+0x510>)
 8013762:	4293      	cmp	r3, r2
 8013764:	d013      	beq.n	801378e <HAL_GPIO_Init+0x41e>
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	4a46      	ldr	r2, [pc, #280]	@ (8013884 <HAL_GPIO_Init+0x514>)
 801376a:	4293      	cmp	r3, r2
 801376c:	d00d      	beq.n	801378a <HAL_GPIO_Init+0x41a>
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	4a45      	ldr	r2, [pc, #276]	@ (8013888 <HAL_GPIO_Init+0x518>)
 8013772:	4293      	cmp	r3, r2
 8013774:	d007      	beq.n	8013786 <HAL_GPIO_Init+0x416>
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	4a44      	ldr	r2, [pc, #272]	@ (801388c <HAL_GPIO_Init+0x51c>)
 801377a:	4293      	cmp	r3, r2
 801377c:	d101      	bne.n	8013782 <HAL_GPIO_Init+0x412>
 801377e:	2304      	movs	r3, #4
 8013780:	e008      	b.n	8013794 <HAL_GPIO_Init+0x424>
 8013782:	2307      	movs	r3, #7
 8013784:	e006      	b.n	8013794 <HAL_GPIO_Init+0x424>
 8013786:	2303      	movs	r3, #3
 8013788:	e004      	b.n	8013794 <HAL_GPIO_Init+0x424>
 801378a:	2302      	movs	r3, #2
 801378c:	e002      	b.n	8013794 <HAL_GPIO_Init+0x424>
 801378e:	2301      	movs	r3, #1
 8013790:	e000      	b.n	8013794 <HAL_GPIO_Init+0x424>
 8013792:	2300      	movs	r3, #0
 8013794:	69fa      	ldr	r2, [r7, #28]
 8013796:	f002 0203 	and.w	r2, r2, #3
 801379a:	0092      	lsls	r2, r2, #2
 801379c:	4093      	lsls	r3, r2
 801379e:	69ba      	ldr	r2, [r7, #24]
 80137a0:	4313      	orrs	r3, r2
 80137a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80137a4:	4934      	ldr	r1, [pc, #208]	@ (8013878 <HAL_GPIO_Init+0x508>)
 80137a6:	69fb      	ldr	r3, [r7, #28]
 80137a8:	089b      	lsrs	r3, r3, #2
 80137aa:	3302      	adds	r3, #2
 80137ac:	69ba      	ldr	r2, [r7, #24]
 80137ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80137b2:	4b37      	ldr	r3, [pc, #220]	@ (8013890 <HAL_GPIO_Init+0x520>)
 80137b4:	689b      	ldr	r3, [r3, #8]
 80137b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80137b8:	693b      	ldr	r3, [r7, #16]
 80137ba:	43db      	mvns	r3, r3
 80137bc:	69ba      	ldr	r2, [r7, #24]
 80137be:	4013      	ands	r3, r2
 80137c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80137c2:	683b      	ldr	r3, [r7, #0]
 80137c4:	685b      	ldr	r3, [r3, #4]
 80137c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d003      	beq.n	80137d6 <HAL_GPIO_Init+0x466>
        {
          temp |= iocurrent;
 80137ce:	69ba      	ldr	r2, [r7, #24]
 80137d0:	693b      	ldr	r3, [r7, #16]
 80137d2:	4313      	orrs	r3, r2
 80137d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80137d6:	4a2e      	ldr	r2, [pc, #184]	@ (8013890 <HAL_GPIO_Init+0x520>)
 80137d8:	69bb      	ldr	r3, [r7, #24]
 80137da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80137dc:	4b2c      	ldr	r3, [pc, #176]	@ (8013890 <HAL_GPIO_Init+0x520>)
 80137de:	68db      	ldr	r3, [r3, #12]
 80137e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80137e2:	693b      	ldr	r3, [r7, #16]
 80137e4:	43db      	mvns	r3, r3
 80137e6:	69ba      	ldr	r2, [r7, #24]
 80137e8:	4013      	ands	r3, r2
 80137ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80137ec:	683b      	ldr	r3, [r7, #0]
 80137ee:	685b      	ldr	r3, [r3, #4]
 80137f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d003      	beq.n	8013800 <HAL_GPIO_Init+0x490>
        {
          temp |= iocurrent;
 80137f8:	69ba      	ldr	r2, [r7, #24]
 80137fa:	693b      	ldr	r3, [r7, #16]
 80137fc:	4313      	orrs	r3, r2
 80137fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8013800:	4a23      	ldr	r2, [pc, #140]	@ (8013890 <HAL_GPIO_Init+0x520>)
 8013802:	69bb      	ldr	r3, [r7, #24]
 8013804:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8013806:	4b22      	ldr	r3, [pc, #136]	@ (8013890 <HAL_GPIO_Init+0x520>)
 8013808:	685b      	ldr	r3, [r3, #4]
 801380a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801380c:	693b      	ldr	r3, [r7, #16]
 801380e:	43db      	mvns	r3, r3
 8013810:	69ba      	ldr	r2, [r7, #24]
 8013812:	4013      	ands	r3, r2
 8013814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8013816:	683b      	ldr	r3, [r7, #0]
 8013818:	685b      	ldr	r3, [r3, #4]
 801381a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801381e:	2b00      	cmp	r3, #0
 8013820:	d003      	beq.n	801382a <HAL_GPIO_Init+0x4ba>
        {
          temp |= iocurrent;
 8013822:	69ba      	ldr	r2, [r7, #24]
 8013824:	693b      	ldr	r3, [r7, #16]
 8013826:	4313      	orrs	r3, r2
 8013828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 801382a:	4a19      	ldr	r2, [pc, #100]	@ (8013890 <HAL_GPIO_Init+0x520>)
 801382c:	69bb      	ldr	r3, [r7, #24]
 801382e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8013830:	4b17      	ldr	r3, [pc, #92]	@ (8013890 <HAL_GPIO_Init+0x520>)
 8013832:	681b      	ldr	r3, [r3, #0]
 8013834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8013836:	693b      	ldr	r3, [r7, #16]
 8013838:	43db      	mvns	r3, r3
 801383a:	69ba      	ldr	r2, [r7, #24]
 801383c:	4013      	ands	r3, r2
 801383e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8013840:	683b      	ldr	r3, [r7, #0]
 8013842:	685b      	ldr	r3, [r3, #4]
 8013844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013848:	2b00      	cmp	r3, #0
 801384a:	d003      	beq.n	8013854 <HAL_GPIO_Init+0x4e4>
        {
          temp |= iocurrent;
 801384c:	69ba      	ldr	r2, [r7, #24]
 801384e:	693b      	ldr	r3, [r7, #16]
 8013850:	4313      	orrs	r3, r2
 8013852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8013854:	4a0e      	ldr	r2, [pc, #56]	@ (8013890 <HAL_GPIO_Init+0x520>)
 8013856:	69bb      	ldr	r3, [r7, #24]
 8013858:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 801385a:	69fb      	ldr	r3, [r7, #28]
 801385c:	3301      	adds	r3, #1
 801385e:	61fb      	str	r3, [r7, #28]
 8013860:	69fb      	ldr	r3, [r7, #28]
 8013862:	2b0f      	cmp	r3, #15
 8013864:	f67f ae04 	bls.w	8013470 <HAL_GPIO_Init+0x100>
      }
    }
  }
}
 8013868:	bf00      	nop
 801386a:	bf00      	nop
 801386c:	3720      	adds	r7, #32
 801386e:	46bd      	mov	sp, r7
 8013870:	bd80      	pop	{r7, pc}
 8013872:	bf00      	nop
 8013874:	40023800 	.word	0x40023800
 8013878:	40013800 	.word	0x40013800
 801387c:	40020000 	.word	0x40020000
 8013880:	40020400 	.word	0x40020400
 8013884:	40020800 	.word	0x40020800
 8013888:	40020c00 	.word	0x40020c00
 801388c:	40021000 	.word	0x40021000
 8013890:	40013c00 	.word	0x40013c00

08013894 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8013894:	b580      	push	{r7, lr}
 8013896:	b082      	sub	sp, #8
 8013898:	af00      	add	r7, sp, #0
 801389a:	6078      	str	r0, [r7, #4]
 801389c:	460b      	mov	r3, r1
 801389e:	807b      	strh	r3, [r7, #2]
 80138a0:	4613      	mov	r3, r2
 80138a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80138a4:	887b      	ldrh	r3, [r7, #2]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d104      	bne.n	80138b4 <HAL_GPIO_WritePin+0x20>
 80138aa:	f240 119d 	movw	r1, #413	@ 0x19d
 80138ae:	480e      	ldr	r0, [pc, #56]	@ (80138e8 <HAL_GPIO_WritePin+0x54>)
 80138b0:	f7fe f9fc 	bl	8011cac <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80138b4:	787b      	ldrb	r3, [r7, #1]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d007      	beq.n	80138ca <HAL_GPIO_WritePin+0x36>
 80138ba:	787b      	ldrb	r3, [r7, #1]
 80138bc:	2b01      	cmp	r3, #1
 80138be:	d004      	beq.n	80138ca <HAL_GPIO_WritePin+0x36>
 80138c0:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 80138c4:	4808      	ldr	r0, [pc, #32]	@ (80138e8 <HAL_GPIO_WritePin+0x54>)
 80138c6:	f7fe f9f1 	bl	8011cac <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80138ca:	787b      	ldrb	r3, [r7, #1]
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d003      	beq.n	80138d8 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80138d0:	887a      	ldrh	r2, [r7, #2]
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80138d6:	e003      	b.n	80138e0 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80138d8:	887b      	ldrh	r3, [r7, #2]
 80138da:	041a      	lsls	r2, r3, #16
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	619a      	str	r2, [r3, #24]
}
 80138e0:	bf00      	nop
 80138e2:	3708      	adds	r7, #8
 80138e4:	46bd      	mov	sp, r7
 80138e6:	bd80      	pop	{r7, pc}
 80138e8:	08017194 	.word	0x08017194

080138ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80138ec:	b580      	push	{r7, lr}
 80138ee:	b086      	sub	sp, #24
 80138f0:	af00      	add	r7, sp, #0
 80138f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d101      	bne.n	80138fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80138fa:	2301      	movs	r3, #1
 80138fc:	e318      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	681b      	ldr	r3, [r3, #0]
 8013902:	2b0f      	cmp	r3, #15
 8013904:	d903      	bls.n	801390e <HAL_RCC_OscConfig+0x22>
 8013906:	21e6      	movs	r1, #230	@ 0xe6
 8013908:	4897      	ldr	r0, [pc, #604]	@ (8013b68 <HAL_RCC_OscConfig+0x27c>)
 801390a:	f7fe f9cf 	bl	8011cac <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	f003 0301 	and.w	r3, r3, #1
 8013916:	2b00      	cmp	r3, #0
 8013918:	f000 8088 	beq.w	8013a2c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	685b      	ldr	r3, [r3, #4]
 8013920:	2b00      	cmp	r3, #0
 8013922:	d00d      	beq.n	8013940 <HAL_RCC_OscConfig+0x54>
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	685b      	ldr	r3, [r3, #4]
 8013928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801392c:	d008      	beq.n	8013940 <HAL_RCC_OscConfig+0x54>
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	685b      	ldr	r3, [r3, #4]
 8013932:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8013936:	d003      	beq.n	8013940 <HAL_RCC_OscConfig+0x54>
 8013938:	21eb      	movs	r1, #235	@ 0xeb
 801393a:	488b      	ldr	r0, [pc, #556]	@ (8013b68 <HAL_RCC_OscConfig+0x27c>)
 801393c:	f7fe f9b6 	bl	8011cac <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8013940:	4b8a      	ldr	r3, [pc, #552]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013942:	689b      	ldr	r3, [r3, #8]
 8013944:	f003 030c 	and.w	r3, r3, #12
 8013948:	2b04      	cmp	r3, #4
 801394a:	d00c      	beq.n	8013966 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801394c:	4b87      	ldr	r3, [pc, #540]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 801394e:	689b      	ldr	r3, [r3, #8]
 8013950:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8013954:	2b08      	cmp	r3, #8
 8013956:	d112      	bne.n	801397e <HAL_RCC_OscConfig+0x92>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8013958:	4b84      	ldr	r3, [pc, #528]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 801395a:	685b      	ldr	r3, [r3, #4]
 801395c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013960:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013964:	d10b      	bne.n	801397e <HAL_RCC_OscConfig+0x92>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8013966:	4b81      	ldr	r3, [pc, #516]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801396e:	2b00      	cmp	r3, #0
 8013970:	d05b      	beq.n	8013a2a <HAL_RCC_OscConfig+0x13e>
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	685b      	ldr	r3, [r3, #4]
 8013976:	2b00      	cmp	r3, #0
 8013978:	d157      	bne.n	8013a2a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 801397a:	2301      	movs	r3, #1
 801397c:	e2d8      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	685b      	ldr	r3, [r3, #4]
 8013982:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013986:	d106      	bne.n	8013996 <HAL_RCC_OscConfig+0xaa>
 8013988:	4b78      	ldr	r3, [pc, #480]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	4a77      	ldr	r2, [pc, #476]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 801398e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013992:	6013      	str	r3, [r2, #0]
 8013994:	e01d      	b.n	80139d2 <HAL_RCC_OscConfig+0xe6>
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	685b      	ldr	r3, [r3, #4]
 801399a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801399e:	d10c      	bne.n	80139ba <HAL_RCC_OscConfig+0xce>
 80139a0:	4b72      	ldr	r3, [pc, #456]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 80139a2:	681b      	ldr	r3, [r3, #0]
 80139a4:	4a71      	ldr	r2, [pc, #452]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 80139a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80139aa:	6013      	str	r3, [r2, #0]
 80139ac:	4b6f      	ldr	r3, [pc, #444]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 80139ae:	681b      	ldr	r3, [r3, #0]
 80139b0:	4a6e      	ldr	r2, [pc, #440]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 80139b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80139b6:	6013      	str	r3, [r2, #0]
 80139b8:	e00b      	b.n	80139d2 <HAL_RCC_OscConfig+0xe6>
 80139ba:	4b6c      	ldr	r3, [pc, #432]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 80139bc:	681b      	ldr	r3, [r3, #0]
 80139be:	4a6b      	ldr	r2, [pc, #428]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 80139c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80139c4:	6013      	str	r3, [r2, #0]
 80139c6:	4b69      	ldr	r3, [pc, #420]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	4a68      	ldr	r2, [pc, #416]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 80139cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80139d0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	685b      	ldr	r3, [r3, #4]
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	d013      	beq.n	8013a02 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80139da:	f7fe feff 	bl	80127dc <HAL_GetTick>
 80139de:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80139e0:	e008      	b.n	80139f4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80139e2:	f7fe fefb 	bl	80127dc <HAL_GetTick>
 80139e6:	4602      	mov	r2, r0
 80139e8:	693b      	ldr	r3, [r7, #16]
 80139ea:	1ad3      	subs	r3, r2, r3
 80139ec:	2b64      	cmp	r3, #100	@ 0x64
 80139ee:	d901      	bls.n	80139f4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80139f0:	2303      	movs	r3, #3
 80139f2:	e29d      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80139f4:	4b5d      	ldr	r3, [pc, #372]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d0f0      	beq.n	80139e2 <HAL_RCC_OscConfig+0xf6>
 8013a00:	e014      	b.n	8013a2c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8013a02:	f7fe feeb 	bl	80127dc <HAL_GetTick>
 8013a06:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8013a08:	e008      	b.n	8013a1c <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8013a0a:	f7fe fee7 	bl	80127dc <HAL_GetTick>
 8013a0e:	4602      	mov	r2, r0
 8013a10:	693b      	ldr	r3, [r7, #16]
 8013a12:	1ad3      	subs	r3, r2, r3
 8013a14:	2b64      	cmp	r3, #100	@ 0x64
 8013a16:	d901      	bls.n	8013a1c <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8013a18:	2303      	movs	r3, #3
 8013a1a:	e289      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8013a1c:	4b53      	ldr	r3, [pc, #332]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013a1e:	681b      	ldr	r3, [r3, #0]
 8013a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d1f0      	bne.n	8013a0a <HAL_RCC_OscConfig+0x11e>
 8013a28:	e000      	b.n	8013a2c <HAL_RCC_OscConfig+0x140>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8013a2a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	681b      	ldr	r3, [r3, #0]
 8013a30:	f003 0302 	and.w	r3, r3, #2
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d079      	beq.n	8013b2c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	68db      	ldr	r3, [r3, #12]
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d008      	beq.n	8013a52 <HAL_RCC_OscConfig+0x166>
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	68db      	ldr	r3, [r3, #12]
 8013a44:	2b01      	cmp	r3, #1
 8013a46:	d004      	beq.n	8013a52 <HAL_RCC_OscConfig+0x166>
 8013a48:	f240 111d 	movw	r1, #285	@ 0x11d
 8013a4c:	4846      	ldr	r0, [pc, #280]	@ (8013b68 <HAL_RCC_OscConfig+0x27c>)
 8013a4e:	f7fe f92d 	bl	8011cac <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	691b      	ldr	r3, [r3, #16]
 8013a56:	2b1f      	cmp	r3, #31
 8013a58:	d904      	bls.n	8013a64 <HAL_RCC_OscConfig+0x178>
 8013a5a:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8013a5e:	4842      	ldr	r0, [pc, #264]	@ (8013b68 <HAL_RCC_OscConfig+0x27c>)
 8013a60:	f7fe f924 	bl	8011cac <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8013a64:	4b41      	ldr	r3, [pc, #260]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013a66:	689b      	ldr	r3, [r3, #8]
 8013a68:	f003 030c 	and.w	r3, r3, #12
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d00b      	beq.n	8013a88 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8013a70:	4b3e      	ldr	r3, [pc, #248]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013a72:	689b      	ldr	r3, [r3, #8]
 8013a74:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8013a78:	2b08      	cmp	r3, #8
 8013a7a:	d11c      	bne.n	8013ab6 <HAL_RCC_OscConfig+0x1ca>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8013a7c:	4b3b      	ldr	r3, [pc, #236]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013a7e:	685b      	ldr	r3, [r3, #4]
 8013a80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d116      	bne.n	8013ab6 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8013a88:	4b38      	ldr	r3, [pc, #224]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013a8a:	681b      	ldr	r3, [r3, #0]
 8013a8c:	f003 0302 	and.w	r3, r3, #2
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d005      	beq.n	8013aa0 <HAL_RCC_OscConfig+0x1b4>
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	68db      	ldr	r3, [r3, #12]
 8013a98:	2b01      	cmp	r3, #1
 8013a9a:	d001      	beq.n	8013aa0 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8013a9c:	2301      	movs	r3, #1
 8013a9e:	e247      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8013aa0:	4b32      	ldr	r3, [pc, #200]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013aa2:	681b      	ldr	r3, [r3, #0]
 8013aa4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	691b      	ldr	r3, [r3, #16]
 8013aac:	00db      	lsls	r3, r3, #3
 8013aae:	492f      	ldr	r1, [pc, #188]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013ab0:	4313      	orrs	r3, r2
 8013ab2:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8013ab4:	e03a      	b.n	8013b2c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	68db      	ldr	r3, [r3, #12]
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d020      	beq.n	8013b00 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8013abe:	4b2c      	ldr	r3, [pc, #176]	@ (8013b70 <HAL_RCC_OscConfig+0x284>)
 8013ac0:	2201      	movs	r2, #1
 8013ac2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013ac4:	f7fe fe8a 	bl	80127dc <HAL_GetTick>
 8013ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8013aca:	e008      	b.n	8013ade <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8013acc:	f7fe fe86 	bl	80127dc <HAL_GetTick>
 8013ad0:	4602      	mov	r2, r0
 8013ad2:	693b      	ldr	r3, [r7, #16]
 8013ad4:	1ad3      	subs	r3, r2, r3
 8013ad6:	2b02      	cmp	r3, #2
 8013ad8:	d901      	bls.n	8013ade <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8013ada:	2303      	movs	r3, #3
 8013adc:	e228      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8013ade:	4b23      	ldr	r3, [pc, #140]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013ae0:	681b      	ldr	r3, [r3, #0]
 8013ae2:	f003 0302 	and.w	r3, r3, #2
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	d0f0      	beq.n	8013acc <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8013aea:	4b20      	ldr	r3, [pc, #128]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	691b      	ldr	r3, [r3, #16]
 8013af6:	00db      	lsls	r3, r3, #3
 8013af8:	491c      	ldr	r1, [pc, #112]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013afa:	4313      	orrs	r3, r2
 8013afc:	600b      	str	r3, [r1, #0]
 8013afe:	e015      	b.n	8013b2c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8013b00:	4b1b      	ldr	r3, [pc, #108]	@ (8013b70 <HAL_RCC_OscConfig+0x284>)
 8013b02:	2200      	movs	r2, #0
 8013b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013b06:	f7fe fe69 	bl	80127dc <HAL_GetTick>
 8013b0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8013b0c:	e008      	b.n	8013b20 <HAL_RCC_OscConfig+0x234>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8013b0e:	f7fe fe65 	bl	80127dc <HAL_GetTick>
 8013b12:	4602      	mov	r2, r0
 8013b14:	693b      	ldr	r3, [r7, #16]
 8013b16:	1ad3      	subs	r3, r2, r3
 8013b18:	2b02      	cmp	r3, #2
 8013b1a:	d901      	bls.n	8013b20 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8013b1c:	2303      	movs	r3, #3
 8013b1e:	e207      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8013b20:	4b12      	ldr	r3, [pc, #72]	@ (8013b6c <HAL_RCC_OscConfig+0x280>)
 8013b22:	681b      	ldr	r3, [r3, #0]
 8013b24:	f003 0302 	and.w	r3, r3, #2
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	d1f0      	bne.n	8013b0e <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	f003 0308 	and.w	r3, r3, #8
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d045      	beq.n	8013bc4 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8013b38:	687b      	ldr	r3, [r7, #4]
 8013b3a:	695b      	ldr	r3, [r3, #20]
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d008      	beq.n	8013b52 <HAL_RCC_OscConfig+0x266>
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	695b      	ldr	r3, [r3, #20]
 8013b44:	2b01      	cmp	r3, #1
 8013b46:	d004      	beq.n	8013b52 <HAL_RCC_OscConfig+0x266>
 8013b48:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8013b4c:	4806      	ldr	r0, [pc, #24]	@ (8013b68 <HAL_RCC_OscConfig+0x27c>)
 8013b4e:	f7fe f8ad 	bl	8011cac <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	695b      	ldr	r3, [r3, #20]
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	d01e      	beq.n	8013b98 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8013b5a:	4b06      	ldr	r3, [pc, #24]	@ (8013b74 <HAL_RCC_OscConfig+0x288>)
 8013b5c:	2201      	movs	r2, #1
 8013b5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013b60:	f7fe fe3c 	bl	80127dc <HAL_GetTick>
 8013b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8013b66:	e010      	b.n	8013b8a <HAL_RCC_OscConfig+0x29e>
 8013b68:	080171d0 	.word	0x080171d0
 8013b6c:	40023800 	.word	0x40023800
 8013b70:	42470000 	.word	0x42470000
 8013b74:	42470e80 	.word	0x42470e80
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8013b78:	f7fe fe30 	bl	80127dc <HAL_GetTick>
 8013b7c:	4602      	mov	r2, r0
 8013b7e:	693b      	ldr	r3, [r7, #16]
 8013b80:	1ad3      	subs	r3, r2, r3
 8013b82:	2b02      	cmp	r3, #2
 8013b84:	d901      	bls.n	8013b8a <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 8013b86:	2303      	movs	r3, #3
 8013b88:	e1d2      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8013b8a:	4b5e      	ldr	r3, [pc, #376]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013b8e:	f003 0302 	and.w	r3, r3, #2
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	d0f0      	beq.n	8013b78 <HAL_RCC_OscConfig+0x28c>
 8013b96:	e015      	b.n	8013bc4 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8013b98:	4b5b      	ldr	r3, [pc, #364]	@ (8013d08 <HAL_RCC_OscConfig+0x41c>)
 8013b9a:	2200      	movs	r2, #0
 8013b9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8013b9e:	f7fe fe1d 	bl	80127dc <HAL_GetTick>
 8013ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8013ba4:	e008      	b.n	8013bb8 <HAL_RCC_OscConfig+0x2cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8013ba6:	f7fe fe19 	bl	80127dc <HAL_GetTick>
 8013baa:	4602      	mov	r2, r0
 8013bac:	693b      	ldr	r3, [r7, #16]
 8013bae:	1ad3      	subs	r3, r2, r3
 8013bb0:	2b02      	cmp	r3, #2
 8013bb2:	d901      	bls.n	8013bb8 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8013bb4:	2303      	movs	r3, #3
 8013bb6:	e1bb      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8013bb8:	4b52      	ldr	r3, [pc, #328]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013bba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013bbc:	f003 0302 	and.w	r3, r3, #2
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d1f0      	bne.n	8013ba6 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	f003 0304 	and.w	r3, r3, #4
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	f000 80b0 	beq.w	8013d32 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	689b      	ldr	r3, [r3, #8]
 8013bda:	2b00      	cmp	r3, #0
 8013bdc:	d00c      	beq.n	8013bf8 <HAL_RCC_OscConfig+0x30c>
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	689b      	ldr	r3, [r3, #8]
 8013be2:	2b01      	cmp	r3, #1
 8013be4:	d008      	beq.n	8013bf8 <HAL_RCC_OscConfig+0x30c>
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	689b      	ldr	r3, [r3, #8]
 8013bea:	2b05      	cmp	r3, #5
 8013bec:	d004      	beq.n	8013bf8 <HAL_RCC_OscConfig+0x30c>
 8013bee:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 8013bf2:	4846      	ldr	r0, [pc, #280]	@ (8013d0c <HAL_RCC_OscConfig+0x420>)
 8013bf4:	f7fe f85a 	bl	8011cac <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8013bf8:	4b42      	ldr	r3, [pc, #264]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013bfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d10f      	bne.n	8013c24 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8013c04:	2300      	movs	r3, #0
 8013c06:	60bb      	str	r3, [r7, #8]
 8013c08:	4b3e      	ldr	r3, [pc, #248]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013c0c:	4a3d      	ldr	r2, [pc, #244]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8013c12:	6413      	str	r3, [r2, #64]	@ 0x40
 8013c14:	4b3b      	ldr	r3, [pc, #236]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013c18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013c1c:	60bb      	str	r3, [r7, #8]
 8013c1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8013c20:	2301      	movs	r3, #1
 8013c22:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8013c24:	4b3a      	ldr	r3, [pc, #232]	@ (8013d10 <HAL_RCC_OscConfig+0x424>)
 8013c26:	681b      	ldr	r3, [r3, #0]
 8013c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	d118      	bne.n	8013c62 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8013c30:	4b37      	ldr	r3, [pc, #220]	@ (8013d10 <HAL_RCC_OscConfig+0x424>)
 8013c32:	681b      	ldr	r3, [r3, #0]
 8013c34:	4a36      	ldr	r2, [pc, #216]	@ (8013d10 <HAL_RCC_OscConfig+0x424>)
 8013c36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013c3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8013c3c:	f7fe fdce 	bl	80127dc <HAL_GetTick>
 8013c40:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8013c42:	e008      	b.n	8013c56 <HAL_RCC_OscConfig+0x36a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8013c44:	f7fe fdca 	bl	80127dc <HAL_GetTick>
 8013c48:	4602      	mov	r2, r0
 8013c4a:	693b      	ldr	r3, [r7, #16]
 8013c4c:	1ad3      	subs	r3, r2, r3
 8013c4e:	2b02      	cmp	r3, #2
 8013c50:	d901      	bls.n	8013c56 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8013c52:	2303      	movs	r3, #3
 8013c54:	e16c      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8013c56:	4b2e      	ldr	r3, [pc, #184]	@ (8013d10 <HAL_RCC_OscConfig+0x424>)
 8013c58:	681b      	ldr	r3, [r3, #0]
 8013c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	d0f0      	beq.n	8013c44 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8013c62:	687b      	ldr	r3, [r7, #4]
 8013c64:	689b      	ldr	r3, [r3, #8]
 8013c66:	2b01      	cmp	r3, #1
 8013c68:	d106      	bne.n	8013c78 <HAL_RCC_OscConfig+0x38c>
 8013c6a:	4b26      	ldr	r3, [pc, #152]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013c6e:	4a25      	ldr	r2, [pc, #148]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c70:	f043 0301 	orr.w	r3, r3, #1
 8013c74:	6713      	str	r3, [r2, #112]	@ 0x70
 8013c76:	e01c      	b.n	8013cb2 <HAL_RCC_OscConfig+0x3c6>
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	689b      	ldr	r3, [r3, #8]
 8013c7c:	2b05      	cmp	r3, #5
 8013c7e:	d10c      	bne.n	8013c9a <HAL_RCC_OscConfig+0x3ae>
 8013c80:	4b20      	ldr	r3, [pc, #128]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013c84:	4a1f      	ldr	r2, [pc, #124]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c86:	f043 0304 	orr.w	r3, r3, #4
 8013c8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8013c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013c90:	4a1c      	ldr	r2, [pc, #112]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c92:	f043 0301 	orr.w	r3, r3, #1
 8013c96:	6713      	str	r3, [r2, #112]	@ 0x70
 8013c98:	e00b      	b.n	8013cb2 <HAL_RCC_OscConfig+0x3c6>
 8013c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013c9e:	4a19      	ldr	r2, [pc, #100]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013ca0:	f023 0301 	bic.w	r3, r3, #1
 8013ca4:	6713      	str	r3, [r2, #112]	@ 0x70
 8013ca6:	4b17      	ldr	r3, [pc, #92]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013caa:	4a16      	ldr	r2, [pc, #88]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013cac:	f023 0304 	bic.w	r3, r3, #4
 8013cb0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	689b      	ldr	r3, [r3, #8]
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d015      	beq.n	8013ce6 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013cba:	f7fe fd8f 	bl	80127dc <HAL_GetTick>
 8013cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8013cc0:	e00a      	b.n	8013cd8 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013cc2:	f7fe fd8b 	bl	80127dc <HAL_GetTick>
 8013cc6:	4602      	mov	r2, r0
 8013cc8:	693b      	ldr	r3, [r7, #16]
 8013cca:	1ad3      	subs	r3, r2, r3
 8013ccc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013cd0:	4293      	cmp	r3, r2
 8013cd2:	d901      	bls.n	8013cd8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8013cd4:	2303      	movs	r3, #3
 8013cd6:	e12b      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8013cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8013d04 <HAL_RCC_OscConfig+0x418>)
 8013cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013cdc:	f003 0302 	and.w	r3, r3, #2
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	d0ee      	beq.n	8013cc2 <HAL_RCC_OscConfig+0x3d6>
 8013ce4:	e01c      	b.n	8013d20 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8013ce6:	f7fe fd79 	bl	80127dc <HAL_GetTick>
 8013cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8013cec:	e012      	b.n	8013d14 <HAL_RCC_OscConfig+0x428>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013cee:	f7fe fd75 	bl	80127dc <HAL_GetTick>
 8013cf2:	4602      	mov	r2, r0
 8013cf4:	693b      	ldr	r3, [r7, #16]
 8013cf6:	1ad3      	subs	r3, r2, r3
 8013cf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013cfc:	4293      	cmp	r3, r2
 8013cfe:	d909      	bls.n	8013d14 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8013d00:	2303      	movs	r3, #3
 8013d02:	e115      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
 8013d04:	40023800 	.word	0x40023800
 8013d08:	42470e80 	.word	0x42470e80
 8013d0c:	080171d0 	.word	0x080171d0
 8013d10:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8013d14:	4b88      	ldr	r3, [pc, #544]	@ (8013f38 <HAL_RCC_OscConfig+0x64c>)
 8013d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013d18:	f003 0302 	and.w	r3, r3, #2
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d1e6      	bne.n	8013cee <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8013d20:	7dfb      	ldrb	r3, [r7, #23]
 8013d22:	2b01      	cmp	r3, #1
 8013d24:	d105      	bne.n	8013d32 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8013d26:	4b84      	ldr	r3, [pc, #528]	@ (8013f38 <HAL_RCC_OscConfig+0x64c>)
 8013d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013d2a:	4a83      	ldr	r2, [pc, #524]	@ (8013f38 <HAL_RCC_OscConfig+0x64c>)
 8013d2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013d30:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	699b      	ldr	r3, [r3, #24]
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d00c      	beq.n	8013d54 <HAL_RCC_OscConfig+0x468>
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	699b      	ldr	r3, [r3, #24]
 8013d3e:	2b01      	cmp	r3, #1
 8013d40:	d008      	beq.n	8013d54 <HAL_RCC_OscConfig+0x468>
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	699b      	ldr	r3, [r3, #24]
 8013d46:	2b02      	cmp	r3, #2
 8013d48:	d004      	beq.n	8013d54 <HAL_RCC_OscConfig+0x468>
 8013d4a:	f240 11cd 	movw	r1, #461	@ 0x1cd
 8013d4e:	487b      	ldr	r0, [pc, #492]	@ (8013f3c <HAL_RCC_OscConfig+0x650>)
 8013d50:	f7fd ffac 	bl	8011cac <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	699b      	ldr	r3, [r3, #24]
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	f000 80e8 	beq.w	8013f2e <HAL_RCC_OscConfig+0x642>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8013d5e:	4b76      	ldr	r3, [pc, #472]	@ (8013f38 <HAL_RCC_OscConfig+0x64c>)
 8013d60:	689b      	ldr	r3, [r3, #8]
 8013d62:	f003 030c 	and.w	r3, r3, #12
 8013d66:	2b08      	cmp	r3, #8
 8013d68:	f000 80a9 	beq.w	8013ebe <HAL_RCC_OscConfig+0x5d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	699b      	ldr	r3, [r3, #24]
 8013d70:	2b02      	cmp	r3, #2
 8013d72:	f040 808d 	bne.w	8013e90 <HAL_RCC_OscConfig+0x5a4>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	69db      	ldr	r3, [r3, #28]
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d009      	beq.n	8013d92 <HAL_RCC_OscConfig+0x4a6>
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	69db      	ldr	r3, [r3, #28]
 8013d82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013d86:	d004      	beq.n	8013d92 <HAL_RCC_OscConfig+0x4a6>
 8013d88:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 8013d8c:	486b      	ldr	r0, [pc, #428]	@ (8013f3c <HAL_RCC_OscConfig+0x650>)
 8013d8e:	f7fd ff8d 	bl	8011cac <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	6a1b      	ldr	r3, [r3, #32]
 8013d96:	2b01      	cmp	r3, #1
 8013d98:	d903      	bls.n	8013da2 <HAL_RCC_OscConfig+0x4b6>
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	6a1b      	ldr	r3, [r3, #32]
 8013d9e:	2b3f      	cmp	r3, #63	@ 0x3f
 8013da0:	d904      	bls.n	8013dac <HAL_RCC_OscConfig+0x4c0>
 8013da2:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8013da6:	4865      	ldr	r0, [pc, #404]	@ (8013f3c <HAL_RCC_OscConfig+0x650>)
 8013da8:	f7fd ff80 	bl	8011cac <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013db0:	2b31      	cmp	r3, #49	@ 0x31
 8013db2:	d904      	bls.n	8013dbe <HAL_RCC_OscConfig+0x4d2>
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013db8:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8013dbc:	d904      	bls.n	8013dc8 <HAL_RCC_OscConfig+0x4dc>
 8013dbe:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8013dc2:	485e      	ldr	r0, [pc, #376]	@ (8013f3c <HAL_RCC_OscConfig+0x650>)
 8013dc4:	f7fd ff72 	bl	8011cac <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013dcc:	2b02      	cmp	r3, #2
 8013dce:	d010      	beq.n	8013df2 <HAL_RCC_OscConfig+0x506>
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013dd4:	2b04      	cmp	r3, #4
 8013dd6:	d00c      	beq.n	8013df2 <HAL_RCC_OscConfig+0x506>
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013ddc:	2b06      	cmp	r3, #6
 8013dde:	d008      	beq.n	8013df2 <HAL_RCC_OscConfig+0x506>
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013de4:	2b08      	cmp	r3, #8
 8013de6:	d004      	beq.n	8013df2 <HAL_RCC_OscConfig+0x506>
 8013de8:	f240 11d9 	movw	r1, #473	@ 0x1d9
 8013dec:	4853      	ldr	r0, [pc, #332]	@ (8013f3c <HAL_RCC_OscConfig+0x650>)
 8013dee:	f7fd ff5d 	bl	8011cac <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013df6:	2b01      	cmp	r3, #1
 8013df8:	d903      	bls.n	8013e02 <HAL_RCC_OscConfig+0x516>
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013dfe:	2b0f      	cmp	r3, #15
 8013e00:	d904      	bls.n	8013e0c <HAL_RCC_OscConfig+0x520>
 8013e02:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 8013e06:	484d      	ldr	r0, [pc, #308]	@ (8013f3c <HAL_RCC_OscConfig+0x650>)
 8013e08:	f7fd ff50 	bl	8011cac <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8013e0c:	4b4c      	ldr	r3, [pc, #304]	@ (8013f40 <HAL_RCC_OscConfig+0x654>)
 8013e0e:	2200      	movs	r2, #0
 8013e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8013e12:	f7fe fce3 	bl	80127dc <HAL_GetTick>
 8013e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8013e18:	e008      	b.n	8013e2c <HAL_RCC_OscConfig+0x540>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013e1a:	f7fe fcdf 	bl	80127dc <HAL_GetTick>
 8013e1e:	4602      	mov	r2, r0
 8013e20:	693b      	ldr	r3, [r7, #16]
 8013e22:	1ad3      	subs	r3, r2, r3
 8013e24:	2b02      	cmp	r3, #2
 8013e26:	d901      	bls.n	8013e2c <HAL_RCC_OscConfig+0x540>
          {
            return HAL_TIMEOUT;
 8013e28:	2303      	movs	r3, #3
 8013e2a:	e081      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8013e2c:	4b42      	ldr	r3, [pc, #264]	@ (8013f38 <HAL_RCC_OscConfig+0x64c>)
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d1f0      	bne.n	8013e1a <HAL_RCC_OscConfig+0x52e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	69da      	ldr	r2, [r3, #28]
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	6a1b      	ldr	r3, [r3, #32]
 8013e40:	431a      	orrs	r2, r3
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e46:	019b      	lsls	r3, r3, #6
 8013e48:	431a      	orrs	r2, r3
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013e4e:	085b      	lsrs	r3, r3, #1
 8013e50:	3b01      	subs	r3, #1
 8013e52:	041b      	lsls	r3, r3, #16
 8013e54:	431a      	orrs	r2, r3
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013e5a:	061b      	lsls	r3, r3, #24
 8013e5c:	4936      	ldr	r1, [pc, #216]	@ (8013f38 <HAL_RCC_OscConfig+0x64c>)
 8013e5e:	4313      	orrs	r3, r2
 8013e60:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8013e62:	4b37      	ldr	r3, [pc, #220]	@ (8013f40 <HAL_RCC_OscConfig+0x654>)
 8013e64:	2201      	movs	r2, #1
 8013e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8013e68:	f7fe fcb8 	bl	80127dc <HAL_GetTick>
 8013e6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8013e6e:	e008      	b.n	8013e82 <HAL_RCC_OscConfig+0x596>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013e70:	f7fe fcb4 	bl	80127dc <HAL_GetTick>
 8013e74:	4602      	mov	r2, r0
 8013e76:	693b      	ldr	r3, [r7, #16]
 8013e78:	1ad3      	subs	r3, r2, r3
 8013e7a:	2b02      	cmp	r3, #2
 8013e7c:	d901      	bls.n	8013e82 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8013e7e:	2303      	movs	r3, #3
 8013e80:	e056      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8013e82:	4b2d      	ldr	r3, [pc, #180]	@ (8013f38 <HAL_RCC_OscConfig+0x64c>)
 8013e84:	681b      	ldr	r3, [r3, #0]
 8013e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d0f0      	beq.n	8013e70 <HAL_RCC_OscConfig+0x584>
 8013e8e:	e04e      	b.n	8013f2e <HAL_RCC_OscConfig+0x642>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8013e90:	4b2b      	ldr	r3, [pc, #172]	@ (8013f40 <HAL_RCC_OscConfig+0x654>)
 8013e92:	2200      	movs	r2, #0
 8013e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8013e96:	f7fe fca1 	bl	80127dc <HAL_GetTick>
 8013e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8013e9c:	e008      	b.n	8013eb0 <HAL_RCC_OscConfig+0x5c4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013e9e:	f7fe fc9d 	bl	80127dc <HAL_GetTick>
 8013ea2:	4602      	mov	r2, r0
 8013ea4:	693b      	ldr	r3, [r7, #16]
 8013ea6:	1ad3      	subs	r3, r2, r3
 8013ea8:	2b02      	cmp	r3, #2
 8013eaa:	d901      	bls.n	8013eb0 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8013eac:	2303      	movs	r3, #3
 8013eae:	e03f      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8013eb0:	4b21      	ldr	r3, [pc, #132]	@ (8013f38 <HAL_RCC_OscConfig+0x64c>)
 8013eb2:	681b      	ldr	r3, [r3, #0]
 8013eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d1f0      	bne.n	8013e9e <HAL_RCC_OscConfig+0x5b2>
 8013ebc:	e037      	b.n	8013f2e <HAL_RCC_OscConfig+0x642>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	699b      	ldr	r3, [r3, #24]
 8013ec2:	2b01      	cmp	r3, #1
 8013ec4:	d101      	bne.n	8013eca <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8013ec6:	2301      	movs	r3, #1
 8013ec8:	e032      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8013eca:	4b1b      	ldr	r3, [pc, #108]	@ (8013f38 <HAL_RCC_OscConfig+0x64c>)
 8013ecc:	685b      	ldr	r3, [r3, #4]
 8013ece:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	699b      	ldr	r3, [r3, #24]
 8013ed4:	2b01      	cmp	r3, #1
 8013ed6:	d028      	beq.n	8013f2a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8013ee2:	429a      	cmp	r2, r3
 8013ee4:	d121      	bne.n	8013f2a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8013ee6:	68fb      	ldr	r3, [r7, #12]
 8013ee8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8013ef0:	429a      	cmp	r2, r3
 8013ef2:	d11a      	bne.n	8013f2a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8013ef4:	68fa      	ldr	r2, [r7, #12]
 8013ef6:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8013efa:	4013      	ands	r3, r2
 8013efc:	687a      	ldr	r2, [r7, #4]
 8013efe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8013f00:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8013f02:	4293      	cmp	r3, r2
 8013f04:	d111      	bne.n	8013f2a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f10:	085b      	lsrs	r3, r3, #1
 8013f12:	3b01      	subs	r3, #1
 8013f14:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8013f16:	429a      	cmp	r2, r3
 8013f18:	d107      	bne.n	8013f2a <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f24:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8013f26:	429a      	cmp	r2, r3
 8013f28:	d001      	beq.n	8013f2e <HAL_RCC_OscConfig+0x642>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8013f2a:	2301      	movs	r3, #1
 8013f2c:	e000      	b.n	8013f30 <HAL_RCC_OscConfig+0x644>
        }
      }
    }
  }
  return HAL_OK;
 8013f2e:	2300      	movs	r3, #0
}
 8013f30:	4618      	mov	r0, r3
 8013f32:	3718      	adds	r7, #24
 8013f34:	46bd      	mov	sp, r7
 8013f36:	bd80      	pop	{r7, pc}
 8013f38:	40023800 	.word	0x40023800
 8013f3c:	080171d0 	.word	0x080171d0
 8013f40:	42470060 	.word	0x42470060

08013f44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b084      	sub	sp, #16
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	6078      	str	r0, [r7, #4]
 8013f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d101      	bne.n	8013f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8013f54:	2301      	movs	r3, #1
 8013f56:	e174      	b.n	8014242 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	681b      	ldr	r3, [r3, #0]
 8013f5c:	2b00      	cmp	r3, #0
 8013f5e:	d003      	beq.n	8013f68 <HAL_RCC_ClockConfig+0x24>
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	681b      	ldr	r3, [r3, #0]
 8013f64:	2b0f      	cmp	r3, #15
 8013f66:	d904      	bls.n	8013f72 <HAL_RCC_ClockConfig+0x2e>
 8013f68:	f240 215a 	movw	r1, #602	@ 0x25a
 8013f6c:	487b      	ldr	r0, [pc, #492]	@ (801415c <HAL_RCC_ClockConfig+0x218>)
 8013f6e:	f7fd fe9d 	bl	8011cac <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8013f72:	683b      	ldr	r3, [r7, #0]
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d019      	beq.n	8013fac <HAL_RCC_ClockConfig+0x68>
 8013f78:	683b      	ldr	r3, [r7, #0]
 8013f7a:	2b01      	cmp	r3, #1
 8013f7c:	d016      	beq.n	8013fac <HAL_RCC_ClockConfig+0x68>
 8013f7e:	683b      	ldr	r3, [r7, #0]
 8013f80:	2b02      	cmp	r3, #2
 8013f82:	d013      	beq.n	8013fac <HAL_RCC_ClockConfig+0x68>
 8013f84:	683b      	ldr	r3, [r7, #0]
 8013f86:	2b03      	cmp	r3, #3
 8013f88:	d010      	beq.n	8013fac <HAL_RCC_ClockConfig+0x68>
 8013f8a:	683b      	ldr	r3, [r7, #0]
 8013f8c:	2b04      	cmp	r3, #4
 8013f8e:	d00d      	beq.n	8013fac <HAL_RCC_ClockConfig+0x68>
 8013f90:	683b      	ldr	r3, [r7, #0]
 8013f92:	2b05      	cmp	r3, #5
 8013f94:	d00a      	beq.n	8013fac <HAL_RCC_ClockConfig+0x68>
 8013f96:	683b      	ldr	r3, [r7, #0]
 8013f98:	2b06      	cmp	r3, #6
 8013f9a:	d007      	beq.n	8013fac <HAL_RCC_ClockConfig+0x68>
 8013f9c:	683b      	ldr	r3, [r7, #0]
 8013f9e:	2b07      	cmp	r3, #7
 8013fa0:	d004      	beq.n	8013fac <HAL_RCC_ClockConfig+0x68>
 8013fa2:	f240 215b 	movw	r1, #603	@ 0x25b
 8013fa6:	486d      	ldr	r0, [pc, #436]	@ (801415c <HAL_RCC_ClockConfig+0x218>)
 8013fa8:	f7fd fe80 	bl	8011cac <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8013fac:	4b6c      	ldr	r3, [pc, #432]	@ (8014160 <HAL_RCC_ClockConfig+0x21c>)
 8013fae:	681b      	ldr	r3, [r3, #0]
 8013fb0:	f003 0307 	and.w	r3, r3, #7
 8013fb4:	683a      	ldr	r2, [r7, #0]
 8013fb6:	429a      	cmp	r2, r3
 8013fb8:	d90c      	bls.n	8013fd4 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013fba:	4b69      	ldr	r3, [pc, #420]	@ (8014160 <HAL_RCC_ClockConfig+0x21c>)
 8013fbc:	683a      	ldr	r2, [r7, #0]
 8013fbe:	b2d2      	uxtb	r2, r2
 8013fc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8013fc2:	4b67      	ldr	r3, [pc, #412]	@ (8014160 <HAL_RCC_ClockConfig+0x21c>)
 8013fc4:	681b      	ldr	r3, [r3, #0]
 8013fc6:	f003 0307 	and.w	r3, r3, #7
 8013fca:	683a      	ldr	r2, [r7, #0]
 8013fcc:	429a      	cmp	r2, r3
 8013fce:	d001      	beq.n	8013fd4 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8013fd0:	2301      	movs	r3, #1
 8013fd2:	e136      	b.n	8014242 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	681b      	ldr	r3, [r3, #0]
 8013fd8:	f003 0302 	and.w	r3, r3, #2
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d049      	beq.n	8014074 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	681b      	ldr	r3, [r3, #0]
 8013fe4:	f003 0304 	and.w	r3, r3, #4
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	d005      	beq.n	8013ff8 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8013fec:	4b5d      	ldr	r3, [pc, #372]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 8013fee:	689b      	ldr	r3, [r3, #8]
 8013ff0:	4a5c      	ldr	r2, [pc, #368]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 8013ff2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8013ff6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	681b      	ldr	r3, [r3, #0]
 8013ffc:	f003 0308 	and.w	r3, r3, #8
 8014000:	2b00      	cmp	r3, #0
 8014002:	d005      	beq.n	8014010 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8014004:	4b57      	ldr	r3, [pc, #348]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 8014006:	689b      	ldr	r3, [r3, #8]
 8014008:	4a56      	ldr	r2, [pc, #344]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 801400a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 801400e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	689b      	ldr	r3, [r3, #8]
 8014014:	2b00      	cmp	r3, #0
 8014016:	d024      	beq.n	8014062 <HAL_RCC_ClockConfig+0x11e>
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	689b      	ldr	r3, [r3, #8]
 801401c:	2b80      	cmp	r3, #128	@ 0x80
 801401e:	d020      	beq.n	8014062 <HAL_RCC_ClockConfig+0x11e>
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	689b      	ldr	r3, [r3, #8]
 8014024:	2b90      	cmp	r3, #144	@ 0x90
 8014026:	d01c      	beq.n	8014062 <HAL_RCC_ClockConfig+0x11e>
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	689b      	ldr	r3, [r3, #8]
 801402c:	2ba0      	cmp	r3, #160	@ 0xa0
 801402e:	d018      	beq.n	8014062 <HAL_RCC_ClockConfig+0x11e>
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	689b      	ldr	r3, [r3, #8]
 8014034:	2bb0      	cmp	r3, #176	@ 0xb0
 8014036:	d014      	beq.n	8014062 <HAL_RCC_ClockConfig+0x11e>
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	689b      	ldr	r3, [r3, #8]
 801403c:	2bc0      	cmp	r3, #192	@ 0xc0
 801403e:	d010      	beq.n	8014062 <HAL_RCC_ClockConfig+0x11e>
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	689b      	ldr	r3, [r3, #8]
 8014044:	2bd0      	cmp	r3, #208	@ 0xd0
 8014046:	d00c      	beq.n	8014062 <HAL_RCC_ClockConfig+0x11e>
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	689b      	ldr	r3, [r3, #8]
 801404c:	2be0      	cmp	r3, #224	@ 0xe0
 801404e:	d008      	beq.n	8014062 <HAL_RCC_ClockConfig+0x11e>
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	689b      	ldr	r3, [r3, #8]
 8014054:	2bf0      	cmp	r3, #240	@ 0xf0
 8014056:	d004      	beq.n	8014062 <HAL_RCC_ClockConfig+0x11e>
 8014058:	f240 217e 	movw	r1, #638	@ 0x27e
 801405c:	483f      	ldr	r0, [pc, #252]	@ (801415c <HAL_RCC_ClockConfig+0x218>)
 801405e:	f7fd fe25 	bl	8011cac <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8014062:	4b40      	ldr	r3, [pc, #256]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 8014064:	689b      	ldr	r3, [r3, #8]
 8014066:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	689b      	ldr	r3, [r3, #8]
 801406e:	493d      	ldr	r1, [pc, #244]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 8014070:	4313      	orrs	r3, r2
 8014072:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	f003 0301 	and.w	r3, r3, #1
 801407c:	2b00      	cmp	r3, #0
 801407e:	d059      	beq.n	8014134 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	685b      	ldr	r3, [r3, #4]
 8014084:	2b00      	cmp	r3, #0
 8014086:	d010      	beq.n	80140aa <HAL_RCC_ClockConfig+0x166>
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	685b      	ldr	r3, [r3, #4]
 801408c:	2b01      	cmp	r3, #1
 801408e:	d00c      	beq.n	80140aa <HAL_RCC_ClockConfig+0x166>
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	685b      	ldr	r3, [r3, #4]
 8014094:	2b02      	cmp	r3, #2
 8014096:	d008      	beq.n	80140aa <HAL_RCC_ClockConfig+0x166>
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	685b      	ldr	r3, [r3, #4]
 801409c:	2b03      	cmp	r3, #3
 801409e:	d004      	beq.n	80140aa <HAL_RCC_ClockConfig+0x166>
 80140a0:	f240 2185 	movw	r1, #645	@ 0x285
 80140a4:	482d      	ldr	r0, [pc, #180]	@ (801415c <HAL_RCC_ClockConfig+0x218>)
 80140a6:	f7fd fe01 	bl	8011cac <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	685b      	ldr	r3, [r3, #4]
 80140ae:	2b01      	cmp	r3, #1
 80140b0:	d107      	bne.n	80140c2 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80140b2:	4b2c      	ldr	r3, [pc, #176]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 80140b4:	681b      	ldr	r3, [r3, #0]
 80140b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	d119      	bne.n	80140f2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80140be:	2301      	movs	r3, #1
 80140c0:	e0bf      	b.n	8014242 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	685b      	ldr	r3, [r3, #4]
 80140c6:	2b02      	cmp	r3, #2
 80140c8:	d003      	beq.n	80140d2 <HAL_RCC_ClockConfig+0x18e>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80140ce:	2b03      	cmp	r3, #3
 80140d0:	d107      	bne.n	80140e2 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80140d2:	4b24      	ldr	r3, [pc, #144]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 80140d4:	681b      	ldr	r3, [r3, #0]
 80140d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d109      	bne.n	80140f2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80140de:	2301      	movs	r3, #1
 80140e0:	e0af      	b.n	8014242 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80140e2:	4b20      	ldr	r3, [pc, #128]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 80140e4:	681b      	ldr	r3, [r3, #0]
 80140e6:	f003 0302 	and.w	r3, r3, #2
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d101      	bne.n	80140f2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80140ee:	2301      	movs	r3, #1
 80140f0:	e0a7      	b.n	8014242 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80140f2:	4b1c      	ldr	r3, [pc, #112]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 80140f4:	689b      	ldr	r3, [r3, #8]
 80140f6:	f023 0203 	bic.w	r2, r3, #3
 80140fa:	687b      	ldr	r3, [r7, #4]
 80140fc:	685b      	ldr	r3, [r3, #4]
 80140fe:	4919      	ldr	r1, [pc, #100]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 8014100:	4313      	orrs	r3, r2
 8014102:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8014104:	f7fe fb6a 	bl	80127dc <HAL_GetTick>
 8014108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801410a:	e00a      	b.n	8014122 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801410c:	f7fe fb66 	bl	80127dc <HAL_GetTick>
 8014110:	4602      	mov	r2, r0
 8014112:	68fb      	ldr	r3, [r7, #12]
 8014114:	1ad3      	subs	r3, r2, r3
 8014116:	f241 3288 	movw	r2, #5000	@ 0x1388
 801411a:	4293      	cmp	r3, r2
 801411c:	d901      	bls.n	8014122 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 801411e:	2303      	movs	r3, #3
 8014120:	e08f      	b.n	8014242 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8014122:	4b10      	ldr	r3, [pc, #64]	@ (8014164 <HAL_RCC_ClockConfig+0x220>)
 8014124:	689b      	ldr	r3, [r3, #8]
 8014126:	f003 020c 	and.w	r2, r3, #12
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	685b      	ldr	r3, [r3, #4]
 801412e:	009b      	lsls	r3, r3, #2
 8014130:	429a      	cmp	r2, r3
 8014132:	d1eb      	bne.n	801410c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8014134:	4b0a      	ldr	r3, [pc, #40]	@ (8014160 <HAL_RCC_ClockConfig+0x21c>)
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	f003 0307 	and.w	r3, r3, #7
 801413c:	683a      	ldr	r2, [r7, #0]
 801413e:	429a      	cmp	r2, r3
 8014140:	d212      	bcs.n	8014168 <HAL_RCC_ClockConfig+0x224>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8014142:	4b07      	ldr	r3, [pc, #28]	@ (8014160 <HAL_RCC_ClockConfig+0x21c>)
 8014144:	683a      	ldr	r2, [r7, #0]
 8014146:	b2d2      	uxtb	r2, r2
 8014148:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801414a:	4b05      	ldr	r3, [pc, #20]	@ (8014160 <HAL_RCC_ClockConfig+0x21c>)
 801414c:	681b      	ldr	r3, [r3, #0]
 801414e:	f003 0307 	and.w	r3, r3, #7
 8014152:	683a      	ldr	r2, [r7, #0]
 8014154:	429a      	cmp	r2, r3
 8014156:	d007      	beq.n	8014168 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8014158:	2301      	movs	r3, #1
 801415a:	e072      	b.n	8014242 <HAL_RCC_ClockConfig+0x2fe>
 801415c:	080171d0 	.word	0x080171d0
 8014160:	40023c00 	.word	0x40023c00
 8014164:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	681b      	ldr	r3, [r3, #0]
 801416c:	f003 0304 	and.w	r3, r3, #4
 8014170:	2b00      	cmp	r3, #0
 8014172:	d025      	beq.n	80141c0 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	68db      	ldr	r3, [r3, #12]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d018      	beq.n	80141ae <HAL_RCC_ClockConfig+0x26a>
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	68db      	ldr	r3, [r3, #12]
 8014180:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014184:	d013      	beq.n	80141ae <HAL_RCC_ClockConfig+0x26a>
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	68db      	ldr	r3, [r3, #12]
 801418a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 801418e:	d00e      	beq.n	80141ae <HAL_RCC_ClockConfig+0x26a>
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	68db      	ldr	r3, [r3, #12]
 8014194:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8014198:	d009      	beq.n	80141ae <HAL_RCC_ClockConfig+0x26a>
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	68db      	ldr	r3, [r3, #12]
 801419e:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 80141a2:	d004      	beq.n	80141ae <HAL_RCC_ClockConfig+0x26a>
 80141a4:	f240 21c3 	movw	r1, #707	@ 0x2c3
 80141a8:	4828      	ldr	r0, [pc, #160]	@ (801424c <HAL_RCC_ClockConfig+0x308>)
 80141aa:	f7fd fd7f 	bl	8011cac <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80141ae:	4b28      	ldr	r3, [pc, #160]	@ (8014250 <HAL_RCC_ClockConfig+0x30c>)
 80141b0:	689b      	ldr	r3, [r3, #8]
 80141b2:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	68db      	ldr	r3, [r3, #12]
 80141ba:	4925      	ldr	r1, [pc, #148]	@ (8014250 <HAL_RCC_ClockConfig+0x30c>)
 80141bc:	4313      	orrs	r3, r2
 80141be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	681b      	ldr	r3, [r3, #0]
 80141c4:	f003 0308 	and.w	r3, r3, #8
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d026      	beq.n	801421a <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	691b      	ldr	r3, [r3, #16]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d018      	beq.n	8014206 <HAL_RCC_ClockConfig+0x2c2>
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	691b      	ldr	r3, [r3, #16]
 80141d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80141dc:	d013      	beq.n	8014206 <HAL_RCC_ClockConfig+0x2c2>
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	691b      	ldr	r3, [r3, #16]
 80141e2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80141e6:	d00e      	beq.n	8014206 <HAL_RCC_ClockConfig+0x2c2>
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	691b      	ldr	r3, [r3, #16]
 80141ec:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80141f0:	d009      	beq.n	8014206 <HAL_RCC_ClockConfig+0x2c2>
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	691b      	ldr	r3, [r3, #16]
 80141f6:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 80141fa:	d004      	beq.n	8014206 <HAL_RCC_ClockConfig+0x2c2>
 80141fc:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8014200:	4812      	ldr	r0, [pc, #72]	@ (801424c <HAL_RCC_ClockConfig+0x308>)
 8014202:	f7fd fd53 	bl	8011cac <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8014206:	4b12      	ldr	r3, [pc, #72]	@ (8014250 <HAL_RCC_ClockConfig+0x30c>)
 8014208:	689b      	ldr	r3, [r3, #8]
 801420a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	691b      	ldr	r3, [r3, #16]
 8014212:	00db      	lsls	r3, r3, #3
 8014214:	490e      	ldr	r1, [pc, #56]	@ (8014250 <HAL_RCC_ClockConfig+0x30c>)
 8014216:	4313      	orrs	r3, r2
 8014218:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 801421a:	f000 f821 	bl	8014260 <HAL_RCC_GetSysClockFreq>
 801421e:	4602      	mov	r2, r0
 8014220:	4b0b      	ldr	r3, [pc, #44]	@ (8014250 <HAL_RCC_ClockConfig+0x30c>)
 8014222:	689b      	ldr	r3, [r3, #8]
 8014224:	091b      	lsrs	r3, r3, #4
 8014226:	f003 030f 	and.w	r3, r3, #15
 801422a:	490a      	ldr	r1, [pc, #40]	@ (8014254 <HAL_RCC_ClockConfig+0x310>)
 801422c:	5ccb      	ldrb	r3, [r1, r3]
 801422e:	fa22 f303 	lsr.w	r3, r2, r3
 8014232:	4a09      	ldr	r2, [pc, #36]	@ (8014258 <HAL_RCC_ClockConfig+0x314>)
 8014234:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8014236:	4b09      	ldr	r3, [pc, #36]	@ (801425c <HAL_RCC_ClockConfig+0x318>)
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	4618      	mov	r0, r3
 801423c:	f7fe fa8a 	bl	8012754 <HAL_InitTick>

  return HAL_OK;
 8014240:	2300      	movs	r3, #0
}
 8014242:	4618      	mov	r0, r3
 8014244:	3710      	adds	r7, #16
 8014246:	46bd      	mov	sp, r7
 8014248:	bd80      	pop	{r7, pc}
 801424a:	bf00      	nop
 801424c:	080171d0 	.word	0x080171d0
 8014250:	40023800 	.word	0x40023800
 8014254:	08017380 	.word	0x08017380
 8014258:	20000000 	.word	0x20000000
 801425c:	20000004 	.word	0x20000004

08014260 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8014260:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8014264:	b090      	sub	sp, #64	@ 0x40
 8014266:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8014268:	2300      	movs	r3, #0
 801426a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 801426c:	2300      	movs	r3, #0
 801426e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8014270:	2300      	movs	r3, #0
 8014272:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8014274:	2300      	movs	r3, #0
 8014276:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8014278:	4b59      	ldr	r3, [pc, #356]	@ (80143e0 <HAL_RCC_GetSysClockFreq+0x180>)
 801427a:	689b      	ldr	r3, [r3, #8]
 801427c:	f003 030c 	and.w	r3, r3, #12
 8014280:	2b08      	cmp	r3, #8
 8014282:	d00d      	beq.n	80142a0 <HAL_RCC_GetSysClockFreq+0x40>
 8014284:	2b08      	cmp	r3, #8
 8014286:	f200 80a1 	bhi.w	80143cc <HAL_RCC_GetSysClockFreq+0x16c>
 801428a:	2b00      	cmp	r3, #0
 801428c:	d002      	beq.n	8014294 <HAL_RCC_GetSysClockFreq+0x34>
 801428e:	2b04      	cmp	r3, #4
 8014290:	d003      	beq.n	801429a <HAL_RCC_GetSysClockFreq+0x3a>
 8014292:	e09b      	b.n	80143cc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8014294:	4b53      	ldr	r3, [pc, #332]	@ (80143e4 <HAL_RCC_GetSysClockFreq+0x184>)
 8014296:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8014298:	e09b      	b.n	80143d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801429a:	4b53      	ldr	r3, [pc, #332]	@ (80143e8 <HAL_RCC_GetSysClockFreq+0x188>)
 801429c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 801429e:	e098      	b.n	80143d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80142a0:	4b4f      	ldr	r3, [pc, #316]	@ (80143e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80142a2:	685b      	ldr	r3, [r3, #4]
 80142a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80142a8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80142aa:	4b4d      	ldr	r3, [pc, #308]	@ (80143e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80142ac:	685b      	ldr	r3, [r3, #4]
 80142ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d028      	beq.n	8014308 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80142b6:	4b4a      	ldr	r3, [pc, #296]	@ (80143e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80142b8:	685b      	ldr	r3, [r3, #4]
 80142ba:	099b      	lsrs	r3, r3, #6
 80142bc:	2200      	movs	r2, #0
 80142be:	623b      	str	r3, [r7, #32]
 80142c0:	627a      	str	r2, [r7, #36]	@ 0x24
 80142c2:	6a3b      	ldr	r3, [r7, #32]
 80142c4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80142c8:	2100      	movs	r1, #0
 80142ca:	4b47      	ldr	r3, [pc, #284]	@ (80143e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80142cc:	fb03 f201 	mul.w	r2, r3, r1
 80142d0:	2300      	movs	r3, #0
 80142d2:	fb00 f303 	mul.w	r3, r0, r3
 80142d6:	4413      	add	r3, r2
 80142d8:	4a43      	ldr	r2, [pc, #268]	@ (80143e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80142da:	fba0 1202 	umull	r1, r2, r0, r2
 80142de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80142e0:	460a      	mov	r2, r1
 80142e2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80142e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80142e6:	4413      	add	r3, r2
 80142e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80142ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142ec:	2200      	movs	r2, #0
 80142ee:	61bb      	str	r3, [r7, #24]
 80142f0:	61fa      	str	r2, [r7, #28]
 80142f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80142f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80142fa:	f7fb ffc9 	bl	8010290 <__aeabi_uldivmod>
 80142fe:	4602      	mov	r2, r0
 8014300:	460b      	mov	r3, r1
 8014302:	4613      	mov	r3, r2
 8014304:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014306:	e053      	b.n	80143b0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8014308:	4b35      	ldr	r3, [pc, #212]	@ (80143e0 <HAL_RCC_GetSysClockFreq+0x180>)
 801430a:	685b      	ldr	r3, [r3, #4]
 801430c:	099b      	lsrs	r3, r3, #6
 801430e:	2200      	movs	r2, #0
 8014310:	613b      	str	r3, [r7, #16]
 8014312:	617a      	str	r2, [r7, #20]
 8014314:	693b      	ldr	r3, [r7, #16]
 8014316:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 801431a:	f04f 0b00 	mov.w	fp, #0
 801431e:	4652      	mov	r2, sl
 8014320:	465b      	mov	r3, fp
 8014322:	f04f 0000 	mov.w	r0, #0
 8014326:	f04f 0100 	mov.w	r1, #0
 801432a:	0159      	lsls	r1, r3, #5
 801432c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8014330:	0150      	lsls	r0, r2, #5
 8014332:	4602      	mov	r2, r0
 8014334:	460b      	mov	r3, r1
 8014336:	ebb2 080a 	subs.w	r8, r2, sl
 801433a:	eb63 090b 	sbc.w	r9, r3, fp
 801433e:	f04f 0200 	mov.w	r2, #0
 8014342:	f04f 0300 	mov.w	r3, #0
 8014346:	ea4f 1389 	mov.w	r3, r9, lsl #6
 801434a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 801434e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8014352:	ebb2 0408 	subs.w	r4, r2, r8
 8014356:	eb63 0509 	sbc.w	r5, r3, r9
 801435a:	f04f 0200 	mov.w	r2, #0
 801435e:	f04f 0300 	mov.w	r3, #0
 8014362:	00eb      	lsls	r3, r5, #3
 8014364:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8014368:	00e2      	lsls	r2, r4, #3
 801436a:	4614      	mov	r4, r2
 801436c:	461d      	mov	r5, r3
 801436e:	eb14 030a 	adds.w	r3, r4, sl
 8014372:	603b      	str	r3, [r7, #0]
 8014374:	eb45 030b 	adc.w	r3, r5, fp
 8014378:	607b      	str	r3, [r7, #4]
 801437a:	f04f 0200 	mov.w	r2, #0
 801437e:	f04f 0300 	mov.w	r3, #0
 8014382:	e9d7 4500 	ldrd	r4, r5, [r7]
 8014386:	4629      	mov	r1, r5
 8014388:	028b      	lsls	r3, r1, #10
 801438a:	4621      	mov	r1, r4
 801438c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8014390:	4621      	mov	r1, r4
 8014392:	028a      	lsls	r2, r1, #10
 8014394:	4610      	mov	r0, r2
 8014396:	4619      	mov	r1, r3
 8014398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801439a:	2200      	movs	r2, #0
 801439c:	60bb      	str	r3, [r7, #8]
 801439e:	60fa      	str	r2, [r7, #12]
 80143a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80143a4:	f7fb ff74 	bl	8010290 <__aeabi_uldivmod>
 80143a8:	4602      	mov	r2, r0
 80143aa:	460b      	mov	r3, r1
 80143ac:	4613      	mov	r3, r2
 80143ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80143b0:	4b0b      	ldr	r3, [pc, #44]	@ (80143e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80143b2:	685b      	ldr	r3, [r3, #4]
 80143b4:	0c1b      	lsrs	r3, r3, #16
 80143b6:	f003 0303 	and.w	r3, r3, #3
 80143ba:	3301      	adds	r3, #1
 80143bc:	005b      	lsls	r3, r3, #1
 80143be:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80143c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80143c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80143c8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80143ca:	e002      	b.n	80143d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80143cc:	4b05      	ldr	r3, [pc, #20]	@ (80143e4 <HAL_RCC_GetSysClockFreq+0x184>)
 80143ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80143d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80143d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80143d4:	4618      	mov	r0, r3
 80143d6:	3740      	adds	r7, #64	@ 0x40
 80143d8:	46bd      	mov	sp, r7
 80143da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80143de:	bf00      	nop
 80143e0:	40023800 	.word	0x40023800
 80143e4:	00f42400 	.word	0x00f42400
 80143e8:	016e3600 	.word	0x016e3600

080143ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80143ec:	b480      	push	{r7}
 80143ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80143f0:	4b03      	ldr	r3, [pc, #12]	@ (8014400 <HAL_RCC_GetHCLKFreq+0x14>)
 80143f2:	681b      	ldr	r3, [r3, #0]
}
 80143f4:	4618      	mov	r0, r3
 80143f6:	46bd      	mov	sp, r7
 80143f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143fc:	4770      	bx	lr
 80143fe:	bf00      	nop
 8014400:	20000000 	.word	0x20000000

08014404 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8014404:	b580      	push	{r7, lr}
 8014406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8014408:	f7ff fff0 	bl	80143ec <HAL_RCC_GetHCLKFreq>
 801440c:	4602      	mov	r2, r0
 801440e:	4b05      	ldr	r3, [pc, #20]	@ (8014424 <HAL_RCC_GetPCLK1Freq+0x20>)
 8014410:	689b      	ldr	r3, [r3, #8]
 8014412:	0a9b      	lsrs	r3, r3, #10
 8014414:	f003 0307 	and.w	r3, r3, #7
 8014418:	4903      	ldr	r1, [pc, #12]	@ (8014428 <HAL_RCC_GetPCLK1Freq+0x24>)
 801441a:	5ccb      	ldrb	r3, [r1, r3]
 801441c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8014420:	4618      	mov	r0, r3
 8014422:	bd80      	pop	{r7, pc}
 8014424:	40023800 	.word	0x40023800
 8014428:	08017390 	.word	0x08017390

0801442c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801442c:	b580      	push	{r7, lr}
 801442e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8014430:	f7ff ffdc 	bl	80143ec <HAL_RCC_GetHCLKFreq>
 8014434:	4602      	mov	r2, r0
 8014436:	4b05      	ldr	r3, [pc, #20]	@ (801444c <HAL_RCC_GetPCLK2Freq+0x20>)
 8014438:	689b      	ldr	r3, [r3, #8]
 801443a:	0b5b      	lsrs	r3, r3, #13
 801443c:	f003 0307 	and.w	r3, r3, #7
 8014440:	4903      	ldr	r1, [pc, #12]	@ (8014450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8014442:	5ccb      	ldrb	r3, [r1, r3]
 8014444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8014448:	4618      	mov	r0, r3
 801444a:	bd80      	pop	{r7, pc}
 801444c:	40023800 	.word	0x40023800
 8014450:	08017390 	.word	0x08017390

08014454 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8014454:	b580      	push	{r7, lr}
 8014456:	b082      	sub	sp, #8
 8014458:	af00      	add	r7, sp, #0
 801445a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	2b00      	cmp	r3, #0
 8014460:	d101      	bne.n	8014466 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8014462:	2301      	movs	r3, #1
 8014464:	e0ae      	b.n	80145c4 <HAL_UART_Init+0x170>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	699b      	ldr	r3, [r3, #24]
 801446a:	2b00      	cmp	r3, #0
 801446c:	d02c      	beq.n	80144c8 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	681b      	ldr	r3, [r3, #0]
 8014472:	4a56      	ldr	r2, [pc, #344]	@ (80145cc <HAL_UART_Init+0x178>)
 8014474:	4293      	cmp	r3, r2
 8014476:	d00e      	beq.n	8014496 <HAL_UART_Init+0x42>
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	681b      	ldr	r3, [r3, #0]
 801447c:	4a54      	ldr	r2, [pc, #336]	@ (80145d0 <HAL_UART_Init+0x17c>)
 801447e:	4293      	cmp	r3, r2
 8014480:	d009      	beq.n	8014496 <HAL_UART_Init+0x42>
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	681b      	ldr	r3, [r3, #0]
 8014486:	4a53      	ldr	r2, [pc, #332]	@ (80145d4 <HAL_UART_Init+0x180>)
 8014488:	4293      	cmp	r3, r2
 801448a:	d004      	beq.n	8014496 <HAL_UART_Init+0x42>
 801448c:	f240 1173 	movw	r1, #371	@ 0x173
 8014490:	4851      	ldr	r0, [pc, #324]	@ (80145d8 <HAL_UART_Init+0x184>)
 8014492:	f7fd fc0b 	bl	8011cac <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	699b      	ldr	r3, [r3, #24]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d028      	beq.n	80144f0 <HAL_UART_Init+0x9c>
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	699b      	ldr	r3, [r3, #24]
 80144a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80144a6:	d023      	beq.n	80144f0 <HAL_UART_Init+0x9c>
 80144a8:	687b      	ldr	r3, [r7, #4]
 80144aa:	699b      	ldr	r3, [r3, #24]
 80144ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80144b0:	d01e      	beq.n	80144f0 <HAL_UART_Init+0x9c>
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	699b      	ldr	r3, [r3, #24]
 80144b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80144ba:	d019      	beq.n	80144f0 <HAL_UART_Init+0x9c>
 80144bc:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 80144c0:	4845      	ldr	r0, [pc, #276]	@ (80145d8 <HAL_UART_Init+0x184>)
 80144c2:	f7fd fbf3 	bl	8011cac <assert_failed>
 80144c6:	e013      	b.n	80144f0 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	681b      	ldr	r3, [r3, #0]
 80144cc:	4a3f      	ldr	r2, [pc, #252]	@ (80145cc <HAL_UART_Init+0x178>)
 80144ce:	4293      	cmp	r3, r2
 80144d0:	d00e      	beq.n	80144f0 <HAL_UART_Init+0x9c>
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	681b      	ldr	r3, [r3, #0]
 80144d6:	4a3e      	ldr	r2, [pc, #248]	@ (80145d0 <HAL_UART_Init+0x17c>)
 80144d8:	4293      	cmp	r3, r2
 80144da:	d009      	beq.n	80144f0 <HAL_UART_Init+0x9c>
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	681b      	ldr	r3, [r3, #0]
 80144e0:	4a3c      	ldr	r2, [pc, #240]	@ (80145d4 <HAL_UART_Init+0x180>)
 80144e2:	4293      	cmp	r3, r2
 80144e4:	d004      	beq.n	80144f0 <HAL_UART_Init+0x9c>
 80144e6:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 80144ea:	483b      	ldr	r0, [pc, #236]	@ (80145d8 <HAL_UART_Init+0x184>)
 80144ec:	f7fd fbde 	bl	8011cac <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	689b      	ldr	r3, [r3, #8]
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d009      	beq.n	801450c <HAL_UART_Init+0xb8>
 80144f8:	687b      	ldr	r3, [r7, #4]
 80144fa:	689b      	ldr	r3, [r3, #8]
 80144fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014500:	d004      	beq.n	801450c <HAL_UART_Init+0xb8>
 8014502:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 8014506:	4834      	ldr	r0, [pc, #208]	@ (80145d8 <HAL_UART_Init+0x184>)
 8014508:	f7fd fbd0 	bl	8011cac <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	69db      	ldr	r3, [r3, #28]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d009      	beq.n	8014528 <HAL_UART_Init+0xd4>
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	69db      	ldr	r3, [r3, #28]
 8014518:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801451c:	d004      	beq.n	8014528 <HAL_UART_Init+0xd4>
 801451e:	f240 117b 	movw	r1, #379	@ 0x17b
 8014522:	482d      	ldr	r0, [pc, #180]	@ (80145d8 <HAL_UART_Init+0x184>)
 8014524:	f7fd fbc2 	bl	8011cac <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801452e:	b2db      	uxtb	r3, r3
 8014530:	2b00      	cmp	r3, #0
 8014532:	d111      	bne.n	8014558 <HAL_UART_Init+0x104>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	2200      	movs	r2, #0
 8014538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 801453c:	6878      	ldr	r0, [r7, #4]
 801453e:	f000 fd4f 	bl	8014fe0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014546:	2b00      	cmp	r3, #0
 8014548:	d102      	bne.n	8014550 <HAL_UART_Init+0xfc>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	4a23      	ldr	r2, [pc, #140]	@ (80145dc <HAL_UART_Init+0x188>)
 801454e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014554:	6878      	ldr	r0, [r7, #4]
 8014556:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	2224      	movs	r2, #36	@ 0x24
 801455c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	68da      	ldr	r2, [r3, #12]
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801456e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8014570:	6878      	ldr	r0, [r7, #4]
 8014572:	f000 ffb7 	bl	80154e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	681b      	ldr	r3, [r3, #0]
 801457a:	691a      	ldr	r2, [r3, #16]
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8014584:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	695a      	ldr	r2, [r3, #20]
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	681b      	ldr	r3, [r3, #0]
 8014590:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8014594:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	68da      	ldr	r2, [r3, #12]
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	681b      	ldr	r3, [r3, #0]
 80145a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80145a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	2200      	movs	r2, #0
 80145aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	2220      	movs	r2, #32
 80145b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	2220      	movs	r2, #32
 80145b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	2200      	movs	r2, #0
 80145c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80145c2:	2300      	movs	r3, #0
}
 80145c4:	4618      	mov	r0, r3
 80145c6:	3708      	adds	r7, #8
 80145c8:	46bd      	mov	sp, r7
 80145ca:	bd80      	pop	{r7, pc}
 80145cc:	40011000 	.word	0x40011000
 80145d0:	40004400 	.word	0x40004400
 80145d4:	40011400 	.word	0x40011400
 80145d8:	08017208 	.word	0x08017208
 80145dc:	080124b1 	.word	0x080124b1

080145e0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80145e0:	b580      	push	{r7, lr}
 80145e2:	b08a      	sub	sp, #40	@ 0x28
 80145e4:	af02      	add	r7, sp, #8
 80145e6:	60f8      	str	r0, [r7, #12]
 80145e8:	60b9      	str	r1, [r7, #8]
 80145ea:	603b      	str	r3, [r7, #0]
 80145ec:	4613      	mov	r3, r2
 80145ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80145f0:	2300      	movs	r3, #0
 80145f2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80145f4:	68fb      	ldr	r3, [r7, #12]
 80145f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80145fa:	b2db      	uxtb	r3, r3
 80145fc:	2b20      	cmp	r3, #32
 80145fe:	d175      	bne.n	80146ec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8014600:	68bb      	ldr	r3, [r7, #8]
 8014602:	2b00      	cmp	r3, #0
 8014604:	d002      	beq.n	801460c <HAL_UART_Transmit+0x2c>
 8014606:	88fb      	ldrh	r3, [r7, #6]
 8014608:	2b00      	cmp	r3, #0
 801460a:	d101      	bne.n	8014610 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 801460c:	2301      	movs	r3, #1
 801460e:	e06e      	b.n	80146ee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014610:	68fb      	ldr	r3, [r7, #12]
 8014612:	2200      	movs	r2, #0
 8014614:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8014616:	68fb      	ldr	r3, [r7, #12]
 8014618:	2221      	movs	r2, #33	@ 0x21
 801461a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801461e:	f7fe f8dd 	bl	80127dc <HAL_GetTick>
 8014622:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8014624:	68fb      	ldr	r3, [r7, #12]
 8014626:	88fa      	ldrh	r2, [r7, #6]
 8014628:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	88fa      	ldrh	r2, [r7, #6]
 801462e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	689b      	ldr	r3, [r3, #8]
 8014634:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014638:	d108      	bne.n	801464c <HAL_UART_Transmit+0x6c>
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	691b      	ldr	r3, [r3, #16]
 801463e:	2b00      	cmp	r3, #0
 8014640:	d104      	bne.n	801464c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8014642:	2300      	movs	r3, #0
 8014644:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8014646:	68bb      	ldr	r3, [r7, #8]
 8014648:	61bb      	str	r3, [r7, #24]
 801464a:	e003      	b.n	8014654 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 801464c:	68bb      	ldr	r3, [r7, #8]
 801464e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8014650:	2300      	movs	r3, #0
 8014652:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8014654:	e02e      	b.n	80146b4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014656:	683b      	ldr	r3, [r7, #0]
 8014658:	9300      	str	r3, [sp, #0]
 801465a:	697b      	ldr	r3, [r7, #20]
 801465c:	2200      	movs	r2, #0
 801465e:	2180      	movs	r1, #128	@ 0x80
 8014660:	68f8      	ldr	r0, [r7, #12]
 8014662:	f000 fcf5 	bl	8015050 <UART_WaitOnFlagUntilTimeout>
 8014666:	4603      	mov	r3, r0
 8014668:	2b00      	cmp	r3, #0
 801466a:	d005      	beq.n	8014678 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	2220      	movs	r2, #32
 8014670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8014674:	2303      	movs	r3, #3
 8014676:	e03a      	b.n	80146ee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8014678:	69fb      	ldr	r3, [r7, #28]
 801467a:	2b00      	cmp	r3, #0
 801467c:	d10b      	bne.n	8014696 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 801467e:	69bb      	ldr	r3, [r7, #24]
 8014680:	881b      	ldrh	r3, [r3, #0]
 8014682:	461a      	mov	r2, r3
 8014684:	68fb      	ldr	r3, [r7, #12]
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801468c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 801468e:	69bb      	ldr	r3, [r7, #24]
 8014690:	3302      	adds	r3, #2
 8014692:	61bb      	str	r3, [r7, #24]
 8014694:	e007      	b.n	80146a6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8014696:	69fb      	ldr	r3, [r7, #28]
 8014698:	781a      	ldrb	r2, [r3, #0]
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	681b      	ldr	r3, [r3, #0]
 801469e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80146a0:	69fb      	ldr	r3, [r7, #28]
 80146a2:	3301      	adds	r3, #1
 80146a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80146a6:	68fb      	ldr	r3, [r7, #12]
 80146a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80146aa:	b29b      	uxth	r3, r3
 80146ac:	3b01      	subs	r3, #1
 80146ae:	b29a      	uxth	r2, r3
 80146b0:	68fb      	ldr	r3, [r7, #12]
 80146b2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80146b4:	68fb      	ldr	r3, [r7, #12]
 80146b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80146b8:	b29b      	uxth	r3, r3
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d1cb      	bne.n	8014656 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80146be:	683b      	ldr	r3, [r7, #0]
 80146c0:	9300      	str	r3, [sp, #0]
 80146c2:	697b      	ldr	r3, [r7, #20]
 80146c4:	2200      	movs	r2, #0
 80146c6:	2140      	movs	r1, #64	@ 0x40
 80146c8:	68f8      	ldr	r0, [r7, #12]
 80146ca:	f000 fcc1 	bl	8015050 <UART_WaitOnFlagUntilTimeout>
 80146ce:	4603      	mov	r3, r0
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d005      	beq.n	80146e0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80146d4:	68fb      	ldr	r3, [r7, #12]
 80146d6:	2220      	movs	r2, #32
 80146d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80146dc:	2303      	movs	r3, #3
 80146de:	e006      	b.n	80146ee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80146e0:	68fb      	ldr	r3, [r7, #12]
 80146e2:	2220      	movs	r2, #32
 80146e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80146e8:	2300      	movs	r3, #0
 80146ea:	e000      	b.n	80146ee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80146ec:	2302      	movs	r3, #2
  }
}
 80146ee:	4618      	mov	r0, r3
 80146f0:	3720      	adds	r7, #32
 80146f2:	46bd      	mov	sp, r7
 80146f4:	bd80      	pop	{r7, pc}

080146f6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80146f6:	b580      	push	{r7, lr}
 80146f8:	b08a      	sub	sp, #40	@ 0x28
 80146fa:	af02      	add	r7, sp, #8
 80146fc:	60f8      	str	r0, [r7, #12]
 80146fe:	60b9      	str	r1, [r7, #8]
 8014700:	603b      	str	r3, [r7, #0]
 8014702:	4613      	mov	r3, r2
 8014704:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8014706:	2300      	movs	r3, #0
 8014708:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801470a:	68fb      	ldr	r3, [r7, #12]
 801470c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014710:	b2db      	uxtb	r3, r3
 8014712:	2b20      	cmp	r3, #32
 8014714:	f040 8081 	bne.w	801481a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8014718:	68bb      	ldr	r3, [r7, #8]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d002      	beq.n	8014724 <HAL_UART_Receive+0x2e>
 801471e:	88fb      	ldrh	r3, [r7, #6]
 8014720:	2b00      	cmp	r3, #0
 8014722:	d101      	bne.n	8014728 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8014724:	2301      	movs	r3, #1
 8014726:	e079      	b.n	801481c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014728:	68fb      	ldr	r3, [r7, #12]
 801472a:	2200      	movs	r2, #0
 801472c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801472e:	68fb      	ldr	r3, [r7, #12]
 8014730:	2222      	movs	r2, #34	@ 0x22
 8014732:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014736:	68fb      	ldr	r3, [r7, #12]
 8014738:	2200      	movs	r2, #0
 801473a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801473c:	f7fe f84e 	bl	80127dc <HAL_GetTick>
 8014740:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	88fa      	ldrh	r2, [r7, #6]
 8014746:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8014748:	68fb      	ldr	r3, [r7, #12]
 801474a:	88fa      	ldrh	r2, [r7, #6]
 801474c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801474e:	68fb      	ldr	r3, [r7, #12]
 8014750:	689b      	ldr	r3, [r3, #8]
 8014752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014756:	d108      	bne.n	801476a <HAL_UART_Receive+0x74>
 8014758:	68fb      	ldr	r3, [r7, #12]
 801475a:	691b      	ldr	r3, [r3, #16]
 801475c:	2b00      	cmp	r3, #0
 801475e:	d104      	bne.n	801476a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8014760:	2300      	movs	r3, #0
 8014762:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8014764:	68bb      	ldr	r3, [r7, #8]
 8014766:	61bb      	str	r3, [r7, #24]
 8014768:	e003      	b.n	8014772 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 801476a:	68bb      	ldr	r3, [r7, #8]
 801476c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801476e:	2300      	movs	r3, #0
 8014770:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8014772:	e047      	b.n	8014804 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8014774:	683b      	ldr	r3, [r7, #0]
 8014776:	9300      	str	r3, [sp, #0]
 8014778:	697b      	ldr	r3, [r7, #20]
 801477a:	2200      	movs	r2, #0
 801477c:	2120      	movs	r1, #32
 801477e:	68f8      	ldr	r0, [r7, #12]
 8014780:	f000 fc66 	bl	8015050 <UART_WaitOnFlagUntilTimeout>
 8014784:	4603      	mov	r3, r0
 8014786:	2b00      	cmp	r3, #0
 8014788:	d005      	beq.n	8014796 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	2220      	movs	r2, #32
 801478e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8014792:	2303      	movs	r3, #3
 8014794:	e042      	b.n	801481c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8014796:	69fb      	ldr	r3, [r7, #28]
 8014798:	2b00      	cmp	r3, #0
 801479a:	d10c      	bne.n	80147b6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 801479c:	68fb      	ldr	r3, [r7, #12]
 801479e:	681b      	ldr	r3, [r3, #0]
 80147a0:	685b      	ldr	r3, [r3, #4]
 80147a2:	b29b      	uxth	r3, r3
 80147a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80147a8:	b29a      	uxth	r2, r3
 80147aa:	69bb      	ldr	r3, [r7, #24]
 80147ac:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80147ae:	69bb      	ldr	r3, [r7, #24]
 80147b0:	3302      	adds	r3, #2
 80147b2:	61bb      	str	r3, [r7, #24]
 80147b4:	e01f      	b.n	80147f6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	689b      	ldr	r3, [r3, #8]
 80147ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80147be:	d007      	beq.n	80147d0 <HAL_UART_Receive+0xda>
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	689b      	ldr	r3, [r3, #8]
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d10a      	bne.n	80147de <HAL_UART_Receive+0xe8>
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	691b      	ldr	r3, [r3, #16]
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	d106      	bne.n	80147de <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80147d0:	68fb      	ldr	r3, [r7, #12]
 80147d2:	681b      	ldr	r3, [r3, #0]
 80147d4:	685b      	ldr	r3, [r3, #4]
 80147d6:	b2da      	uxtb	r2, r3
 80147d8:	69fb      	ldr	r3, [r7, #28]
 80147da:	701a      	strb	r2, [r3, #0]
 80147dc:	e008      	b.n	80147f0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80147de:	68fb      	ldr	r3, [r7, #12]
 80147e0:	681b      	ldr	r3, [r3, #0]
 80147e2:	685b      	ldr	r3, [r3, #4]
 80147e4:	b2db      	uxtb	r3, r3
 80147e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80147ea:	b2da      	uxtb	r2, r3
 80147ec:	69fb      	ldr	r3, [r7, #28]
 80147ee:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80147f0:	69fb      	ldr	r3, [r7, #28]
 80147f2:	3301      	adds	r3, #1
 80147f4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80147fa:	b29b      	uxth	r3, r3
 80147fc:	3b01      	subs	r3, #1
 80147fe:	b29a      	uxth	r2, r3
 8014800:	68fb      	ldr	r3, [r7, #12]
 8014802:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8014808:	b29b      	uxth	r3, r3
 801480a:	2b00      	cmp	r3, #0
 801480c:	d1b2      	bne.n	8014774 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801480e:	68fb      	ldr	r3, [r7, #12]
 8014810:	2220      	movs	r2, #32
 8014812:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8014816:	2300      	movs	r3, #0
 8014818:	e000      	b.n	801481c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 801481a:	2302      	movs	r3, #2
  }
}
 801481c:	4618      	mov	r0, r3
 801481e:	3720      	adds	r7, #32
 8014820:	46bd      	mov	sp, r7
 8014822:	bd80      	pop	{r7, pc}

08014824 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014824:	b580      	push	{r7, lr}
 8014826:	b084      	sub	sp, #16
 8014828:	af00      	add	r7, sp, #0
 801482a:	60f8      	str	r0, [r7, #12]
 801482c:	60b9      	str	r1, [r7, #8]
 801482e:	4613      	mov	r3, r2
 8014830:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8014832:	68fb      	ldr	r3, [r7, #12]
 8014834:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014838:	b2db      	uxtb	r3, r3
 801483a:	2b20      	cmp	r3, #32
 801483c:	d112      	bne.n	8014864 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 801483e:	68bb      	ldr	r3, [r7, #8]
 8014840:	2b00      	cmp	r3, #0
 8014842:	d002      	beq.n	801484a <HAL_UART_Receive_IT+0x26>
 8014844:	88fb      	ldrh	r3, [r7, #6]
 8014846:	2b00      	cmp	r3, #0
 8014848:	d101      	bne.n	801484e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 801484a:	2301      	movs	r3, #1
 801484c:	e00b      	b.n	8014866 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	2200      	movs	r2, #0
 8014852:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8014854:	88fb      	ldrh	r3, [r7, #6]
 8014856:	461a      	mov	r2, r3
 8014858:	68b9      	ldr	r1, [r7, #8]
 801485a:	68f8      	ldr	r0, [r7, #12]
 801485c:	f000 fc51 	bl	8015102 <UART_Start_Receive_IT>
 8014860:	4603      	mov	r3, r0
 8014862:	e000      	b.n	8014866 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8014864:	2302      	movs	r3, #2
  }
}
 8014866:	4618      	mov	r0, r3
 8014868:	3710      	adds	r7, #16
 801486a:	46bd      	mov	sp, r7
 801486c:	bd80      	pop	{r7, pc}
	...

08014870 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8014870:	b580      	push	{r7, lr}
 8014872:	b09a      	sub	sp, #104	@ 0x68
 8014874:	af00      	add	r7, sp, #0
 8014876:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	330c      	adds	r3, #12
 801487e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014880:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014882:	e853 3f00 	ldrex	r3, [r3]
 8014886:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8014888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801488a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801488e:	667b      	str	r3, [r7, #100]	@ 0x64
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	681b      	ldr	r3, [r3, #0]
 8014894:	330c      	adds	r3, #12
 8014896:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014898:	657a      	str	r2, [r7, #84]	@ 0x54
 801489a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801489c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801489e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80148a0:	e841 2300 	strex	r3, r2, [r1]
 80148a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80148a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d1e5      	bne.n	8014878 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	3314      	adds	r3, #20
 80148b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80148b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80148b6:	e853 3f00 	ldrex	r3, [r3]
 80148ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80148bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148be:	f023 0301 	bic.w	r3, r3, #1
 80148c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	681b      	ldr	r3, [r3, #0]
 80148c8:	3314      	adds	r3, #20
 80148ca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80148cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80148ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80148d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80148d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80148d4:	e841 2300 	strex	r3, r2, [r1]
 80148d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80148da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148dc:	2b00      	cmp	r3, #0
 80148de:	d1e5      	bne.n	80148ac <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80148e4:	2b01      	cmp	r3, #1
 80148e6:	d119      	bne.n	801491c <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	681b      	ldr	r3, [r3, #0]
 80148ec:	330c      	adds	r3, #12
 80148ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80148f0:	6a3b      	ldr	r3, [r7, #32]
 80148f2:	e853 3f00 	ldrex	r3, [r3]
 80148f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80148f8:	69fb      	ldr	r3, [r7, #28]
 80148fa:	f023 0310 	bic.w	r3, r3, #16
 80148fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	681b      	ldr	r3, [r3, #0]
 8014904:	330c      	adds	r3, #12
 8014906:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014908:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801490a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801490c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801490e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014910:	e841 2300 	strex	r3, r2, [r1]
 8014914:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014918:	2b00      	cmp	r3, #0
 801491a:	d1e5      	bne.n	80148e8 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	695b      	ldr	r3, [r3, #20]
 8014922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014926:	2b40      	cmp	r3, #64	@ 0x40
 8014928:	d140      	bne.n	80149ac <HAL_UART_AbortReceive_IT+0x13c>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	681b      	ldr	r3, [r3, #0]
 801492e:	3314      	adds	r3, #20
 8014930:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014932:	68fb      	ldr	r3, [r7, #12]
 8014934:	e853 3f00 	ldrex	r3, [r3]
 8014938:	60bb      	str	r3, [r7, #8]
   return(result);
 801493a:	68bb      	ldr	r3, [r7, #8]
 801493c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014940:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	681b      	ldr	r3, [r3, #0]
 8014946:	3314      	adds	r3, #20
 8014948:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801494a:	61ba      	str	r2, [r7, #24]
 801494c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801494e:	6979      	ldr	r1, [r7, #20]
 8014950:	69ba      	ldr	r2, [r7, #24]
 8014952:	e841 2300 	strex	r3, r2, [r1]
 8014956:	613b      	str	r3, [r7, #16]
   return(result);
 8014958:	693b      	ldr	r3, [r7, #16]
 801495a:	2b00      	cmp	r3, #0
 801495c:	d1e5      	bne.n	801492a <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 801495e:	687b      	ldr	r3, [r7, #4]
 8014960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014962:	2b00      	cmp	r3, #0
 8014964:	d013      	beq.n	801498e <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8014966:	687b      	ldr	r3, [r7, #4]
 8014968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801496a:	4a1a      	ldr	r2, [pc, #104]	@ (80149d4 <HAL_UART_AbortReceive_IT+0x164>)
 801496c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014972:	4618      	mov	r0, r3
 8014974:	f7fe f912 	bl	8012b9c <HAL_DMA_Abort_IT>
 8014978:	4603      	mov	r3, r0
 801497a:	2b00      	cmp	r3, #0
 801497c:	d024      	beq.n	80149c8 <HAL_UART_AbortReceive_IT+0x158>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014982:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014984:	687a      	ldr	r2, [r7, #4]
 8014986:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8014988:	4610      	mov	r0, r2
 801498a:	4798      	blx	r3
 801498c:	e01c      	b.n	80149c8 <HAL_UART_AbortReceive_IT+0x158>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	2200      	movs	r2, #0
 8014992:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	2220      	movs	r2, #32
 8014998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	2200      	movs	r2, #0
 80149a0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80149a6:	6878      	ldr	r0, [r7, #4]
 80149a8:	4798      	blx	r3
 80149aa:	e00d      	b.n	80149c8 <HAL_UART_AbortReceive_IT+0x158>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	2200      	movs	r2, #0
 80149b0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	2220      	movs	r2, #32
 80149b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	2200      	movs	r2, #0
 80149be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80149c4:	6878      	ldr	r0, [r7, #4]
 80149c6:	4798      	blx	r3
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80149c8:	2300      	movs	r3, #0
}
 80149ca:	4618      	mov	r0, r3
 80149cc:	3768      	adds	r7, #104	@ 0x68
 80149ce:	46bd      	mov	sp, r7
 80149d0:	bd80      	pop	{r7, pc}
 80149d2:	bf00      	nop
 80149d4:	08015261 	.word	0x08015261

080149d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80149d8:	b580      	push	{r7, lr}
 80149da:	b0ba      	sub	sp, #232	@ 0xe8
 80149dc:	af00      	add	r7, sp, #0
 80149de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80149e0:	687b      	ldr	r3, [r7, #4]
 80149e2:	681b      	ldr	r3, [r3, #0]
 80149e4:	681b      	ldr	r3, [r3, #0]
 80149e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	681b      	ldr	r3, [r3, #0]
 80149ee:	68db      	ldr	r3, [r3, #12]
 80149f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	681b      	ldr	r3, [r3, #0]
 80149f8:	695b      	ldr	r3, [r3, #20]
 80149fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80149fe:	2300      	movs	r3, #0
 8014a00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8014a04:	2300      	movs	r3, #0
 8014a06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8014a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014a0e:	f003 030f 	and.w	r3, r3, #15
 8014a12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8014a16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	d10f      	bne.n	8014a3e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8014a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014a22:	f003 0320 	and.w	r3, r3, #32
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d009      	beq.n	8014a3e <HAL_UART_IRQHandler+0x66>
 8014a2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014a2e:	f003 0320 	and.w	r3, r3, #32
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d003      	beq.n	8014a3e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8014a36:	6878      	ldr	r0, [r7, #4]
 8014a38:	f000 fc94 	bl	8015364 <UART_Receive_IT>
      return;
 8014a3c:	e27a      	b.n	8014f34 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8014a3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8014a42:	2b00      	cmp	r3, #0
 8014a44:	f000 80e1 	beq.w	8014c0a <HAL_UART_IRQHandler+0x232>
 8014a48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8014a4c:	f003 0301 	and.w	r3, r3, #1
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d106      	bne.n	8014a62 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8014a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014a58:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	f000 80d4 	beq.w	8014c0a <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8014a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014a66:	f003 0301 	and.w	r3, r3, #1
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d00b      	beq.n	8014a86 <HAL_UART_IRQHandler+0xae>
 8014a6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014a72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	d005      	beq.n	8014a86 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014a7e:	f043 0201 	orr.w	r2, r3, #1
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8014a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014a8a:	f003 0304 	and.w	r3, r3, #4
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d00b      	beq.n	8014aaa <HAL_UART_IRQHandler+0xd2>
 8014a92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8014a96:	f003 0301 	and.w	r3, r3, #1
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d005      	beq.n	8014aaa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014aa2:	f043 0202 	orr.w	r2, r3, #2
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8014aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014aae:	f003 0302 	and.w	r3, r3, #2
 8014ab2:	2b00      	cmp	r3, #0
 8014ab4:	d00b      	beq.n	8014ace <HAL_UART_IRQHandler+0xf6>
 8014ab6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8014aba:	f003 0301 	and.w	r3, r3, #1
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	d005      	beq.n	8014ace <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014ac6:	f043 0204 	orr.w	r2, r3, #4
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8014ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014ad2:	f003 0308 	and.w	r3, r3, #8
 8014ad6:	2b00      	cmp	r3, #0
 8014ad8:	d011      	beq.n	8014afe <HAL_UART_IRQHandler+0x126>
 8014ada:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014ade:	f003 0320 	and.w	r3, r3, #32
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	d105      	bne.n	8014af2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8014ae6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8014aea:	f003 0301 	and.w	r3, r3, #1
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d005      	beq.n	8014afe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014af6:	f043 0208 	orr.w	r2, r3, #8
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	f000 8211 	beq.w	8014f2a <HAL_UART_IRQHandler+0x552>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8014b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014b0c:	f003 0320 	and.w	r3, r3, #32
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	d008      	beq.n	8014b26 <HAL_UART_IRQHandler+0x14e>
 8014b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014b18:	f003 0320 	and.w	r3, r3, #32
 8014b1c:	2b00      	cmp	r3, #0
 8014b1e:	d002      	beq.n	8014b26 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8014b20:	6878      	ldr	r0, [r7, #4]
 8014b22:	f000 fc1f 	bl	8015364 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	681b      	ldr	r3, [r3, #0]
 8014b2a:	695b      	ldr	r3, [r3, #20]
 8014b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014b30:	2b40      	cmp	r3, #64	@ 0x40
 8014b32:	bf0c      	ite	eq
 8014b34:	2301      	moveq	r3, #1
 8014b36:	2300      	movne	r3, #0
 8014b38:	b2db      	uxtb	r3, r3
 8014b3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014b42:	f003 0308 	and.w	r3, r3, #8
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d103      	bne.n	8014b52 <HAL_UART_IRQHandler+0x17a>
 8014b4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d051      	beq.n	8014bf6 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8014b52:	6878      	ldr	r0, [r7, #4]
 8014b54:	f000 fb0f 	bl	8015176 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	695b      	ldr	r3, [r3, #20]
 8014b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014b62:	2b40      	cmp	r3, #64	@ 0x40
 8014b64:	d142      	bne.n	8014bec <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	681b      	ldr	r3, [r3, #0]
 8014b6a:	3314      	adds	r3, #20
 8014b6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014b70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8014b74:	e853 3f00 	ldrex	r3, [r3]
 8014b78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8014b7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8014b80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014b84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	681b      	ldr	r3, [r3, #0]
 8014b8c:	3314      	adds	r3, #20
 8014b8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8014b92:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8014b96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014b9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8014b9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8014ba2:	e841 2300 	strex	r3, r2, [r1]
 8014ba6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8014baa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d1d9      	bne.n	8014b66 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	d013      	beq.n	8014be2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bbe:	4a8d      	ldr	r2, [pc, #564]	@ (8014df4 <HAL_UART_IRQHandler+0x41c>)
 8014bc0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bc6:	4618      	mov	r0, r3
 8014bc8:	f7fd ffe8 	bl	8012b9c <HAL_DMA_Abort_IT>
 8014bcc:	4603      	mov	r3, r0
 8014bce:	2b00      	cmp	r3, #0
 8014bd0:	d019      	beq.n	8014c06 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014bd8:	687a      	ldr	r2, [r7, #4]
 8014bda:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8014bdc:	4610      	mov	r0, r2
 8014bde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014be0:	e011      	b.n	8014c06 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014be6:	6878      	ldr	r0, [r7, #4]
 8014be8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014bea:	e00c      	b.n	8014c06 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014bf0:	6878      	ldr	r0, [r7, #4]
 8014bf2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014bf4:	e007      	b.n	8014c06 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014bfa:	6878      	ldr	r0, [r7, #4]
 8014bfc:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	2200      	movs	r2, #0
 8014c02:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8014c04:	e191      	b.n	8014f2a <HAL_UART_IRQHandler+0x552>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014c06:	bf00      	nop
    return;
 8014c08:	e18f      	b.n	8014f2a <HAL_UART_IRQHandler+0x552>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014c0e:	2b01      	cmp	r3, #1
 8014c10:	f040 816b 	bne.w	8014eea <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8014c14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014c18:	f003 0310 	and.w	r3, r3, #16
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	f000 8164 	beq.w	8014eea <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8014c22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014c26:	f003 0310 	and.w	r3, r3, #16
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	f000 815d 	beq.w	8014eea <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8014c30:	2300      	movs	r3, #0
 8014c32:	60bb      	str	r3, [r7, #8]
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	681b      	ldr	r3, [r3, #0]
 8014c3a:	60bb      	str	r3, [r7, #8]
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	681b      	ldr	r3, [r3, #0]
 8014c40:	685b      	ldr	r3, [r3, #4]
 8014c42:	60bb      	str	r3, [r7, #8]
 8014c44:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	681b      	ldr	r3, [r3, #0]
 8014c4a:	695b      	ldr	r3, [r3, #20]
 8014c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014c50:	2b40      	cmp	r3, #64	@ 0x40
 8014c52:	f040 80d1 	bne.w	8014df8 <HAL_UART_IRQHandler+0x420>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014c5a:	681b      	ldr	r3, [r3, #0]
 8014c5c:	685b      	ldr	r3, [r3, #4]
 8014c5e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8014c62:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	f000 80aa 	beq.w	8014dc0 <HAL_UART_IRQHandler+0x3e8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8014c70:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8014c74:	429a      	cmp	r2, r3
 8014c76:	f080 80a3 	bcs.w	8014dc0 <HAL_UART_IRQHandler+0x3e8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8014c80:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014c86:	69db      	ldr	r3, [r3, #28]
 8014c88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014c8c:	f000 8088 	beq.w	8014da0 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	681b      	ldr	r3, [r3, #0]
 8014c94:	330c      	adds	r3, #12
 8014c96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c9a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8014c9e:	e853 3f00 	ldrex	r3, [r3]
 8014ca2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8014ca6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8014caa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014cae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	681b      	ldr	r3, [r3, #0]
 8014cb6:	330c      	adds	r3, #12
 8014cb8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8014cbc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8014cc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014cc4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8014cc8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8014ccc:	e841 2300 	strex	r3, r2, [r1]
 8014cd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8014cd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d1d9      	bne.n	8014c90 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	3314      	adds	r3, #20
 8014ce2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014ce4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014ce6:	e853 3f00 	ldrex	r3, [r3]
 8014cea:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8014cec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014cee:	f023 0301 	bic.w	r3, r3, #1
 8014cf2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	681b      	ldr	r3, [r3, #0]
 8014cfa:	3314      	adds	r3, #20
 8014cfc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8014d00:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8014d04:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d06:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8014d08:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8014d0c:	e841 2300 	strex	r3, r2, [r1]
 8014d10:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8014d12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8014d14:	2b00      	cmp	r3, #0
 8014d16:	d1e1      	bne.n	8014cdc <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	681b      	ldr	r3, [r3, #0]
 8014d1c:	3314      	adds	r3, #20
 8014d1e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014d22:	e853 3f00 	ldrex	r3, [r3]
 8014d26:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8014d28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014d2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014d2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	681b      	ldr	r3, [r3, #0]
 8014d36:	3314      	adds	r3, #20
 8014d38:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8014d3c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8014d3e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d40:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8014d42:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8014d44:	e841 2300 	strex	r3, r2, [r1]
 8014d48:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8014d4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d1e3      	bne.n	8014d18 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	2220      	movs	r2, #32
 8014d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	2200      	movs	r2, #0
 8014d5c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	681b      	ldr	r3, [r3, #0]
 8014d62:	330c      	adds	r3, #12
 8014d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014d68:	e853 3f00 	ldrex	r3, [r3]
 8014d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8014d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014d70:	f023 0310 	bic.w	r3, r3, #16
 8014d74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	681b      	ldr	r3, [r3, #0]
 8014d7c:	330c      	adds	r3, #12
 8014d7e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8014d82:	65ba      	str	r2, [r7, #88]	@ 0x58
 8014d84:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014d88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014d8a:	e841 2300 	strex	r3, r2, [r1]
 8014d8e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014d90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d1e3      	bne.n	8014d5e <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	f7fd fe8e 	bl	8012abc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	2202      	movs	r2, #2
 8014da4:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014daa:	687a      	ldr	r2, [r7, #4]
 8014dac:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 8014dae:	687a      	ldr	r2, [r7, #4]
 8014db0:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8014db2:	b292      	uxth	r2, r2
 8014db4:	1a8a      	subs	r2, r1, r2
 8014db6:	b292      	uxth	r2, r2
 8014db8:	4611      	mov	r1, r2
 8014dba:	6878      	ldr	r0, [r7, #4]
 8014dbc:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8014dbe:	e0b6      	b.n	8014f2e <HAL_UART_IRQHandler+0x556>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8014dc0:	687b      	ldr	r3, [r7, #4]
 8014dc2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8014dc4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8014dc8:	429a      	cmp	r2, r3
 8014dca:	f040 80b0 	bne.w	8014f2e <HAL_UART_IRQHandler+0x556>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8014dce:	687b      	ldr	r3, [r7, #4]
 8014dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014dd2:	69db      	ldr	r3, [r3, #28]
 8014dd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014dd8:	f040 80a9 	bne.w	8014f2e <HAL_UART_IRQHandler+0x556>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014ddc:	687b      	ldr	r3, [r7, #4]
 8014dde:	2202      	movs	r2, #2
 8014de0:	635a      	str	r2, [r3, #52]	@ 0x34
            huart->RxEventCallback(huart, huart->RxXferSize);
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014de6:	687a      	ldr	r2, [r7, #4]
 8014de8:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8014dea:	4611      	mov	r1, r2
 8014dec:	6878      	ldr	r0, [r7, #4]
 8014dee:	4798      	blx	r3
      return;
 8014df0:	e09d      	b.n	8014f2e <HAL_UART_IRQHandler+0x556>
 8014df2:	bf00      	nop
 8014df4:	0801523d 	.word	0x0801523d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8014e00:	b29b      	uxth	r3, r3
 8014e02:	1ad3      	subs	r3, r2, r3
 8014e04:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8014e0c:	b29b      	uxth	r3, r3
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	f000 808f 	beq.w	8014f32 <HAL_UART_IRQHandler+0x55a>
          && (nb_rx_data > 0U))
 8014e14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	f000 808a 	beq.w	8014f32 <HAL_UART_IRQHandler+0x55a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	330c      	adds	r3, #12
 8014e24:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014e28:	e853 3f00 	ldrex	r3, [r3]
 8014e2c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014e30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014e34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	681b      	ldr	r3, [r3, #0]
 8014e3c:	330c      	adds	r3, #12
 8014e3e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8014e42:	647a      	str	r2, [r7, #68]	@ 0x44
 8014e44:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014e48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014e4a:	e841 2300 	strex	r3, r2, [r1]
 8014e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014e50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	d1e3      	bne.n	8014e1e <HAL_UART_IRQHandler+0x446>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	681b      	ldr	r3, [r3, #0]
 8014e5a:	3314      	adds	r3, #20
 8014e5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e60:	e853 3f00 	ldrex	r3, [r3]
 8014e64:	623b      	str	r3, [r7, #32]
   return(result);
 8014e66:	6a3b      	ldr	r3, [r7, #32]
 8014e68:	f023 0301 	bic.w	r3, r3, #1
 8014e6c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	681b      	ldr	r3, [r3, #0]
 8014e74:	3314      	adds	r3, #20
 8014e76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8014e7a:	633a      	str	r2, [r7, #48]	@ 0x30
 8014e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014e80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e82:	e841 2300 	strex	r3, r2, [r1]
 8014e86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	d1e3      	bne.n	8014e56 <HAL_UART_IRQHandler+0x47e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	2220      	movs	r2, #32
 8014e92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	2200      	movs	r2, #0
 8014e9a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	681b      	ldr	r3, [r3, #0]
 8014ea0:	330c      	adds	r3, #12
 8014ea2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014ea4:	693b      	ldr	r3, [r7, #16]
 8014ea6:	e853 3f00 	ldrex	r3, [r3]
 8014eaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8014eac:	68fb      	ldr	r3, [r7, #12]
 8014eae:	f023 0310 	bic.w	r3, r3, #16
 8014eb2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	681b      	ldr	r3, [r3, #0]
 8014eba:	330c      	adds	r3, #12
 8014ebc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8014ec0:	61fa      	str	r2, [r7, #28]
 8014ec2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ec4:	69b9      	ldr	r1, [r7, #24]
 8014ec6:	69fa      	ldr	r2, [r7, #28]
 8014ec8:	e841 2300 	strex	r3, r2, [r1]
 8014ecc:	617b      	str	r3, [r7, #20]
   return(result);
 8014ece:	697b      	ldr	r3, [r7, #20]
 8014ed0:	2b00      	cmp	r3, #0
 8014ed2:	d1e3      	bne.n	8014e9c <HAL_UART_IRQHandler+0x4c4>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	2202      	movs	r2, #2
 8014ed8:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014ede:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8014ee2:	4611      	mov	r1, r2
 8014ee4:	6878      	ldr	r0, [r7, #4]
 8014ee6:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8014ee8:	e023      	b.n	8014f32 <HAL_UART_IRQHandler+0x55a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8014eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014eee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014ef2:	2b00      	cmp	r3, #0
 8014ef4:	d009      	beq.n	8014f0a <HAL_UART_IRQHandler+0x532>
 8014ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014efe:	2b00      	cmp	r3, #0
 8014f00:	d003      	beq.n	8014f0a <HAL_UART_IRQHandler+0x532>
  {
    UART_Transmit_IT(huart);
 8014f02:	6878      	ldr	r0, [r7, #4]
 8014f04:	f000 f9c5 	bl	8015292 <UART_Transmit_IT>
    return;
 8014f08:	e014      	b.n	8014f34 <HAL_UART_IRQHandler+0x55c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8014f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8014f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	d00e      	beq.n	8014f34 <HAL_UART_IRQHandler+0x55c>
 8014f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8014f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	d008      	beq.n	8014f34 <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
 8014f22:	6878      	ldr	r0, [r7, #4]
 8014f24:	f000 fa05 	bl	8015332 <UART_EndTransmit_IT>
    return;
 8014f28:	e004      	b.n	8014f34 <HAL_UART_IRQHandler+0x55c>
    return;
 8014f2a:	bf00      	nop
 8014f2c:	e002      	b.n	8014f34 <HAL_UART_IRQHandler+0x55c>
      return;
 8014f2e:	bf00      	nop
 8014f30:	e000      	b.n	8014f34 <HAL_UART_IRQHandler+0x55c>
      return;
 8014f32:	bf00      	nop
  }
}
 8014f34:	37e8      	adds	r7, #232	@ 0xe8
 8014f36:	46bd      	mov	sp, r7
 8014f38:	bd80      	pop	{r7, pc}
 8014f3a:	bf00      	nop

08014f3c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8014f3c:	b480      	push	{r7}
 8014f3e:	b083      	sub	sp, #12
 8014f40:	af00      	add	r7, sp, #0
 8014f42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8014f44:	bf00      	nop
 8014f46:	370c      	adds	r7, #12
 8014f48:	46bd      	mov	sp, r7
 8014f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f4e:	4770      	bx	lr

08014f50 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8014f50:	b480      	push	{r7}
 8014f52:	b083      	sub	sp, #12
 8014f54:	af00      	add	r7, sp, #0
 8014f56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8014f58:	bf00      	nop
 8014f5a:	370c      	adds	r7, #12
 8014f5c:	46bd      	mov	sp, r7
 8014f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f62:	4770      	bx	lr

08014f64 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8014f64:	b480      	push	{r7}
 8014f66:	b083      	sub	sp, #12
 8014f68:	af00      	add	r7, sp, #0
 8014f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8014f6c:	bf00      	nop
 8014f6e:	370c      	adds	r7, #12
 8014f70:	46bd      	mov	sp, r7
 8014f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f76:	4770      	bx	lr

08014f78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8014f78:	b480      	push	{r7}
 8014f7a:	b083      	sub	sp, #12
 8014f7c:	af00      	add	r7, sp, #0
 8014f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8014f80:	bf00      	nop
 8014f82:	370c      	adds	r7, #12
 8014f84:	46bd      	mov	sp, r7
 8014f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f8a:	4770      	bx	lr

08014f8c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8014f8c:	b480      	push	{r7}
 8014f8e:	b083      	sub	sp, #12
 8014f90:	af00      	add	r7, sp, #0
 8014f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8014f94:	bf00      	nop
 8014f96:	370c      	adds	r7, #12
 8014f98:	46bd      	mov	sp, r7
 8014f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f9e:	4770      	bx	lr

08014fa0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8014fa0:	b480      	push	{r7}
 8014fa2:	b083      	sub	sp, #12
 8014fa4:	af00      	add	r7, sp, #0
 8014fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8014fa8:	bf00      	nop
 8014faa:	370c      	adds	r7, #12
 8014fac:	46bd      	mov	sp, r7
 8014fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fb2:	4770      	bx	lr

08014fb4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8014fb4:	b480      	push	{r7}
 8014fb6:	b083      	sub	sp, #12
 8014fb8:	af00      	add	r7, sp, #0
 8014fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8014fbc:	bf00      	nop
 8014fbe:	370c      	adds	r7, #12
 8014fc0:	46bd      	mov	sp, r7
 8014fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fc6:	4770      	bx	lr

08014fc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8014fc8:	b480      	push	{r7}
 8014fca:	b083      	sub	sp, #12
 8014fcc:	af00      	add	r7, sp, #0
 8014fce:	6078      	str	r0, [r7, #4]
 8014fd0:	460b      	mov	r3, r1
 8014fd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8014fd4:	bf00      	nop
 8014fd6:	370c      	adds	r7, #12
 8014fd8:	46bd      	mov	sp, r7
 8014fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fde:	4770      	bx	lr

08014fe0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8014fe0:	b480      	push	{r7}
 8014fe2:	b083      	sub	sp, #12
 8014fe4:	af00      	add	r7, sp, #0
 8014fe6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	4a10      	ldr	r2, [pc, #64]	@ (801502c <UART_InitCallbacksToDefault+0x4c>)
 8014fec:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	4a0f      	ldr	r2, [pc, #60]	@ (8015030 <UART_InitCallbacksToDefault+0x50>)
 8014ff2:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	4a0f      	ldr	r2, [pc, #60]	@ (8015034 <UART_InitCallbacksToDefault+0x54>)
 8014ff8:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	4a0e      	ldr	r2, [pc, #56]	@ (8015038 <UART_InitCallbacksToDefault+0x58>)
 8014ffe:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	4a0e      	ldr	r2, [pc, #56]	@ (801503c <UART_InitCallbacksToDefault+0x5c>)
 8015004:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	4a0d      	ldr	r2, [pc, #52]	@ (8015040 <UART_InitCallbacksToDefault+0x60>)
 801500a:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	4a0d      	ldr	r2, [pc, #52]	@ (8015044 <UART_InitCallbacksToDefault+0x64>)
 8015010:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8015012:	687b      	ldr	r3, [r7, #4]
 8015014:	4a0c      	ldr	r2, [pc, #48]	@ (8015048 <UART_InitCallbacksToDefault+0x68>)
 8015016:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	4a0c      	ldr	r2, [pc, #48]	@ (801504c <UART_InitCallbacksToDefault+0x6c>)
 801501c:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 801501e:	bf00      	nop
 8015020:	370c      	adds	r7, #12
 8015022:	46bd      	mov	sp, r7
 8015024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015028:	4770      	bx	lr
 801502a:	bf00      	nop
 801502c:	08014f51 	.word	0x08014f51
 8015030:	08014f3d 	.word	0x08014f3d
 8015034:	08014f65 	.word	0x08014f65
 8015038:	08011359 	.word	0x08011359
 801503c:	08014f79 	.word	0x08014f79
 8015040:	08014f8d 	.word	0x08014f8d
 8015044:	08014fa1 	.word	0x08014fa1
 8015048:	08014fb5 	.word	0x08014fb5
 801504c:	08014fc9 	.word	0x08014fc9

08015050 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8015050:	b580      	push	{r7, lr}
 8015052:	b086      	sub	sp, #24
 8015054:	af00      	add	r7, sp, #0
 8015056:	60f8      	str	r0, [r7, #12]
 8015058:	60b9      	str	r1, [r7, #8]
 801505a:	603b      	str	r3, [r7, #0]
 801505c:	4613      	mov	r3, r2
 801505e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015060:	e03b      	b.n	80150da <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015062:	6a3b      	ldr	r3, [r7, #32]
 8015064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015068:	d037      	beq.n	80150da <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801506a:	f7fd fbb7 	bl	80127dc <HAL_GetTick>
 801506e:	4602      	mov	r2, r0
 8015070:	683b      	ldr	r3, [r7, #0]
 8015072:	1ad3      	subs	r3, r2, r3
 8015074:	6a3a      	ldr	r2, [r7, #32]
 8015076:	429a      	cmp	r2, r3
 8015078:	d302      	bcc.n	8015080 <UART_WaitOnFlagUntilTimeout+0x30>
 801507a:	6a3b      	ldr	r3, [r7, #32]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d101      	bne.n	8015084 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8015080:	2303      	movs	r3, #3
 8015082:	e03a      	b.n	80150fa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8015084:	68fb      	ldr	r3, [r7, #12]
 8015086:	681b      	ldr	r3, [r3, #0]
 8015088:	68db      	ldr	r3, [r3, #12]
 801508a:	f003 0304 	and.w	r3, r3, #4
 801508e:	2b00      	cmp	r3, #0
 8015090:	d023      	beq.n	80150da <UART_WaitOnFlagUntilTimeout+0x8a>
 8015092:	68bb      	ldr	r3, [r7, #8]
 8015094:	2b80      	cmp	r3, #128	@ 0x80
 8015096:	d020      	beq.n	80150da <UART_WaitOnFlagUntilTimeout+0x8a>
 8015098:	68bb      	ldr	r3, [r7, #8]
 801509a:	2b40      	cmp	r3, #64	@ 0x40
 801509c:	d01d      	beq.n	80150da <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801509e:	68fb      	ldr	r3, [r7, #12]
 80150a0:	681b      	ldr	r3, [r3, #0]
 80150a2:	681b      	ldr	r3, [r3, #0]
 80150a4:	f003 0308 	and.w	r3, r3, #8
 80150a8:	2b08      	cmp	r3, #8
 80150aa:	d116      	bne.n	80150da <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80150ac:	2300      	movs	r3, #0
 80150ae:	617b      	str	r3, [r7, #20]
 80150b0:	68fb      	ldr	r3, [r7, #12]
 80150b2:	681b      	ldr	r3, [r3, #0]
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	617b      	str	r3, [r7, #20]
 80150b8:	68fb      	ldr	r3, [r7, #12]
 80150ba:	681b      	ldr	r3, [r3, #0]
 80150bc:	685b      	ldr	r3, [r3, #4]
 80150be:	617b      	str	r3, [r7, #20]
 80150c0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80150c2:	68f8      	ldr	r0, [r7, #12]
 80150c4:	f000 f857 	bl	8015176 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80150c8:	68fb      	ldr	r3, [r7, #12]
 80150ca:	2208      	movs	r2, #8
 80150cc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80150ce:	68fb      	ldr	r3, [r7, #12]
 80150d0:	2200      	movs	r2, #0
 80150d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80150d6:	2301      	movs	r3, #1
 80150d8:	e00f      	b.n	80150fa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80150da:	68fb      	ldr	r3, [r7, #12]
 80150dc:	681b      	ldr	r3, [r3, #0]
 80150de:	681a      	ldr	r2, [r3, #0]
 80150e0:	68bb      	ldr	r3, [r7, #8]
 80150e2:	4013      	ands	r3, r2
 80150e4:	68ba      	ldr	r2, [r7, #8]
 80150e6:	429a      	cmp	r2, r3
 80150e8:	bf0c      	ite	eq
 80150ea:	2301      	moveq	r3, #1
 80150ec:	2300      	movne	r3, #0
 80150ee:	b2db      	uxtb	r3, r3
 80150f0:	461a      	mov	r2, r3
 80150f2:	79fb      	ldrb	r3, [r7, #7]
 80150f4:	429a      	cmp	r2, r3
 80150f6:	d0b4      	beq.n	8015062 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80150f8:	2300      	movs	r3, #0
}
 80150fa:	4618      	mov	r0, r3
 80150fc:	3718      	adds	r7, #24
 80150fe:	46bd      	mov	sp, r7
 8015100:	bd80      	pop	{r7, pc}

08015102 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015102:	b480      	push	{r7}
 8015104:	b085      	sub	sp, #20
 8015106:	af00      	add	r7, sp, #0
 8015108:	60f8      	str	r0, [r7, #12]
 801510a:	60b9      	str	r1, [r7, #8]
 801510c:	4613      	mov	r3, r2
 801510e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8015110:	68fb      	ldr	r3, [r7, #12]
 8015112:	68ba      	ldr	r2, [r7, #8]
 8015114:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8015116:	68fb      	ldr	r3, [r7, #12]
 8015118:	88fa      	ldrh	r2, [r7, #6]
 801511a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 801511c:	68fb      	ldr	r3, [r7, #12]
 801511e:	88fa      	ldrh	r2, [r7, #6]
 8015120:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015122:	68fb      	ldr	r3, [r7, #12]
 8015124:	2200      	movs	r2, #0
 8015126:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8015128:	68fb      	ldr	r3, [r7, #12]
 801512a:	2222      	movs	r2, #34	@ 0x22
 801512c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	691b      	ldr	r3, [r3, #16]
 8015134:	2b00      	cmp	r3, #0
 8015136:	d007      	beq.n	8015148 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8015138:	68fb      	ldr	r3, [r7, #12]
 801513a:	681b      	ldr	r3, [r3, #0]
 801513c:	68da      	ldr	r2, [r3, #12]
 801513e:	68fb      	ldr	r3, [r7, #12]
 8015140:	681b      	ldr	r3, [r3, #0]
 8015142:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8015146:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	681b      	ldr	r3, [r3, #0]
 801514c:	695a      	ldr	r2, [r3, #20]
 801514e:	68fb      	ldr	r3, [r7, #12]
 8015150:	681b      	ldr	r3, [r3, #0]
 8015152:	f042 0201 	orr.w	r2, r2, #1
 8015156:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8015158:	68fb      	ldr	r3, [r7, #12]
 801515a:	681b      	ldr	r3, [r3, #0]
 801515c:	68da      	ldr	r2, [r3, #12]
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	681b      	ldr	r3, [r3, #0]
 8015162:	f042 0220 	orr.w	r2, r2, #32
 8015166:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8015168:	2300      	movs	r3, #0
}
 801516a:	4618      	mov	r0, r3
 801516c:	3714      	adds	r7, #20
 801516e:	46bd      	mov	sp, r7
 8015170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015174:	4770      	bx	lr

08015176 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8015176:	b480      	push	{r7}
 8015178:	b095      	sub	sp, #84	@ 0x54
 801517a:	af00      	add	r7, sp, #0
 801517c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801517e:	687b      	ldr	r3, [r7, #4]
 8015180:	681b      	ldr	r3, [r3, #0]
 8015182:	330c      	adds	r3, #12
 8015184:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015188:	e853 3f00 	ldrex	r3, [r3]
 801518c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801518e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015190:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8015194:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8015196:	687b      	ldr	r3, [r7, #4]
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	330c      	adds	r3, #12
 801519c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801519e:	643a      	str	r2, [r7, #64]	@ 0x40
 80151a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80151a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80151a6:	e841 2300 	strex	r3, r2, [r1]
 80151aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80151ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80151ae:	2b00      	cmp	r3, #0
 80151b0:	d1e5      	bne.n	801517e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	681b      	ldr	r3, [r3, #0]
 80151b6:	3314      	adds	r3, #20
 80151b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151ba:	6a3b      	ldr	r3, [r7, #32]
 80151bc:	e853 3f00 	ldrex	r3, [r3]
 80151c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80151c2:	69fb      	ldr	r3, [r7, #28]
 80151c4:	f023 0301 	bic.w	r3, r3, #1
 80151c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	681b      	ldr	r3, [r3, #0]
 80151ce:	3314      	adds	r3, #20
 80151d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80151d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80151d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80151d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80151da:	e841 2300 	strex	r3, r2, [r1]
 80151de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80151e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151e2:	2b00      	cmp	r3, #0
 80151e4:	d1e5      	bne.n	80151b2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80151ea:	2b01      	cmp	r3, #1
 80151ec:	d119      	bne.n	8015222 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	681b      	ldr	r3, [r3, #0]
 80151f2:	330c      	adds	r3, #12
 80151f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151f6:	68fb      	ldr	r3, [r7, #12]
 80151f8:	e853 3f00 	ldrex	r3, [r3]
 80151fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80151fe:	68bb      	ldr	r3, [r7, #8]
 8015200:	f023 0310 	bic.w	r3, r3, #16
 8015204:	647b      	str	r3, [r7, #68]	@ 0x44
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	681b      	ldr	r3, [r3, #0]
 801520a:	330c      	adds	r3, #12
 801520c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801520e:	61ba      	str	r2, [r7, #24]
 8015210:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015212:	6979      	ldr	r1, [r7, #20]
 8015214:	69ba      	ldr	r2, [r7, #24]
 8015216:	e841 2300 	strex	r3, r2, [r1]
 801521a:	613b      	str	r3, [r7, #16]
   return(result);
 801521c:	693b      	ldr	r3, [r7, #16]
 801521e:	2b00      	cmp	r3, #0
 8015220:	d1e5      	bne.n	80151ee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	2220      	movs	r2, #32
 8015226:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	2200      	movs	r2, #0
 801522e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8015230:	bf00      	nop
 8015232:	3754      	adds	r7, #84	@ 0x54
 8015234:	46bd      	mov	sp, r7
 8015236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801523a:	4770      	bx	lr

0801523c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801523c:	b580      	push	{r7, lr}
 801523e:	b084      	sub	sp, #16
 8015240:	af00      	add	r7, sp, #0
 8015242:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015248:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	2200      	movs	r2, #0
 801524e:	85da      	strh	r2, [r3, #46]	@ 0x2e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8015250:	68fb      	ldr	r3, [r7, #12]
 8015252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015254:	68f8      	ldr	r0, [r7, #12]
 8015256:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8015258:	bf00      	nop
 801525a:	3710      	adds	r7, #16
 801525c:	46bd      	mov	sp, r7
 801525e:	bd80      	pop	{r7, pc}

08015260 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8015260:	b580      	push	{r7, lr}
 8015262:	b084      	sub	sp, #16
 8015264:	af00      	add	r7, sp, #0
 8015266:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801526c:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 801526e:	68fb      	ldr	r3, [r7, #12]
 8015270:	2200      	movs	r2, #0
 8015272:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8015274:	68fb      	ldr	r3, [r7, #12]
 8015276:	2220      	movs	r2, #32
 8015278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	2200      	movs	r2, #0
 8015280:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Call user Abort complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
 8015282:	68fb      	ldr	r3, [r7, #12]
 8015284:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8015286:	68f8      	ldr	r0, [r7, #12]
 8015288:	4798      	blx	r3
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801528a:	bf00      	nop
 801528c:	3710      	adds	r7, #16
 801528e:	46bd      	mov	sp, r7
 8015290:	bd80      	pop	{r7, pc}

08015292 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8015292:	b480      	push	{r7}
 8015294:	b085      	sub	sp, #20
 8015296:	af00      	add	r7, sp, #0
 8015298:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80152a0:	b2db      	uxtb	r3, r3
 80152a2:	2b21      	cmp	r3, #33	@ 0x21
 80152a4:	d13e      	bne.n	8015324 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	689b      	ldr	r3, [r3, #8]
 80152aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80152ae:	d114      	bne.n	80152da <UART_Transmit_IT+0x48>
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	691b      	ldr	r3, [r3, #16]
 80152b4:	2b00      	cmp	r3, #0
 80152b6:	d110      	bne.n	80152da <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	6a1b      	ldr	r3, [r3, #32]
 80152bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80152be:	68fb      	ldr	r3, [r7, #12]
 80152c0:	881b      	ldrh	r3, [r3, #0]
 80152c2:	461a      	mov	r2, r3
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	681b      	ldr	r3, [r3, #0]
 80152c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80152cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80152ce:	687b      	ldr	r3, [r7, #4]
 80152d0:	6a1b      	ldr	r3, [r3, #32]
 80152d2:	1c9a      	adds	r2, r3, #2
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	621a      	str	r2, [r3, #32]
 80152d8:	e008      	b.n	80152ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	6a1b      	ldr	r3, [r3, #32]
 80152de:	1c59      	adds	r1, r3, #1
 80152e0:	687a      	ldr	r2, [r7, #4]
 80152e2:	6211      	str	r1, [r2, #32]
 80152e4:	781a      	ldrb	r2, [r3, #0]
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	681b      	ldr	r3, [r3, #0]
 80152ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80152f0:	b29b      	uxth	r3, r3
 80152f2:	3b01      	subs	r3, #1
 80152f4:	b29b      	uxth	r3, r3
 80152f6:	687a      	ldr	r2, [r7, #4]
 80152f8:	4619      	mov	r1, r3
 80152fa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80152fc:	2b00      	cmp	r3, #0
 80152fe:	d10f      	bne.n	8015320 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	681b      	ldr	r3, [r3, #0]
 8015304:	68da      	ldr	r2, [r3, #12]
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	681b      	ldr	r3, [r3, #0]
 801530a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801530e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	681b      	ldr	r3, [r3, #0]
 8015314:	68da      	ldr	r2, [r3, #12]
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	681b      	ldr	r3, [r3, #0]
 801531a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801531e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8015320:	2300      	movs	r3, #0
 8015322:	e000      	b.n	8015326 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8015324:	2302      	movs	r3, #2
  }
}
 8015326:	4618      	mov	r0, r3
 8015328:	3714      	adds	r7, #20
 801532a:	46bd      	mov	sp, r7
 801532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015330:	4770      	bx	lr

08015332 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8015332:	b580      	push	{r7, lr}
 8015334:	b082      	sub	sp, #8
 8015336:	af00      	add	r7, sp, #0
 8015338:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	681b      	ldr	r3, [r3, #0]
 801533e:	68da      	ldr	r2, [r3, #12]
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	681b      	ldr	r3, [r3, #0]
 8015344:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8015348:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	2220      	movs	r2, #32
 801534e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8015352:	687b      	ldr	r3, [r7, #4]
 8015354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015356:	6878      	ldr	r0, [r7, #4]
 8015358:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 801535a:	2300      	movs	r3, #0
}
 801535c:	4618      	mov	r0, r3
 801535e:	3708      	adds	r7, #8
 8015360:	46bd      	mov	sp, r7
 8015362:	bd80      	pop	{r7, pc}

08015364 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8015364:	b580      	push	{r7, lr}
 8015366:	b08c      	sub	sp, #48	@ 0x30
 8015368:	af00      	add	r7, sp, #0
 801536a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 801536c:	2300      	movs	r3, #0
 801536e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8015370:	2300      	movs	r3, #0
 8015372:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801537a:	b2db      	uxtb	r3, r3
 801537c:	2b22      	cmp	r3, #34	@ 0x22
 801537e:	f040 80ac 	bne.w	80154da <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	689b      	ldr	r3, [r3, #8]
 8015386:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801538a:	d115      	bne.n	80153b8 <UART_Receive_IT+0x54>
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	691b      	ldr	r3, [r3, #16]
 8015390:	2b00      	cmp	r3, #0
 8015392:	d111      	bne.n	80153b8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015398:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	685b      	ldr	r3, [r3, #4]
 80153a0:	b29b      	uxth	r3, r3
 80153a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80153a6:	b29a      	uxth	r2, r3
 80153a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80153ac:	687b      	ldr	r3, [r7, #4]
 80153ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80153b0:	1c9a      	adds	r2, r3, #2
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80153b6:	e024      	b.n	8015402 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80153bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	689b      	ldr	r3, [r3, #8]
 80153c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80153c6:	d007      	beq.n	80153d8 <UART_Receive_IT+0x74>
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	689b      	ldr	r3, [r3, #8]
 80153cc:	2b00      	cmp	r3, #0
 80153ce:	d10a      	bne.n	80153e6 <UART_Receive_IT+0x82>
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	691b      	ldr	r3, [r3, #16]
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d106      	bne.n	80153e6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	681b      	ldr	r3, [r3, #0]
 80153dc:	685b      	ldr	r3, [r3, #4]
 80153de:	b2da      	uxtb	r2, r3
 80153e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153e2:	701a      	strb	r2, [r3, #0]
 80153e4:	e008      	b.n	80153f8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80153e6:	687b      	ldr	r3, [r7, #4]
 80153e8:	681b      	ldr	r3, [r3, #0]
 80153ea:	685b      	ldr	r3, [r3, #4]
 80153ec:	b2db      	uxtb	r3, r3
 80153ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80153f2:	b2da      	uxtb	r2, r3
 80153f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153f6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80153fc:	1c5a      	adds	r2, r3, #1
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8015402:	687b      	ldr	r3, [r7, #4]
 8015404:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8015406:	b29b      	uxth	r3, r3
 8015408:	3b01      	subs	r3, #1
 801540a:	b29b      	uxth	r3, r3
 801540c:	687a      	ldr	r2, [r7, #4]
 801540e:	4619      	mov	r1, r3
 8015410:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8015412:	2b00      	cmp	r3, #0
 8015414:	d15f      	bne.n	80154d6 <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	681b      	ldr	r3, [r3, #0]
 801541a:	68da      	ldr	r2, [r3, #12]
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	681b      	ldr	r3, [r3, #0]
 8015420:	f022 0220 	bic.w	r2, r2, #32
 8015424:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	681b      	ldr	r3, [r3, #0]
 801542a:	68da      	ldr	r2, [r3, #12]
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8015434:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	681b      	ldr	r3, [r3, #0]
 801543a:	695a      	ldr	r2, [r3, #20]
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	681b      	ldr	r3, [r3, #0]
 8015440:	f022 0201 	bic.w	r2, r2, #1
 8015444:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	2220      	movs	r2, #32
 801544a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	2200      	movs	r2, #0
 8015452:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015458:	2b01      	cmp	r3, #1
 801545a:	d136      	bne.n	80154ca <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	2200      	movs	r2, #0
 8015460:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015462:	687b      	ldr	r3, [r7, #4]
 8015464:	681b      	ldr	r3, [r3, #0]
 8015466:	330c      	adds	r3, #12
 8015468:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801546a:	697b      	ldr	r3, [r7, #20]
 801546c:	e853 3f00 	ldrex	r3, [r3]
 8015470:	613b      	str	r3, [r7, #16]
   return(result);
 8015472:	693b      	ldr	r3, [r7, #16]
 8015474:	f023 0310 	bic.w	r3, r3, #16
 8015478:	627b      	str	r3, [r7, #36]	@ 0x24
 801547a:	687b      	ldr	r3, [r7, #4]
 801547c:	681b      	ldr	r3, [r3, #0]
 801547e:	330c      	adds	r3, #12
 8015480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015482:	623a      	str	r2, [r7, #32]
 8015484:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015486:	69f9      	ldr	r1, [r7, #28]
 8015488:	6a3a      	ldr	r2, [r7, #32]
 801548a:	e841 2300 	strex	r3, r2, [r1]
 801548e:	61bb      	str	r3, [r7, #24]
   return(result);
 8015490:	69bb      	ldr	r3, [r7, #24]
 8015492:	2b00      	cmp	r3, #0
 8015494:	d1e5      	bne.n	8015462 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8015496:	687b      	ldr	r3, [r7, #4]
 8015498:	681b      	ldr	r3, [r3, #0]
 801549a:	681b      	ldr	r3, [r3, #0]
 801549c:	f003 0310 	and.w	r3, r3, #16
 80154a0:	2b10      	cmp	r3, #16
 80154a2:	d10a      	bne.n	80154ba <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80154a4:	2300      	movs	r3, #0
 80154a6:	60fb      	str	r3, [r7, #12]
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	681b      	ldr	r3, [r3, #0]
 80154ac:	681b      	ldr	r3, [r3, #0]
 80154ae:	60fb      	str	r3, [r7, #12]
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	681b      	ldr	r3, [r3, #0]
 80154b4:	685b      	ldr	r3, [r3, #4]
 80154b6:	60fb      	str	r3, [r7, #12]
 80154b8:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80154be:	687a      	ldr	r2, [r7, #4]
 80154c0:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 80154c2:	4611      	mov	r1, r2
 80154c4:	6878      	ldr	r0, [r7, #4]
 80154c6:	4798      	blx	r3
 80154c8:	e003      	b.n	80154d2 <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80154ce:	6878      	ldr	r0, [r7, #4]
 80154d0:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80154d2:	2300      	movs	r3, #0
 80154d4:	e002      	b.n	80154dc <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 80154d6:	2300      	movs	r3, #0
 80154d8:	e000      	b.n	80154dc <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 80154da:	2302      	movs	r3, #2
  }
}
 80154dc:	4618      	mov	r0, r3
 80154de:	3730      	adds	r7, #48	@ 0x30
 80154e0:	46bd      	mov	sp, r7
 80154e2:	bd80      	pop	{r7, pc}

080154e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80154e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80154e8:	b0c0      	sub	sp, #256	@ 0x100
 80154ea:	af00      	add	r7, sp, #0
 80154ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80154f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80154f4:	685a      	ldr	r2, [r3, #4]
 80154f6:	4bcf      	ldr	r3, [pc, #828]	@ (8015834 <UART_SetConfig+0x350>)
 80154f8:	429a      	cmp	r2, r3
 80154fa:	d904      	bls.n	8015506 <UART_SetConfig+0x22>
 80154fc:	f640 6199 	movw	r1, #3737	@ 0xe99
 8015500:	48cd      	ldr	r0, [pc, #820]	@ (8015838 <UART_SetConfig+0x354>)
 8015502:	f7fc fbd3 	bl	8011cac <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8015506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801550a:	68db      	ldr	r3, [r3, #12]
 801550c:	2b00      	cmp	r3, #0
 801550e:	d00a      	beq.n	8015526 <UART_SetConfig+0x42>
 8015510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015514:	68db      	ldr	r3, [r3, #12]
 8015516:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801551a:	d004      	beq.n	8015526 <UART_SetConfig+0x42>
 801551c:	f640 619a 	movw	r1, #3738	@ 0xe9a
 8015520:	48c5      	ldr	r0, [pc, #788]	@ (8015838 <UART_SetConfig+0x354>)
 8015522:	f7fc fbc3 	bl	8011cac <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8015526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801552a:	691b      	ldr	r3, [r3, #16]
 801552c:	2b00      	cmp	r3, #0
 801552e:	d010      	beq.n	8015552 <UART_SetConfig+0x6e>
 8015530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015534:	691b      	ldr	r3, [r3, #16]
 8015536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801553a:	d00a      	beq.n	8015552 <UART_SetConfig+0x6e>
 801553c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015540:	691b      	ldr	r3, [r3, #16]
 8015542:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8015546:	d004      	beq.n	8015552 <UART_SetConfig+0x6e>
 8015548:	f640 619b 	movw	r1, #3739	@ 0xe9b
 801554c:	48ba      	ldr	r0, [pc, #744]	@ (8015838 <UART_SetConfig+0x354>)
 801554e:	f7fc fbad 	bl	8011cac <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8015552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015556:	695a      	ldr	r2, [r3, #20]
 8015558:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 801555c:	4013      	ands	r3, r2
 801555e:	2b00      	cmp	r3, #0
 8015560:	d104      	bne.n	801556c <UART_SetConfig+0x88>
 8015562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015566:	695b      	ldr	r3, [r3, #20]
 8015568:	2b00      	cmp	r3, #0
 801556a:	d104      	bne.n	8015576 <UART_SetConfig+0x92>
 801556c:	f640 619c 	movw	r1, #3740	@ 0xe9c
 8015570:	48b1      	ldr	r0, [pc, #708]	@ (8015838 <UART_SetConfig+0x354>)
 8015572:	f7fc fb9b 	bl	8011cac <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8015576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	691b      	ldr	r3, [r3, #16]
 801557e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8015582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015586:	68d9      	ldr	r1, [r3, #12]
 8015588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801558c:	681a      	ldr	r2, [r3, #0]
 801558e:	ea40 0301 	orr.w	r3, r0, r1
 8015592:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8015594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015598:	689a      	ldr	r2, [r3, #8]
 801559a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801559e:	691b      	ldr	r3, [r3, #16]
 80155a0:	431a      	orrs	r2, r3
 80155a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80155a6:	695b      	ldr	r3, [r3, #20]
 80155a8:	431a      	orrs	r2, r3
 80155aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80155ae:	69db      	ldr	r3, [r3, #28]
 80155b0:	4313      	orrs	r3, r2
 80155b2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80155b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80155ba:	681b      	ldr	r3, [r3, #0]
 80155bc:	68db      	ldr	r3, [r3, #12]
 80155be:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80155c2:	f021 010c 	bic.w	r1, r1, #12
 80155c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80155ca:	681a      	ldr	r2, [r3, #0]
 80155cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80155d0:	430b      	orrs	r3, r1
 80155d2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80155d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80155d8:	681b      	ldr	r3, [r3, #0]
 80155da:	695b      	ldr	r3, [r3, #20]
 80155dc:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80155e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80155e4:	6999      	ldr	r1, [r3, #24]
 80155e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80155ea:	681a      	ldr	r2, [r3, #0]
 80155ec:	ea40 0301 	orr.w	r3, r0, r1
 80155f0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80155f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80155f6:	681a      	ldr	r2, [r3, #0]
 80155f8:	4b90      	ldr	r3, [pc, #576]	@ (801583c <UART_SetConfig+0x358>)
 80155fa:	429a      	cmp	r2, r3
 80155fc:	d005      	beq.n	801560a <UART_SetConfig+0x126>
 80155fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015602:	681a      	ldr	r2, [r3, #0]
 8015604:	4b8e      	ldr	r3, [pc, #568]	@ (8015840 <UART_SetConfig+0x35c>)
 8015606:	429a      	cmp	r2, r3
 8015608:	d104      	bne.n	8015614 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 801560a:	f7fe ff0f 	bl	801442c <HAL_RCC_GetPCLK2Freq>
 801560e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8015612:	e003      	b.n	801561c <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8015614:	f7fe fef6 	bl	8014404 <HAL_RCC_GetPCLK1Freq>
 8015618:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801561c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015620:	69db      	ldr	r3, [r3, #28]
 8015622:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015626:	f040 810f 	bne.w	8015848 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801562a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801562e:	2200      	movs	r2, #0
 8015630:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8015634:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8015638:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 801563c:	4622      	mov	r2, r4
 801563e:	462b      	mov	r3, r5
 8015640:	1891      	adds	r1, r2, r2
 8015642:	65b9      	str	r1, [r7, #88]	@ 0x58
 8015644:	415b      	adcs	r3, r3
 8015646:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015648:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 801564c:	4621      	mov	r1, r4
 801564e:	eb12 0801 	adds.w	r8, r2, r1
 8015652:	4629      	mov	r1, r5
 8015654:	eb43 0901 	adc.w	r9, r3, r1
 8015658:	f04f 0200 	mov.w	r2, #0
 801565c:	f04f 0300 	mov.w	r3, #0
 8015660:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8015664:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8015668:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 801566c:	4690      	mov	r8, r2
 801566e:	4699      	mov	r9, r3
 8015670:	4623      	mov	r3, r4
 8015672:	eb18 0303 	adds.w	r3, r8, r3
 8015676:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 801567a:	462b      	mov	r3, r5
 801567c:	eb49 0303 	adc.w	r3, r9, r3
 8015680:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8015684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015688:	685b      	ldr	r3, [r3, #4]
 801568a:	2200      	movs	r2, #0
 801568c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8015690:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8015694:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8015698:	460b      	mov	r3, r1
 801569a:	18db      	adds	r3, r3, r3
 801569c:	653b      	str	r3, [r7, #80]	@ 0x50
 801569e:	4613      	mov	r3, r2
 80156a0:	eb42 0303 	adc.w	r3, r2, r3
 80156a4:	657b      	str	r3, [r7, #84]	@ 0x54
 80156a6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80156aa:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80156ae:	f7fa fdef 	bl	8010290 <__aeabi_uldivmod>
 80156b2:	4602      	mov	r2, r0
 80156b4:	460b      	mov	r3, r1
 80156b6:	4b63      	ldr	r3, [pc, #396]	@ (8015844 <UART_SetConfig+0x360>)
 80156b8:	fba3 2302 	umull	r2, r3, r3, r2
 80156bc:	095b      	lsrs	r3, r3, #5
 80156be:	011c      	lsls	r4, r3, #4
 80156c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80156c4:	2200      	movs	r2, #0
 80156c6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80156ca:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80156ce:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80156d2:	4642      	mov	r2, r8
 80156d4:	464b      	mov	r3, r9
 80156d6:	1891      	adds	r1, r2, r2
 80156d8:	64b9      	str	r1, [r7, #72]	@ 0x48
 80156da:	415b      	adcs	r3, r3
 80156dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80156de:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80156e2:	4641      	mov	r1, r8
 80156e4:	eb12 0a01 	adds.w	sl, r2, r1
 80156e8:	4649      	mov	r1, r9
 80156ea:	eb43 0b01 	adc.w	fp, r3, r1
 80156ee:	f04f 0200 	mov.w	r2, #0
 80156f2:	f04f 0300 	mov.w	r3, #0
 80156f6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80156fa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80156fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8015702:	4692      	mov	sl, r2
 8015704:	469b      	mov	fp, r3
 8015706:	4643      	mov	r3, r8
 8015708:	eb1a 0303 	adds.w	r3, sl, r3
 801570c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8015710:	464b      	mov	r3, r9
 8015712:	eb4b 0303 	adc.w	r3, fp, r3
 8015716:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 801571a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801571e:	685b      	ldr	r3, [r3, #4]
 8015720:	2200      	movs	r2, #0
 8015722:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8015726:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 801572a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 801572e:	460b      	mov	r3, r1
 8015730:	18db      	adds	r3, r3, r3
 8015732:	643b      	str	r3, [r7, #64]	@ 0x40
 8015734:	4613      	mov	r3, r2
 8015736:	eb42 0303 	adc.w	r3, r2, r3
 801573a:	647b      	str	r3, [r7, #68]	@ 0x44
 801573c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8015740:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8015744:	f7fa fda4 	bl	8010290 <__aeabi_uldivmod>
 8015748:	4602      	mov	r2, r0
 801574a:	460b      	mov	r3, r1
 801574c:	4611      	mov	r1, r2
 801574e:	4b3d      	ldr	r3, [pc, #244]	@ (8015844 <UART_SetConfig+0x360>)
 8015750:	fba3 2301 	umull	r2, r3, r3, r1
 8015754:	095b      	lsrs	r3, r3, #5
 8015756:	2264      	movs	r2, #100	@ 0x64
 8015758:	fb02 f303 	mul.w	r3, r2, r3
 801575c:	1acb      	subs	r3, r1, r3
 801575e:	00db      	lsls	r3, r3, #3
 8015760:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8015764:	4b37      	ldr	r3, [pc, #220]	@ (8015844 <UART_SetConfig+0x360>)
 8015766:	fba3 2302 	umull	r2, r3, r3, r2
 801576a:	095b      	lsrs	r3, r3, #5
 801576c:	005b      	lsls	r3, r3, #1
 801576e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8015772:	441c      	add	r4, r3
 8015774:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8015778:	2200      	movs	r2, #0
 801577a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801577e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8015782:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8015786:	4642      	mov	r2, r8
 8015788:	464b      	mov	r3, r9
 801578a:	1891      	adds	r1, r2, r2
 801578c:	63b9      	str	r1, [r7, #56]	@ 0x38
 801578e:	415b      	adcs	r3, r3
 8015790:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015792:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8015796:	4641      	mov	r1, r8
 8015798:	1851      	adds	r1, r2, r1
 801579a:	6339      	str	r1, [r7, #48]	@ 0x30
 801579c:	4649      	mov	r1, r9
 801579e:	414b      	adcs	r3, r1
 80157a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80157a2:	f04f 0200 	mov.w	r2, #0
 80157a6:	f04f 0300 	mov.w	r3, #0
 80157aa:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80157ae:	4659      	mov	r1, fp
 80157b0:	00cb      	lsls	r3, r1, #3
 80157b2:	4651      	mov	r1, sl
 80157b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80157b8:	4651      	mov	r1, sl
 80157ba:	00ca      	lsls	r2, r1, #3
 80157bc:	4610      	mov	r0, r2
 80157be:	4619      	mov	r1, r3
 80157c0:	4603      	mov	r3, r0
 80157c2:	4642      	mov	r2, r8
 80157c4:	189b      	adds	r3, r3, r2
 80157c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80157ca:	464b      	mov	r3, r9
 80157cc:	460a      	mov	r2, r1
 80157ce:	eb42 0303 	adc.w	r3, r2, r3
 80157d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80157d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80157da:	685b      	ldr	r3, [r3, #4]
 80157dc:	2200      	movs	r2, #0
 80157de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80157e2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80157e6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80157ea:	460b      	mov	r3, r1
 80157ec:	18db      	adds	r3, r3, r3
 80157ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80157f0:	4613      	mov	r3, r2
 80157f2:	eb42 0303 	adc.w	r3, r2, r3
 80157f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80157f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80157fc:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8015800:	f7fa fd46 	bl	8010290 <__aeabi_uldivmod>
 8015804:	4602      	mov	r2, r0
 8015806:	460b      	mov	r3, r1
 8015808:	4b0e      	ldr	r3, [pc, #56]	@ (8015844 <UART_SetConfig+0x360>)
 801580a:	fba3 1302 	umull	r1, r3, r3, r2
 801580e:	095b      	lsrs	r3, r3, #5
 8015810:	2164      	movs	r1, #100	@ 0x64
 8015812:	fb01 f303 	mul.w	r3, r1, r3
 8015816:	1ad3      	subs	r3, r2, r3
 8015818:	00db      	lsls	r3, r3, #3
 801581a:	3332      	adds	r3, #50	@ 0x32
 801581c:	4a09      	ldr	r2, [pc, #36]	@ (8015844 <UART_SetConfig+0x360>)
 801581e:	fba2 2303 	umull	r2, r3, r2, r3
 8015822:	095b      	lsrs	r3, r3, #5
 8015824:	f003 0207 	and.w	r2, r3, #7
 8015828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801582c:	681b      	ldr	r3, [r3, #0]
 801582e:	4422      	add	r2, r4
 8015830:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8015832:	e109      	b.n	8015a48 <UART_SetConfig+0x564>
 8015834:	00a037a0 	.word	0x00a037a0
 8015838:	08017208 	.word	0x08017208
 801583c:	40011000 	.word	0x40011000
 8015840:	40011400 	.word	0x40011400
 8015844:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8015848:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801584c:	2200      	movs	r2, #0
 801584e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8015852:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8015856:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801585a:	4642      	mov	r2, r8
 801585c:	464b      	mov	r3, r9
 801585e:	1891      	adds	r1, r2, r2
 8015860:	6239      	str	r1, [r7, #32]
 8015862:	415b      	adcs	r3, r3
 8015864:	627b      	str	r3, [r7, #36]	@ 0x24
 8015866:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801586a:	4641      	mov	r1, r8
 801586c:	1854      	adds	r4, r2, r1
 801586e:	4649      	mov	r1, r9
 8015870:	eb43 0501 	adc.w	r5, r3, r1
 8015874:	f04f 0200 	mov.w	r2, #0
 8015878:	f04f 0300 	mov.w	r3, #0
 801587c:	00eb      	lsls	r3, r5, #3
 801587e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8015882:	00e2      	lsls	r2, r4, #3
 8015884:	4614      	mov	r4, r2
 8015886:	461d      	mov	r5, r3
 8015888:	4643      	mov	r3, r8
 801588a:	18e3      	adds	r3, r4, r3
 801588c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015890:	464b      	mov	r3, r9
 8015892:	eb45 0303 	adc.w	r3, r5, r3
 8015896:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801589a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801589e:	685b      	ldr	r3, [r3, #4]
 80158a0:	2200      	movs	r2, #0
 80158a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80158a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80158aa:	f04f 0200 	mov.w	r2, #0
 80158ae:	f04f 0300 	mov.w	r3, #0
 80158b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80158b6:	4629      	mov	r1, r5
 80158b8:	008b      	lsls	r3, r1, #2
 80158ba:	4621      	mov	r1, r4
 80158bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80158c0:	4621      	mov	r1, r4
 80158c2:	008a      	lsls	r2, r1, #2
 80158c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80158c8:	f7fa fce2 	bl	8010290 <__aeabi_uldivmod>
 80158cc:	4602      	mov	r2, r0
 80158ce:	460b      	mov	r3, r1
 80158d0:	4b60      	ldr	r3, [pc, #384]	@ (8015a54 <UART_SetConfig+0x570>)
 80158d2:	fba3 2302 	umull	r2, r3, r3, r2
 80158d6:	095b      	lsrs	r3, r3, #5
 80158d8:	011c      	lsls	r4, r3, #4
 80158da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80158de:	2200      	movs	r2, #0
 80158e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80158e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80158e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80158ec:	4642      	mov	r2, r8
 80158ee:	464b      	mov	r3, r9
 80158f0:	1891      	adds	r1, r2, r2
 80158f2:	61b9      	str	r1, [r7, #24]
 80158f4:	415b      	adcs	r3, r3
 80158f6:	61fb      	str	r3, [r7, #28]
 80158f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80158fc:	4641      	mov	r1, r8
 80158fe:	1851      	adds	r1, r2, r1
 8015900:	6139      	str	r1, [r7, #16]
 8015902:	4649      	mov	r1, r9
 8015904:	414b      	adcs	r3, r1
 8015906:	617b      	str	r3, [r7, #20]
 8015908:	f04f 0200 	mov.w	r2, #0
 801590c:	f04f 0300 	mov.w	r3, #0
 8015910:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8015914:	4659      	mov	r1, fp
 8015916:	00cb      	lsls	r3, r1, #3
 8015918:	4651      	mov	r1, sl
 801591a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801591e:	4651      	mov	r1, sl
 8015920:	00ca      	lsls	r2, r1, #3
 8015922:	4610      	mov	r0, r2
 8015924:	4619      	mov	r1, r3
 8015926:	4603      	mov	r3, r0
 8015928:	4642      	mov	r2, r8
 801592a:	189b      	adds	r3, r3, r2
 801592c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8015930:	464b      	mov	r3, r9
 8015932:	460a      	mov	r2, r1
 8015934:	eb42 0303 	adc.w	r3, r2, r3
 8015938:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801593c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015940:	685b      	ldr	r3, [r3, #4]
 8015942:	2200      	movs	r2, #0
 8015944:	67bb      	str	r3, [r7, #120]	@ 0x78
 8015946:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8015948:	f04f 0200 	mov.w	r2, #0
 801594c:	f04f 0300 	mov.w	r3, #0
 8015950:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8015954:	4649      	mov	r1, r9
 8015956:	008b      	lsls	r3, r1, #2
 8015958:	4641      	mov	r1, r8
 801595a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801595e:	4641      	mov	r1, r8
 8015960:	008a      	lsls	r2, r1, #2
 8015962:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8015966:	f7fa fc93 	bl	8010290 <__aeabi_uldivmod>
 801596a:	4602      	mov	r2, r0
 801596c:	460b      	mov	r3, r1
 801596e:	4611      	mov	r1, r2
 8015970:	4b38      	ldr	r3, [pc, #224]	@ (8015a54 <UART_SetConfig+0x570>)
 8015972:	fba3 2301 	umull	r2, r3, r3, r1
 8015976:	095b      	lsrs	r3, r3, #5
 8015978:	2264      	movs	r2, #100	@ 0x64
 801597a:	fb02 f303 	mul.w	r3, r2, r3
 801597e:	1acb      	subs	r3, r1, r3
 8015980:	011b      	lsls	r3, r3, #4
 8015982:	3332      	adds	r3, #50	@ 0x32
 8015984:	4a33      	ldr	r2, [pc, #204]	@ (8015a54 <UART_SetConfig+0x570>)
 8015986:	fba2 2303 	umull	r2, r3, r2, r3
 801598a:	095b      	lsrs	r3, r3, #5
 801598c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8015990:	441c      	add	r4, r3
 8015992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8015996:	2200      	movs	r2, #0
 8015998:	673b      	str	r3, [r7, #112]	@ 0x70
 801599a:	677a      	str	r2, [r7, #116]	@ 0x74
 801599c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80159a0:	4642      	mov	r2, r8
 80159a2:	464b      	mov	r3, r9
 80159a4:	1891      	adds	r1, r2, r2
 80159a6:	60b9      	str	r1, [r7, #8]
 80159a8:	415b      	adcs	r3, r3
 80159aa:	60fb      	str	r3, [r7, #12]
 80159ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80159b0:	4641      	mov	r1, r8
 80159b2:	1851      	adds	r1, r2, r1
 80159b4:	6039      	str	r1, [r7, #0]
 80159b6:	4649      	mov	r1, r9
 80159b8:	414b      	adcs	r3, r1
 80159ba:	607b      	str	r3, [r7, #4]
 80159bc:	f04f 0200 	mov.w	r2, #0
 80159c0:	f04f 0300 	mov.w	r3, #0
 80159c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80159c8:	4659      	mov	r1, fp
 80159ca:	00cb      	lsls	r3, r1, #3
 80159cc:	4651      	mov	r1, sl
 80159ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80159d2:	4651      	mov	r1, sl
 80159d4:	00ca      	lsls	r2, r1, #3
 80159d6:	4610      	mov	r0, r2
 80159d8:	4619      	mov	r1, r3
 80159da:	4603      	mov	r3, r0
 80159dc:	4642      	mov	r2, r8
 80159de:	189b      	adds	r3, r3, r2
 80159e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80159e2:	464b      	mov	r3, r9
 80159e4:	460a      	mov	r2, r1
 80159e6:	eb42 0303 	adc.w	r3, r2, r3
 80159ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80159ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80159f0:	685b      	ldr	r3, [r3, #4]
 80159f2:	2200      	movs	r2, #0
 80159f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80159f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80159f8:	f04f 0200 	mov.w	r2, #0
 80159fc:	f04f 0300 	mov.w	r3, #0
 8015a00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8015a04:	4649      	mov	r1, r9
 8015a06:	008b      	lsls	r3, r1, #2
 8015a08:	4641      	mov	r1, r8
 8015a0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8015a0e:	4641      	mov	r1, r8
 8015a10:	008a      	lsls	r2, r1, #2
 8015a12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8015a16:	f7fa fc3b 	bl	8010290 <__aeabi_uldivmod>
 8015a1a:	4602      	mov	r2, r0
 8015a1c:	460b      	mov	r3, r1
 8015a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8015a54 <UART_SetConfig+0x570>)
 8015a20:	fba3 1302 	umull	r1, r3, r3, r2
 8015a24:	095b      	lsrs	r3, r3, #5
 8015a26:	2164      	movs	r1, #100	@ 0x64
 8015a28:	fb01 f303 	mul.w	r3, r1, r3
 8015a2c:	1ad3      	subs	r3, r2, r3
 8015a2e:	011b      	lsls	r3, r3, #4
 8015a30:	3332      	adds	r3, #50	@ 0x32
 8015a32:	4a08      	ldr	r2, [pc, #32]	@ (8015a54 <UART_SetConfig+0x570>)
 8015a34:	fba2 2303 	umull	r2, r3, r2, r3
 8015a38:	095b      	lsrs	r3, r3, #5
 8015a3a:	f003 020f 	and.w	r2, r3, #15
 8015a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8015a42:	681b      	ldr	r3, [r3, #0]
 8015a44:	4422      	add	r2, r4
 8015a46:	609a      	str	r2, [r3, #8]
}
 8015a48:	bf00      	nop
 8015a4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8015a4e:	46bd      	mov	sp, r7
 8015a50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8015a54:	51eb851f 	.word	0x51eb851f

08015a58 <sniprintf>:
 8015a58:	b40c      	push	{r2, r3}
 8015a5a:	b530      	push	{r4, r5, lr}
 8015a5c:	4b18      	ldr	r3, [pc, #96]	@ (8015ac0 <sniprintf+0x68>)
 8015a5e:	1e0c      	subs	r4, r1, #0
 8015a60:	681d      	ldr	r5, [r3, #0]
 8015a62:	b09d      	sub	sp, #116	@ 0x74
 8015a64:	da08      	bge.n	8015a78 <sniprintf+0x20>
 8015a66:	238b      	movs	r3, #139	@ 0x8b
 8015a68:	602b      	str	r3, [r5, #0]
 8015a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8015a6e:	b01d      	add	sp, #116	@ 0x74
 8015a70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015a74:	b002      	add	sp, #8
 8015a76:	4770      	bx	lr
 8015a78:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8015a7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8015a80:	f04f 0300 	mov.w	r3, #0
 8015a84:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015a86:	bf14      	ite	ne
 8015a88:	f104 33ff 	addne.w	r3, r4, #4294967295
 8015a8c:	4623      	moveq	r3, r4
 8015a8e:	9304      	str	r3, [sp, #16]
 8015a90:	9307      	str	r3, [sp, #28]
 8015a92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015a96:	9002      	str	r0, [sp, #8]
 8015a98:	9006      	str	r0, [sp, #24]
 8015a9a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015a9e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8015aa0:	ab21      	add	r3, sp, #132	@ 0x84
 8015aa2:	a902      	add	r1, sp, #8
 8015aa4:	4628      	mov	r0, r5
 8015aa6:	9301      	str	r3, [sp, #4]
 8015aa8:	f000 fa1c 	bl	8015ee4 <_svfiprintf_r>
 8015aac:	1c43      	adds	r3, r0, #1
 8015aae:	bfbc      	itt	lt
 8015ab0:	238b      	movlt	r3, #139	@ 0x8b
 8015ab2:	602b      	strlt	r3, [r5, #0]
 8015ab4:	2c00      	cmp	r4, #0
 8015ab6:	d0da      	beq.n	8015a6e <sniprintf+0x16>
 8015ab8:	9b02      	ldr	r3, [sp, #8]
 8015aba:	2200      	movs	r2, #0
 8015abc:	701a      	strb	r2, [r3, #0]
 8015abe:	e7d6      	b.n	8015a6e <sniprintf+0x16>
 8015ac0:	2000002c 	.word	0x2000002c

08015ac4 <siscanf>:
 8015ac4:	b40e      	push	{r1, r2, r3}
 8015ac6:	b570      	push	{r4, r5, r6, lr}
 8015ac8:	b09d      	sub	sp, #116	@ 0x74
 8015aca:	ac21      	add	r4, sp, #132	@ 0x84
 8015acc:	2500      	movs	r5, #0
 8015ace:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8015ad2:	f854 6b04 	ldr.w	r6, [r4], #4
 8015ad6:	f8ad 2014 	strh.w	r2, [sp, #20]
 8015ada:	951b      	str	r5, [sp, #108]	@ 0x6c
 8015adc:	9002      	str	r0, [sp, #8]
 8015ade:	9006      	str	r0, [sp, #24]
 8015ae0:	f7fa fb7e 	bl	80101e0 <strlen>
 8015ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8015b14 <siscanf+0x50>)
 8015ae6:	9003      	str	r0, [sp, #12]
 8015ae8:	9007      	str	r0, [sp, #28]
 8015aea:	480b      	ldr	r0, [pc, #44]	@ (8015b18 <siscanf+0x54>)
 8015aec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015aee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015af2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015af6:	4632      	mov	r2, r6
 8015af8:	4623      	mov	r3, r4
 8015afa:	a902      	add	r1, sp, #8
 8015afc:	6800      	ldr	r0, [r0, #0]
 8015afe:	950f      	str	r5, [sp, #60]	@ 0x3c
 8015b00:	9514      	str	r5, [sp, #80]	@ 0x50
 8015b02:	9401      	str	r4, [sp, #4]
 8015b04:	f000 fb44 	bl	8016190 <__ssvfiscanf_r>
 8015b08:	b01d      	add	sp, #116	@ 0x74
 8015b0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015b0e:	b003      	add	sp, #12
 8015b10:	4770      	bx	lr
 8015b12:	bf00      	nop
 8015b14:	08015b1d 	.word	0x08015b1d
 8015b18:	2000002c 	.word	0x2000002c

08015b1c <__seofread>:
 8015b1c:	2000      	movs	r0, #0
 8015b1e:	4770      	bx	lr

08015b20 <memcmp>:
 8015b20:	b510      	push	{r4, lr}
 8015b22:	3901      	subs	r1, #1
 8015b24:	4402      	add	r2, r0
 8015b26:	4290      	cmp	r0, r2
 8015b28:	d101      	bne.n	8015b2e <memcmp+0xe>
 8015b2a:	2000      	movs	r0, #0
 8015b2c:	e005      	b.n	8015b3a <memcmp+0x1a>
 8015b2e:	7803      	ldrb	r3, [r0, #0]
 8015b30:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8015b34:	42a3      	cmp	r3, r4
 8015b36:	d001      	beq.n	8015b3c <memcmp+0x1c>
 8015b38:	1b18      	subs	r0, r3, r4
 8015b3a:	bd10      	pop	{r4, pc}
 8015b3c:	3001      	adds	r0, #1
 8015b3e:	e7f2      	b.n	8015b26 <memcmp+0x6>

08015b40 <memset>:
 8015b40:	4402      	add	r2, r0
 8015b42:	4603      	mov	r3, r0
 8015b44:	4293      	cmp	r3, r2
 8015b46:	d100      	bne.n	8015b4a <memset+0xa>
 8015b48:	4770      	bx	lr
 8015b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8015b4e:	e7f9      	b.n	8015b44 <memset+0x4>

08015b50 <strncmp>:
 8015b50:	b510      	push	{r4, lr}
 8015b52:	b16a      	cbz	r2, 8015b70 <strncmp+0x20>
 8015b54:	3901      	subs	r1, #1
 8015b56:	1884      	adds	r4, r0, r2
 8015b58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015b5c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015b60:	429a      	cmp	r2, r3
 8015b62:	d103      	bne.n	8015b6c <strncmp+0x1c>
 8015b64:	42a0      	cmp	r0, r4
 8015b66:	d001      	beq.n	8015b6c <strncmp+0x1c>
 8015b68:	2a00      	cmp	r2, #0
 8015b6a:	d1f5      	bne.n	8015b58 <strncmp+0x8>
 8015b6c:	1ad0      	subs	r0, r2, r3
 8015b6e:	bd10      	pop	{r4, pc}
 8015b70:	4610      	mov	r0, r2
 8015b72:	e7fc      	b.n	8015b6e <strncmp+0x1e>

08015b74 <strncpy>:
 8015b74:	b510      	push	{r4, lr}
 8015b76:	3901      	subs	r1, #1
 8015b78:	4603      	mov	r3, r0
 8015b7a:	b132      	cbz	r2, 8015b8a <strncpy+0x16>
 8015b7c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8015b80:	f803 4b01 	strb.w	r4, [r3], #1
 8015b84:	3a01      	subs	r2, #1
 8015b86:	2c00      	cmp	r4, #0
 8015b88:	d1f7      	bne.n	8015b7a <strncpy+0x6>
 8015b8a:	441a      	add	r2, r3
 8015b8c:	2100      	movs	r1, #0
 8015b8e:	4293      	cmp	r3, r2
 8015b90:	d100      	bne.n	8015b94 <strncpy+0x20>
 8015b92:	bd10      	pop	{r4, pc}
 8015b94:	f803 1b01 	strb.w	r1, [r3], #1
 8015b98:	e7f9      	b.n	8015b8e <strncpy+0x1a>

08015b9a <strstr>:
 8015b9a:	780a      	ldrb	r2, [r1, #0]
 8015b9c:	b570      	push	{r4, r5, r6, lr}
 8015b9e:	b96a      	cbnz	r2, 8015bbc <strstr+0x22>
 8015ba0:	bd70      	pop	{r4, r5, r6, pc}
 8015ba2:	429a      	cmp	r2, r3
 8015ba4:	d109      	bne.n	8015bba <strstr+0x20>
 8015ba6:	460c      	mov	r4, r1
 8015ba8:	4605      	mov	r5, r0
 8015baa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d0f6      	beq.n	8015ba0 <strstr+0x6>
 8015bb2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8015bb6:	429e      	cmp	r6, r3
 8015bb8:	d0f7      	beq.n	8015baa <strstr+0x10>
 8015bba:	3001      	adds	r0, #1
 8015bbc:	7803      	ldrb	r3, [r0, #0]
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d1ef      	bne.n	8015ba2 <strstr+0x8>
 8015bc2:	4618      	mov	r0, r3
 8015bc4:	e7ec      	b.n	8015ba0 <strstr+0x6>
	...

08015bc8 <__errno>:
 8015bc8:	4b01      	ldr	r3, [pc, #4]	@ (8015bd0 <__errno+0x8>)
 8015bca:	6818      	ldr	r0, [r3, #0]
 8015bcc:	4770      	bx	lr
 8015bce:	bf00      	nop
 8015bd0:	2000002c 	.word	0x2000002c

08015bd4 <__libc_init_array>:
 8015bd4:	b570      	push	{r4, r5, r6, lr}
 8015bd6:	4d0d      	ldr	r5, [pc, #52]	@ (8015c0c <__libc_init_array+0x38>)
 8015bd8:	4c0d      	ldr	r4, [pc, #52]	@ (8015c10 <__libc_init_array+0x3c>)
 8015bda:	1b64      	subs	r4, r4, r5
 8015bdc:	10a4      	asrs	r4, r4, #2
 8015bde:	2600      	movs	r6, #0
 8015be0:	42a6      	cmp	r6, r4
 8015be2:	d109      	bne.n	8015bf8 <__libc_init_array+0x24>
 8015be4:	4d0b      	ldr	r5, [pc, #44]	@ (8015c14 <__libc_init_array+0x40>)
 8015be6:	4c0c      	ldr	r4, [pc, #48]	@ (8015c18 <__libc_init_array+0x44>)
 8015be8:	f001 f8e2 	bl	8016db0 <_init>
 8015bec:	1b64      	subs	r4, r4, r5
 8015bee:	10a4      	asrs	r4, r4, #2
 8015bf0:	2600      	movs	r6, #0
 8015bf2:	42a6      	cmp	r6, r4
 8015bf4:	d105      	bne.n	8015c02 <__libc_init_array+0x2e>
 8015bf6:	bd70      	pop	{r4, r5, r6, pc}
 8015bf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8015bfc:	4798      	blx	r3
 8015bfe:	3601      	adds	r6, #1
 8015c00:	e7ee      	b.n	8015be0 <__libc_init_array+0xc>
 8015c02:	f855 3b04 	ldr.w	r3, [r5], #4
 8015c06:	4798      	blx	r3
 8015c08:	3601      	adds	r6, #1
 8015c0a:	e7f2      	b.n	8015bf2 <__libc_init_array+0x1e>
 8015c0c:	080174f0 	.word	0x080174f0
 8015c10:	080174f0 	.word	0x080174f0
 8015c14:	080174f0 	.word	0x080174f0
 8015c18:	080174f4 	.word	0x080174f4

08015c1c <__retarget_lock_acquire_recursive>:
 8015c1c:	4770      	bx	lr

08015c1e <__retarget_lock_release_recursive>:
 8015c1e:	4770      	bx	lr

08015c20 <memcpy>:
 8015c20:	440a      	add	r2, r1
 8015c22:	4291      	cmp	r1, r2
 8015c24:	f100 33ff 	add.w	r3, r0, #4294967295
 8015c28:	d100      	bne.n	8015c2c <memcpy+0xc>
 8015c2a:	4770      	bx	lr
 8015c2c:	b510      	push	{r4, lr}
 8015c2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015c32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015c36:	4291      	cmp	r1, r2
 8015c38:	d1f9      	bne.n	8015c2e <memcpy+0xe>
 8015c3a:	bd10      	pop	{r4, pc}

08015c3c <_free_r>:
 8015c3c:	b538      	push	{r3, r4, r5, lr}
 8015c3e:	4605      	mov	r5, r0
 8015c40:	2900      	cmp	r1, #0
 8015c42:	d041      	beq.n	8015cc8 <_free_r+0x8c>
 8015c44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015c48:	1f0c      	subs	r4, r1, #4
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	bfb8      	it	lt
 8015c4e:	18e4      	addlt	r4, r4, r3
 8015c50:	f000 f8e0 	bl	8015e14 <__malloc_lock>
 8015c54:	4a1d      	ldr	r2, [pc, #116]	@ (8015ccc <_free_r+0x90>)
 8015c56:	6813      	ldr	r3, [r2, #0]
 8015c58:	b933      	cbnz	r3, 8015c68 <_free_r+0x2c>
 8015c5a:	6063      	str	r3, [r4, #4]
 8015c5c:	6014      	str	r4, [r2, #0]
 8015c5e:	4628      	mov	r0, r5
 8015c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015c64:	f000 b8dc 	b.w	8015e20 <__malloc_unlock>
 8015c68:	42a3      	cmp	r3, r4
 8015c6a:	d908      	bls.n	8015c7e <_free_r+0x42>
 8015c6c:	6820      	ldr	r0, [r4, #0]
 8015c6e:	1821      	adds	r1, r4, r0
 8015c70:	428b      	cmp	r3, r1
 8015c72:	bf01      	itttt	eq
 8015c74:	6819      	ldreq	r1, [r3, #0]
 8015c76:	685b      	ldreq	r3, [r3, #4]
 8015c78:	1809      	addeq	r1, r1, r0
 8015c7a:	6021      	streq	r1, [r4, #0]
 8015c7c:	e7ed      	b.n	8015c5a <_free_r+0x1e>
 8015c7e:	461a      	mov	r2, r3
 8015c80:	685b      	ldr	r3, [r3, #4]
 8015c82:	b10b      	cbz	r3, 8015c88 <_free_r+0x4c>
 8015c84:	42a3      	cmp	r3, r4
 8015c86:	d9fa      	bls.n	8015c7e <_free_r+0x42>
 8015c88:	6811      	ldr	r1, [r2, #0]
 8015c8a:	1850      	adds	r0, r2, r1
 8015c8c:	42a0      	cmp	r0, r4
 8015c8e:	d10b      	bne.n	8015ca8 <_free_r+0x6c>
 8015c90:	6820      	ldr	r0, [r4, #0]
 8015c92:	4401      	add	r1, r0
 8015c94:	1850      	adds	r0, r2, r1
 8015c96:	4283      	cmp	r3, r0
 8015c98:	6011      	str	r1, [r2, #0]
 8015c9a:	d1e0      	bne.n	8015c5e <_free_r+0x22>
 8015c9c:	6818      	ldr	r0, [r3, #0]
 8015c9e:	685b      	ldr	r3, [r3, #4]
 8015ca0:	6053      	str	r3, [r2, #4]
 8015ca2:	4408      	add	r0, r1
 8015ca4:	6010      	str	r0, [r2, #0]
 8015ca6:	e7da      	b.n	8015c5e <_free_r+0x22>
 8015ca8:	d902      	bls.n	8015cb0 <_free_r+0x74>
 8015caa:	230c      	movs	r3, #12
 8015cac:	602b      	str	r3, [r5, #0]
 8015cae:	e7d6      	b.n	8015c5e <_free_r+0x22>
 8015cb0:	6820      	ldr	r0, [r4, #0]
 8015cb2:	1821      	adds	r1, r4, r0
 8015cb4:	428b      	cmp	r3, r1
 8015cb6:	bf04      	itt	eq
 8015cb8:	6819      	ldreq	r1, [r3, #0]
 8015cba:	685b      	ldreq	r3, [r3, #4]
 8015cbc:	6063      	str	r3, [r4, #4]
 8015cbe:	bf04      	itt	eq
 8015cc0:	1809      	addeq	r1, r1, r0
 8015cc2:	6021      	streq	r1, [r4, #0]
 8015cc4:	6054      	str	r4, [r2, #4]
 8015cc6:	e7ca      	b.n	8015c5e <_free_r+0x22>
 8015cc8:	bd38      	pop	{r3, r4, r5, pc}
 8015cca:	bf00      	nop
 8015ccc:	2000157c 	.word	0x2000157c

08015cd0 <sbrk_aligned>:
 8015cd0:	b570      	push	{r4, r5, r6, lr}
 8015cd2:	4e0f      	ldr	r6, [pc, #60]	@ (8015d10 <sbrk_aligned+0x40>)
 8015cd4:	460c      	mov	r4, r1
 8015cd6:	6831      	ldr	r1, [r6, #0]
 8015cd8:	4605      	mov	r5, r0
 8015cda:	b911      	cbnz	r1, 8015ce2 <sbrk_aligned+0x12>
 8015cdc:	f000 ff36 	bl	8016b4c <_sbrk_r>
 8015ce0:	6030      	str	r0, [r6, #0]
 8015ce2:	4621      	mov	r1, r4
 8015ce4:	4628      	mov	r0, r5
 8015ce6:	f000 ff31 	bl	8016b4c <_sbrk_r>
 8015cea:	1c43      	adds	r3, r0, #1
 8015cec:	d103      	bne.n	8015cf6 <sbrk_aligned+0x26>
 8015cee:	f04f 34ff 	mov.w	r4, #4294967295
 8015cf2:	4620      	mov	r0, r4
 8015cf4:	bd70      	pop	{r4, r5, r6, pc}
 8015cf6:	1cc4      	adds	r4, r0, #3
 8015cf8:	f024 0403 	bic.w	r4, r4, #3
 8015cfc:	42a0      	cmp	r0, r4
 8015cfe:	d0f8      	beq.n	8015cf2 <sbrk_aligned+0x22>
 8015d00:	1a21      	subs	r1, r4, r0
 8015d02:	4628      	mov	r0, r5
 8015d04:	f000 ff22 	bl	8016b4c <_sbrk_r>
 8015d08:	3001      	adds	r0, #1
 8015d0a:	d1f2      	bne.n	8015cf2 <sbrk_aligned+0x22>
 8015d0c:	e7ef      	b.n	8015cee <sbrk_aligned+0x1e>
 8015d0e:	bf00      	nop
 8015d10:	20001578 	.word	0x20001578

08015d14 <_malloc_r>:
 8015d14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015d18:	1ccd      	adds	r5, r1, #3
 8015d1a:	f025 0503 	bic.w	r5, r5, #3
 8015d1e:	3508      	adds	r5, #8
 8015d20:	2d0c      	cmp	r5, #12
 8015d22:	bf38      	it	cc
 8015d24:	250c      	movcc	r5, #12
 8015d26:	2d00      	cmp	r5, #0
 8015d28:	4606      	mov	r6, r0
 8015d2a:	db01      	blt.n	8015d30 <_malloc_r+0x1c>
 8015d2c:	42a9      	cmp	r1, r5
 8015d2e:	d904      	bls.n	8015d3a <_malloc_r+0x26>
 8015d30:	230c      	movs	r3, #12
 8015d32:	6033      	str	r3, [r6, #0]
 8015d34:	2000      	movs	r0, #0
 8015d36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015d3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015e10 <_malloc_r+0xfc>
 8015d3e:	f000 f869 	bl	8015e14 <__malloc_lock>
 8015d42:	f8d8 3000 	ldr.w	r3, [r8]
 8015d46:	461c      	mov	r4, r3
 8015d48:	bb44      	cbnz	r4, 8015d9c <_malloc_r+0x88>
 8015d4a:	4629      	mov	r1, r5
 8015d4c:	4630      	mov	r0, r6
 8015d4e:	f7ff ffbf 	bl	8015cd0 <sbrk_aligned>
 8015d52:	1c43      	adds	r3, r0, #1
 8015d54:	4604      	mov	r4, r0
 8015d56:	d158      	bne.n	8015e0a <_malloc_r+0xf6>
 8015d58:	f8d8 4000 	ldr.w	r4, [r8]
 8015d5c:	4627      	mov	r7, r4
 8015d5e:	2f00      	cmp	r7, #0
 8015d60:	d143      	bne.n	8015dea <_malloc_r+0xd6>
 8015d62:	2c00      	cmp	r4, #0
 8015d64:	d04b      	beq.n	8015dfe <_malloc_r+0xea>
 8015d66:	6823      	ldr	r3, [r4, #0]
 8015d68:	4639      	mov	r1, r7
 8015d6a:	4630      	mov	r0, r6
 8015d6c:	eb04 0903 	add.w	r9, r4, r3
 8015d70:	f000 feec 	bl	8016b4c <_sbrk_r>
 8015d74:	4581      	cmp	r9, r0
 8015d76:	d142      	bne.n	8015dfe <_malloc_r+0xea>
 8015d78:	6821      	ldr	r1, [r4, #0]
 8015d7a:	1a6d      	subs	r5, r5, r1
 8015d7c:	4629      	mov	r1, r5
 8015d7e:	4630      	mov	r0, r6
 8015d80:	f7ff ffa6 	bl	8015cd0 <sbrk_aligned>
 8015d84:	3001      	adds	r0, #1
 8015d86:	d03a      	beq.n	8015dfe <_malloc_r+0xea>
 8015d88:	6823      	ldr	r3, [r4, #0]
 8015d8a:	442b      	add	r3, r5
 8015d8c:	6023      	str	r3, [r4, #0]
 8015d8e:	f8d8 3000 	ldr.w	r3, [r8]
 8015d92:	685a      	ldr	r2, [r3, #4]
 8015d94:	bb62      	cbnz	r2, 8015df0 <_malloc_r+0xdc>
 8015d96:	f8c8 7000 	str.w	r7, [r8]
 8015d9a:	e00f      	b.n	8015dbc <_malloc_r+0xa8>
 8015d9c:	6822      	ldr	r2, [r4, #0]
 8015d9e:	1b52      	subs	r2, r2, r5
 8015da0:	d420      	bmi.n	8015de4 <_malloc_r+0xd0>
 8015da2:	2a0b      	cmp	r2, #11
 8015da4:	d917      	bls.n	8015dd6 <_malloc_r+0xc2>
 8015da6:	1961      	adds	r1, r4, r5
 8015da8:	42a3      	cmp	r3, r4
 8015daa:	6025      	str	r5, [r4, #0]
 8015dac:	bf18      	it	ne
 8015dae:	6059      	strne	r1, [r3, #4]
 8015db0:	6863      	ldr	r3, [r4, #4]
 8015db2:	bf08      	it	eq
 8015db4:	f8c8 1000 	streq.w	r1, [r8]
 8015db8:	5162      	str	r2, [r4, r5]
 8015dba:	604b      	str	r3, [r1, #4]
 8015dbc:	4630      	mov	r0, r6
 8015dbe:	f000 f82f 	bl	8015e20 <__malloc_unlock>
 8015dc2:	f104 000b 	add.w	r0, r4, #11
 8015dc6:	1d23      	adds	r3, r4, #4
 8015dc8:	f020 0007 	bic.w	r0, r0, #7
 8015dcc:	1ac2      	subs	r2, r0, r3
 8015dce:	bf1c      	itt	ne
 8015dd0:	1a1b      	subne	r3, r3, r0
 8015dd2:	50a3      	strne	r3, [r4, r2]
 8015dd4:	e7af      	b.n	8015d36 <_malloc_r+0x22>
 8015dd6:	6862      	ldr	r2, [r4, #4]
 8015dd8:	42a3      	cmp	r3, r4
 8015dda:	bf0c      	ite	eq
 8015ddc:	f8c8 2000 	streq.w	r2, [r8]
 8015de0:	605a      	strne	r2, [r3, #4]
 8015de2:	e7eb      	b.n	8015dbc <_malloc_r+0xa8>
 8015de4:	4623      	mov	r3, r4
 8015de6:	6864      	ldr	r4, [r4, #4]
 8015de8:	e7ae      	b.n	8015d48 <_malloc_r+0x34>
 8015dea:	463c      	mov	r4, r7
 8015dec:	687f      	ldr	r7, [r7, #4]
 8015dee:	e7b6      	b.n	8015d5e <_malloc_r+0x4a>
 8015df0:	461a      	mov	r2, r3
 8015df2:	685b      	ldr	r3, [r3, #4]
 8015df4:	42a3      	cmp	r3, r4
 8015df6:	d1fb      	bne.n	8015df0 <_malloc_r+0xdc>
 8015df8:	2300      	movs	r3, #0
 8015dfa:	6053      	str	r3, [r2, #4]
 8015dfc:	e7de      	b.n	8015dbc <_malloc_r+0xa8>
 8015dfe:	230c      	movs	r3, #12
 8015e00:	6033      	str	r3, [r6, #0]
 8015e02:	4630      	mov	r0, r6
 8015e04:	f000 f80c 	bl	8015e20 <__malloc_unlock>
 8015e08:	e794      	b.n	8015d34 <_malloc_r+0x20>
 8015e0a:	6005      	str	r5, [r0, #0]
 8015e0c:	e7d6      	b.n	8015dbc <_malloc_r+0xa8>
 8015e0e:	bf00      	nop
 8015e10:	2000157c 	.word	0x2000157c

08015e14 <__malloc_lock>:
 8015e14:	4801      	ldr	r0, [pc, #4]	@ (8015e1c <__malloc_lock+0x8>)
 8015e16:	f7ff bf01 	b.w	8015c1c <__retarget_lock_acquire_recursive>
 8015e1a:	bf00      	nop
 8015e1c:	20001574 	.word	0x20001574

08015e20 <__malloc_unlock>:
 8015e20:	4801      	ldr	r0, [pc, #4]	@ (8015e28 <__malloc_unlock+0x8>)
 8015e22:	f7ff befc 	b.w	8015c1e <__retarget_lock_release_recursive>
 8015e26:	bf00      	nop
 8015e28:	20001574 	.word	0x20001574

08015e2c <__ssputs_r>:
 8015e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e30:	688e      	ldr	r6, [r1, #8]
 8015e32:	461f      	mov	r7, r3
 8015e34:	42be      	cmp	r6, r7
 8015e36:	680b      	ldr	r3, [r1, #0]
 8015e38:	4682      	mov	sl, r0
 8015e3a:	460c      	mov	r4, r1
 8015e3c:	4690      	mov	r8, r2
 8015e3e:	d82d      	bhi.n	8015e9c <__ssputs_r+0x70>
 8015e40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015e44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015e48:	d026      	beq.n	8015e98 <__ssputs_r+0x6c>
 8015e4a:	6965      	ldr	r5, [r4, #20]
 8015e4c:	6909      	ldr	r1, [r1, #16]
 8015e4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015e52:	eba3 0901 	sub.w	r9, r3, r1
 8015e56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015e5a:	1c7b      	adds	r3, r7, #1
 8015e5c:	444b      	add	r3, r9
 8015e5e:	106d      	asrs	r5, r5, #1
 8015e60:	429d      	cmp	r5, r3
 8015e62:	bf38      	it	cc
 8015e64:	461d      	movcc	r5, r3
 8015e66:	0553      	lsls	r3, r2, #21
 8015e68:	d527      	bpl.n	8015eba <__ssputs_r+0x8e>
 8015e6a:	4629      	mov	r1, r5
 8015e6c:	f7ff ff52 	bl	8015d14 <_malloc_r>
 8015e70:	4606      	mov	r6, r0
 8015e72:	b360      	cbz	r0, 8015ece <__ssputs_r+0xa2>
 8015e74:	6921      	ldr	r1, [r4, #16]
 8015e76:	464a      	mov	r2, r9
 8015e78:	f7ff fed2 	bl	8015c20 <memcpy>
 8015e7c:	89a3      	ldrh	r3, [r4, #12]
 8015e7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015e82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015e86:	81a3      	strh	r3, [r4, #12]
 8015e88:	6126      	str	r6, [r4, #16]
 8015e8a:	6165      	str	r5, [r4, #20]
 8015e8c:	444e      	add	r6, r9
 8015e8e:	eba5 0509 	sub.w	r5, r5, r9
 8015e92:	6026      	str	r6, [r4, #0]
 8015e94:	60a5      	str	r5, [r4, #8]
 8015e96:	463e      	mov	r6, r7
 8015e98:	42be      	cmp	r6, r7
 8015e9a:	d900      	bls.n	8015e9e <__ssputs_r+0x72>
 8015e9c:	463e      	mov	r6, r7
 8015e9e:	6820      	ldr	r0, [r4, #0]
 8015ea0:	4632      	mov	r2, r6
 8015ea2:	4641      	mov	r1, r8
 8015ea4:	f000 fe37 	bl	8016b16 <memmove>
 8015ea8:	68a3      	ldr	r3, [r4, #8]
 8015eaa:	1b9b      	subs	r3, r3, r6
 8015eac:	60a3      	str	r3, [r4, #8]
 8015eae:	6823      	ldr	r3, [r4, #0]
 8015eb0:	4433      	add	r3, r6
 8015eb2:	6023      	str	r3, [r4, #0]
 8015eb4:	2000      	movs	r0, #0
 8015eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015eba:	462a      	mov	r2, r5
 8015ebc:	f000 fe56 	bl	8016b6c <_realloc_r>
 8015ec0:	4606      	mov	r6, r0
 8015ec2:	2800      	cmp	r0, #0
 8015ec4:	d1e0      	bne.n	8015e88 <__ssputs_r+0x5c>
 8015ec6:	6921      	ldr	r1, [r4, #16]
 8015ec8:	4650      	mov	r0, sl
 8015eca:	f7ff feb7 	bl	8015c3c <_free_r>
 8015ece:	230c      	movs	r3, #12
 8015ed0:	f8ca 3000 	str.w	r3, [sl]
 8015ed4:	89a3      	ldrh	r3, [r4, #12]
 8015ed6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015eda:	81a3      	strh	r3, [r4, #12]
 8015edc:	f04f 30ff 	mov.w	r0, #4294967295
 8015ee0:	e7e9      	b.n	8015eb6 <__ssputs_r+0x8a>
	...

08015ee4 <_svfiprintf_r>:
 8015ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ee8:	4698      	mov	r8, r3
 8015eea:	898b      	ldrh	r3, [r1, #12]
 8015eec:	061b      	lsls	r3, r3, #24
 8015eee:	b09d      	sub	sp, #116	@ 0x74
 8015ef0:	4607      	mov	r7, r0
 8015ef2:	460d      	mov	r5, r1
 8015ef4:	4614      	mov	r4, r2
 8015ef6:	d510      	bpl.n	8015f1a <_svfiprintf_r+0x36>
 8015ef8:	690b      	ldr	r3, [r1, #16]
 8015efa:	b973      	cbnz	r3, 8015f1a <_svfiprintf_r+0x36>
 8015efc:	2140      	movs	r1, #64	@ 0x40
 8015efe:	f7ff ff09 	bl	8015d14 <_malloc_r>
 8015f02:	6028      	str	r0, [r5, #0]
 8015f04:	6128      	str	r0, [r5, #16]
 8015f06:	b930      	cbnz	r0, 8015f16 <_svfiprintf_r+0x32>
 8015f08:	230c      	movs	r3, #12
 8015f0a:	603b      	str	r3, [r7, #0]
 8015f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8015f10:	b01d      	add	sp, #116	@ 0x74
 8015f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f16:	2340      	movs	r3, #64	@ 0x40
 8015f18:	616b      	str	r3, [r5, #20]
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015f1e:	2320      	movs	r3, #32
 8015f20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015f24:	f8cd 800c 	str.w	r8, [sp, #12]
 8015f28:	2330      	movs	r3, #48	@ 0x30
 8015f2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80160c8 <_svfiprintf_r+0x1e4>
 8015f2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015f32:	f04f 0901 	mov.w	r9, #1
 8015f36:	4623      	mov	r3, r4
 8015f38:	469a      	mov	sl, r3
 8015f3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015f3e:	b10a      	cbz	r2, 8015f44 <_svfiprintf_r+0x60>
 8015f40:	2a25      	cmp	r2, #37	@ 0x25
 8015f42:	d1f9      	bne.n	8015f38 <_svfiprintf_r+0x54>
 8015f44:	ebba 0b04 	subs.w	fp, sl, r4
 8015f48:	d00b      	beq.n	8015f62 <_svfiprintf_r+0x7e>
 8015f4a:	465b      	mov	r3, fp
 8015f4c:	4622      	mov	r2, r4
 8015f4e:	4629      	mov	r1, r5
 8015f50:	4638      	mov	r0, r7
 8015f52:	f7ff ff6b 	bl	8015e2c <__ssputs_r>
 8015f56:	3001      	adds	r0, #1
 8015f58:	f000 80a7 	beq.w	80160aa <_svfiprintf_r+0x1c6>
 8015f5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015f5e:	445a      	add	r2, fp
 8015f60:	9209      	str	r2, [sp, #36]	@ 0x24
 8015f62:	f89a 3000 	ldrb.w	r3, [sl]
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	f000 809f 	beq.w	80160aa <_svfiprintf_r+0x1c6>
 8015f6c:	2300      	movs	r3, #0
 8015f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8015f72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015f76:	f10a 0a01 	add.w	sl, sl, #1
 8015f7a:	9304      	str	r3, [sp, #16]
 8015f7c:	9307      	str	r3, [sp, #28]
 8015f7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015f82:	931a      	str	r3, [sp, #104]	@ 0x68
 8015f84:	4654      	mov	r4, sl
 8015f86:	2205      	movs	r2, #5
 8015f88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f8c:	484e      	ldr	r0, [pc, #312]	@ (80160c8 <_svfiprintf_r+0x1e4>)
 8015f8e:	f7fa f92f 	bl	80101f0 <memchr>
 8015f92:	9a04      	ldr	r2, [sp, #16]
 8015f94:	b9d8      	cbnz	r0, 8015fce <_svfiprintf_r+0xea>
 8015f96:	06d0      	lsls	r0, r2, #27
 8015f98:	bf44      	itt	mi
 8015f9a:	2320      	movmi	r3, #32
 8015f9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015fa0:	0711      	lsls	r1, r2, #28
 8015fa2:	bf44      	itt	mi
 8015fa4:	232b      	movmi	r3, #43	@ 0x2b
 8015fa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015faa:	f89a 3000 	ldrb.w	r3, [sl]
 8015fae:	2b2a      	cmp	r3, #42	@ 0x2a
 8015fb0:	d015      	beq.n	8015fde <_svfiprintf_r+0xfa>
 8015fb2:	9a07      	ldr	r2, [sp, #28]
 8015fb4:	4654      	mov	r4, sl
 8015fb6:	2000      	movs	r0, #0
 8015fb8:	f04f 0c0a 	mov.w	ip, #10
 8015fbc:	4621      	mov	r1, r4
 8015fbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015fc2:	3b30      	subs	r3, #48	@ 0x30
 8015fc4:	2b09      	cmp	r3, #9
 8015fc6:	d94b      	bls.n	8016060 <_svfiprintf_r+0x17c>
 8015fc8:	b1b0      	cbz	r0, 8015ff8 <_svfiprintf_r+0x114>
 8015fca:	9207      	str	r2, [sp, #28]
 8015fcc:	e014      	b.n	8015ff8 <_svfiprintf_r+0x114>
 8015fce:	eba0 0308 	sub.w	r3, r0, r8
 8015fd2:	fa09 f303 	lsl.w	r3, r9, r3
 8015fd6:	4313      	orrs	r3, r2
 8015fd8:	9304      	str	r3, [sp, #16]
 8015fda:	46a2      	mov	sl, r4
 8015fdc:	e7d2      	b.n	8015f84 <_svfiprintf_r+0xa0>
 8015fde:	9b03      	ldr	r3, [sp, #12]
 8015fe0:	1d19      	adds	r1, r3, #4
 8015fe2:	681b      	ldr	r3, [r3, #0]
 8015fe4:	9103      	str	r1, [sp, #12]
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	bfbb      	ittet	lt
 8015fea:	425b      	neglt	r3, r3
 8015fec:	f042 0202 	orrlt.w	r2, r2, #2
 8015ff0:	9307      	strge	r3, [sp, #28]
 8015ff2:	9307      	strlt	r3, [sp, #28]
 8015ff4:	bfb8      	it	lt
 8015ff6:	9204      	strlt	r2, [sp, #16]
 8015ff8:	7823      	ldrb	r3, [r4, #0]
 8015ffa:	2b2e      	cmp	r3, #46	@ 0x2e
 8015ffc:	d10a      	bne.n	8016014 <_svfiprintf_r+0x130>
 8015ffe:	7863      	ldrb	r3, [r4, #1]
 8016000:	2b2a      	cmp	r3, #42	@ 0x2a
 8016002:	d132      	bne.n	801606a <_svfiprintf_r+0x186>
 8016004:	9b03      	ldr	r3, [sp, #12]
 8016006:	1d1a      	adds	r2, r3, #4
 8016008:	681b      	ldr	r3, [r3, #0]
 801600a:	9203      	str	r2, [sp, #12]
 801600c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016010:	3402      	adds	r4, #2
 8016012:	9305      	str	r3, [sp, #20]
 8016014:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80160d8 <_svfiprintf_r+0x1f4>
 8016018:	7821      	ldrb	r1, [r4, #0]
 801601a:	2203      	movs	r2, #3
 801601c:	4650      	mov	r0, sl
 801601e:	f7fa f8e7 	bl	80101f0 <memchr>
 8016022:	b138      	cbz	r0, 8016034 <_svfiprintf_r+0x150>
 8016024:	9b04      	ldr	r3, [sp, #16]
 8016026:	eba0 000a 	sub.w	r0, r0, sl
 801602a:	2240      	movs	r2, #64	@ 0x40
 801602c:	4082      	lsls	r2, r0
 801602e:	4313      	orrs	r3, r2
 8016030:	3401      	adds	r4, #1
 8016032:	9304      	str	r3, [sp, #16]
 8016034:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016038:	4824      	ldr	r0, [pc, #144]	@ (80160cc <_svfiprintf_r+0x1e8>)
 801603a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801603e:	2206      	movs	r2, #6
 8016040:	f7fa f8d6 	bl	80101f0 <memchr>
 8016044:	2800      	cmp	r0, #0
 8016046:	d036      	beq.n	80160b6 <_svfiprintf_r+0x1d2>
 8016048:	4b21      	ldr	r3, [pc, #132]	@ (80160d0 <_svfiprintf_r+0x1ec>)
 801604a:	bb1b      	cbnz	r3, 8016094 <_svfiprintf_r+0x1b0>
 801604c:	9b03      	ldr	r3, [sp, #12]
 801604e:	3307      	adds	r3, #7
 8016050:	f023 0307 	bic.w	r3, r3, #7
 8016054:	3308      	adds	r3, #8
 8016056:	9303      	str	r3, [sp, #12]
 8016058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801605a:	4433      	add	r3, r6
 801605c:	9309      	str	r3, [sp, #36]	@ 0x24
 801605e:	e76a      	b.n	8015f36 <_svfiprintf_r+0x52>
 8016060:	fb0c 3202 	mla	r2, ip, r2, r3
 8016064:	460c      	mov	r4, r1
 8016066:	2001      	movs	r0, #1
 8016068:	e7a8      	b.n	8015fbc <_svfiprintf_r+0xd8>
 801606a:	2300      	movs	r3, #0
 801606c:	3401      	adds	r4, #1
 801606e:	9305      	str	r3, [sp, #20]
 8016070:	4619      	mov	r1, r3
 8016072:	f04f 0c0a 	mov.w	ip, #10
 8016076:	4620      	mov	r0, r4
 8016078:	f810 2b01 	ldrb.w	r2, [r0], #1
 801607c:	3a30      	subs	r2, #48	@ 0x30
 801607e:	2a09      	cmp	r2, #9
 8016080:	d903      	bls.n	801608a <_svfiprintf_r+0x1a6>
 8016082:	2b00      	cmp	r3, #0
 8016084:	d0c6      	beq.n	8016014 <_svfiprintf_r+0x130>
 8016086:	9105      	str	r1, [sp, #20]
 8016088:	e7c4      	b.n	8016014 <_svfiprintf_r+0x130>
 801608a:	fb0c 2101 	mla	r1, ip, r1, r2
 801608e:	4604      	mov	r4, r0
 8016090:	2301      	movs	r3, #1
 8016092:	e7f0      	b.n	8016076 <_svfiprintf_r+0x192>
 8016094:	ab03      	add	r3, sp, #12
 8016096:	9300      	str	r3, [sp, #0]
 8016098:	462a      	mov	r2, r5
 801609a:	4b0e      	ldr	r3, [pc, #56]	@ (80160d4 <_svfiprintf_r+0x1f0>)
 801609c:	a904      	add	r1, sp, #16
 801609e:	4638      	mov	r0, r7
 80160a0:	f3af 8000 	nop.w
 80160a4:	1c42      	adds	r2, r0, #1
 80160a6:	4606      	mov	r6, r0
 80160a8:	d1d6      	bne.n	8016058 <_svfiprintf_r+0x174>
 80160aa:	89ab      	ldrh	r3, [r5, #12]
 80160ac:	065b      	lsls	r3, r3, #25
 80160ae:	f53f af2d 	bmi.w	8015f0c <_svfiprintf_r+0x28>
 80160b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80160b4:	e72c      	b.n	8015f10 <_svfiprintf_r+0x2c>
 80160b6:	ab03      	add	r3, sp, #12
 80160b8:	9300      	str	r3, [sp, #0]
 80160ba:	462a      	mov	r2, r5
 80160bc:	4b05      	ldr	r3, [pc, #20]	@ (80160d4 <_svfiprintf_r+0x1f0>)
 80160be:	a904      	add	r1, sp, #16
 80160c0:	4638      	mov	r0, r7
 80160c2:	f000 fa49 	bl	8016558 <_printf_i>
 80160c6:	e7ed      	b.n	80160a4 <_svfiprintf_r+0x1c0>
 80160c8:	08017398 	.word	0x08017398
 80160cc:	080173a2 	.word	0x080173a2
 80160d0:	00000000 	.word	0x00000000
 80160d4:	08015e2d 	.word	0x08015e2d
 80160d8:	0801739e 	.word	0x0801739e

080160dc <_sungetc_r>:
 80160dc:	b538      	push	{r3, r4, r5, lr}
 80160de:	1c4b      	adds	r3, r1, #1
 80160e0:	4614      	mov	r4, r2
 80160e2:	d103      	bne.n	80160ec <_sungetc_r+0x10>
 80160e4:	f04f 35ff 	mov.w	r5, #4294967295
 80160e8:	4628      	mov	r0, r5
 80160ea:	bd38      	pop	{r3, r4, r5, pc}
 80160ec:	8993      	ldrh	r3, [r2, #12]
 80160ee:	f023 0320 	bic.w	r3, r3, #32
 80160f2:	8193      	strh	r3, [r2, #12]
 80160f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80160f6:	6852      	ldr	r2, [r2, #4]
 80160f8:	b2cd      	uxtb	r5, r1
 80160fa:	b18b      	cbz	r3, 8016120 <_sungetc_r+0x44>
 80160fc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80160fe:	4293      	cmp	r3, r2
 8016100:	dd08      	ble.n	8016114 <_sungetc_r+0x38>
 8016102:	6823      	ldr	r3, [r4, #0]
 8016104:	1e5a      	subs	r2, r3, #1
 8016106:	6022      	str	r2, [r4, #0]
 8016108:	f803 5c01 	strb.w	r5, [r3, #-1]
 801610c:	6863      	ldr	r3, [r4, #4]
 801610e:	3301      	adds	r3, #1
 8016110:	6063      	str	r3, [r4, #4]
 8016112:	e7e9      	b.n	80160e8 <_sungetc_r+0xc>
 8016114:	4621      	mov	r1, r4
 8016116:	f000 fcc4 	bl	8016aa2 <__submore>
 801611a:	2800      	cmp	r0, #0
 801611c:	d0f1      	beq.n	8016102 <_sungetc_r+0x26>
 801611e:	e7e1      	b.n	80160e4 <_sungetc_r+0x8>
 8016120:	6921      	ldr	r1, [r4, #16]
 8016122:	6823      	ldr	r3, [r4, #0]
 8016124:	b151      	cbz	r1, 801613c <_sungetc_r+0x60>
 8016126:	4299      	cmp	r1, r3
 8016128:	d208      	bcs.n	801613c <_sungetc_r+0x60>
 801612a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801612e:	42a9      	cmp	r1, r5
 8016130:	d104      	bne.n	801613c <_sungetc_r+0x60>
 8016132:	3b01      	subs	r3, #1
 8016134:	3201      	adds	r2, #1
 8016136:	6023      	str	r3, [r4, #0]
 8016138:	6062      	str	r2, [r4, #4]
 801613a:	e7d5      	b.n	80160e8 <_sungetc_r+0xc>
 801613c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8016140:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016144:	6363      	str	r3, [r4, #52]	@ 0x34
 8016146:	2303      	movs	r3, #3
 8016148:	63a3      	str	r3, [r4, #56]	@ 0x38
 801614a:	4623      	mov	r3, r4
 801614c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016150:	6023      	str	r3, [r4, #0]
 8016152:	2301      	movs	r3, #1
 8016154:	e7dc      	b.n	8016110 <_sungetc_r+0x34>

08016156 <__ssrefill_r>:
 8016156:	b510      	push	{r4, lr}
 8016158:	460c      	mov	r4, r1
 801615a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801615c:	b169      	cbz	r1, 801617a <__ssrefill_r+0x24>
 801615e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016162:	4299      	cmp	r1, r3
 8016164:	d001      	beq.n	801616a <__ssrefill_r+0x14>
 8016166:	f7ff fd69 	bl	8015c3c <_free_r>
 801616a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801616c:	6063      	str	r3, [r4, #4]
 801616e:	2000      	movs	r0, #0
 8016170:	6360      	str	r0, [r4, #52]	@ 0x34
 8016172:	b113      	cbz	r3, 801617a <__ssrefill_r+0x24>
 8016174:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8016176:	6023      	str	r3, [r4, #0]
 8016178:	bd10      	pop	{r4, pc}
 801617a:	6923      	ldr	r3, [r4, #16]
 801617c:	6023      	str	r3, [r4, #0]
 801617e:	2300      	movs	r3, #0
 8016180:	6063      	str	r3, [r4, #4]
 8016182:	89a3      	ldrh	r3, [r4, #12]
 8016184:	f043 0320 	orr.w	r3, r3, #32
 8016188:	81a3      	strh	r3, [r4, #12]
 801618a:	f04f 30ff 	mov.w	r0, #4294967295
 801618e:	e7f3      	b.n	8016178 <__ssrefill_r+0x22>

08016190 <__ssvfiscanf_r>:
 8016190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016194:	460c      	mov	r4, r1
 8016196:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801619a:	2100      	movs	r1, #0
 801619c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80161a0:	49a6      	ldr	r1, [pc, #664]	@ (801643c <__ssvfiscanf_r+0x2ac>)
 80161a2:	91a0      	str	r1, [sp, #640]	@ 0x280
 80161a4:	f10d 0804 	add.w	r8, sp, #4
 80161a8:	49a5      	ldr	r1, [pc, #660]	@ (8016440 <__ssvfiscanf_r+0x2b0>)
 80161aa:	4fa6      	ldr	r7, [pc, #664]	@ (8016444 <__ssvfiscanf_r+0x2b4>)
 80161ac:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80161b0:	4606      	mov	r6, r0
 80161b2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80161b4:	9300      	str	r3, [sp, #0]
 80161b6:	f892 9000 	ldrb.w	r9, [r2]
 80161ba:	f1b9 0f00 	cmp.w	r9, #0
 80161be:	f000 8158 	beq.w	8016472 <__ssvfiscanf_r+0x2e2>
 80161c2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80161c6:	f013 0308 	ands.w	r3, r3, #8
 80161ca:	f102 0501 	add.w	r5, r2, #1
 80161ce:	d019      	beq.n	8016204 <__ssvfiscanf_r+0x74>
 80161d0:	6863      	ldr	r3, [r4, #4]
 80161d2:	2b00      	cmp	r3, #0
 80161d4:	dd0f      	ble.n	80161f6 <__ssvfiscanf_r+0x66>
 80161d6:	6823      	ldr	r3, [r4, #0]
 80161d8:	781a      	ldrb	r2, [r3, #0]
 80161da:	5cba      	ldrb	r2, [r7, r2]
 80161dc:	0712      	lsls	r2, r2, #28
 80161de:	d401      	bmi.n	80161e4 <__ssvfiscanf_r+0x54>
 80161e0:	462a      	mov	r2, r5
 80161e2:	e7e8      	b.n	80161b6 <__ssvfiscanf_r+0x26>
 80161e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80161e6:	3201      	adds	r2, #1
 80161e8:	9245      	str	r2, [sp, #276]	@ 0x114
 80161ea:	6862      	ldr	r2, [r4, #4]
 80161ec:	3301      	adds	r3, #1
 80161ee:	3a01      	subs	r2, #1
 80161f0:	6062      	str	r2, [r4, #4]
 80161f2:	6023      	str	r3, [r4, #0]
 80161f4:	e7ec      	b.n	80161d0 <__ssvfiscanf_r+0x40>
 80161f6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80161f8:	4621      	mov	r1, r4
 80161fa:	4630      	mov	r0, r6
 80161fc:	4798      	blx	r3
 80161fe:	2800      	cmp	r0, #0
 8016200:	d0e9      	beq.n	80161d6 <__ssvfiscanf_r+0x46>
 8016202:	e7ed      	b.n	80161e0 <__ssvfiscanf_r+0x50>
 8016204:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8016208:	f040 8085 	bne.w	8016316 <__ssvfiscanf_r+0x186>
 801620c:	9341      	str	r3, [sp, #260]	@ 0x104
 801620e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8016210:	7853      	ldrb	r3, [r2, #1]
 8016212:	2b2a      	cmp	r3, #42	@ 0x2a
 8016214:	bf02      	ittt	eq
 8016216:	2310      	moveq	r3, #16
 8016218:	1c95      	addeq	r5, r2, #2
 801621a:	9341      	streq	r3, [sp, #260]	@ 0x104
 801621c:	220a      	movs	r2, #10
 801621e:	46aa      	mov	sl, r5
 8016220:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8016224:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8016228:	2b09      	cmp	r3, #9
 801622a:	d91e      	bls.n	801626a <__ssvfiscanf_r+0xda>
 801622c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8016448 <__ssvfiscanf_r+0x2b8>
 8016230:	2203      	movs	r2, #3
 8016232:	4658      	mov	r0, fp
 8016234:	f7f9 ffdc 	bl	80101f0 <memchr>
 8016238:	b138      	cbz	r0, 801624a <__ssvfiscanf_r+0xba>
 801623a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801623c:	eba0 000b 	sub.w	r0, r0, fp
 8016240:	2301      	movs	r3, #1
 8016242:	4083      	lsls	r3, r0
 8016244:	4313      	orrs	r3, r2
 8016246:	9341      	str	r3, [sp, #260]	@ 0x104
 8016248:	4655      	mov	r5, sl
 801624a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801624e:	2b78      	cmp	r3, #120	@ 0x78
 8016250:	d806      	bhi.n	8016260 <__ssvfiscanf_r+0xd0>
 8016252:	2b57      	cmp	r3, #87	@ 0x57
 8016254:	d810      	bhi.n	8016278 <__ssvfiscanf_r+0xe8>
 8016256:	2b25      	cmp	r3, #37	@ 0x25
 8016258:	d05d      	beq.n	8016316 <__ssvfiscanf_r+0x186>
 801625a:	d857      	bhi.n	801630c <__ssvfiscanf_r+0x17c>
 801625c:	2b00      	cmp	r3, #0
 801625e:	d075      	beq.n	801634c <__ssvfiscanf_r+0x1bc>
 8016260:	2303      	movs	r3, #3
 8016262:	9347      	str	r3, [sp, #284]	@ 0x11c
 8016264:	230a      	movs	r3, #10
 8016266:	9342      	str	r3, [sp, #264]	@ 0x108
 8016268:	e088      	b.n	801637c <__ssvfiscanf_r+0x1ec>
 801626a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801626c:	fb02 1103 	mla	r1, r2, r3, r1
 8016270:	3930      	subs	r1, #48	@ 0x30
 8016272:	9143      	str	r1, [sp, #268]	@ 0x10c
 8016274:	4655      	mov	r5, sl
 8016276:	e7d2      	b.n	801621e <__ssvfiscanf_r+0x8e>
 8016278:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801627c:	2a20      	cmp	r2, #32
 801627e:	d8ef      	bhi.n	8016260 <__ssvfiscanf_r+0xd0>
 8016280:	a101      	add	r1, pc, #4	@ (adr r1, 8016288 <__ssvfiscanf_r+0xf8>)
 8016282:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016286:	bf00      	nop
 8016288:	0801635b 	.word	0x0801635b
 801628c:	08016261 	.word	0x08016261
 8016290:	08016261 	.word	0x08016261
 8016294:	080163b5 	.word	0x080163b5
 8016298:	08016261 	.word	0x08016261
 801629c:	08016261 	.word	0x08016261
 80162a0:	08016261 	.word	0x08016261
 80162a4:	08016261 	.word	0x08016261
 80162a8:	08016261 	.word	0x08016261
 80162ac:	08016261 	.word	0x08016261
 80162b0:	08016261 	.word	0x08016261
 80162b4:	080163cb 	.word	0x080163cb
 80162b8:	080163b1 	.word	0x080163b1
 80162bc:	08016313 	.word	0x08016313
 80162c0:	08016313 	.word	0x08016313
 80162c4:	08016313 	.word	0x08016313
 80162c8:	08016261 	.word	0x08016261
 80162cc:	0801636d 	.word	0x0801636d
 80162d0:	08016261 	.word	0x08016261
 80162d4:	08016261 	.word	0x08016261
 80162d8:	08016261 	.word	0x08016261
 80162dc:	08016261 	.word	0x08016261
 80162e0:	080163db 	.word	0x080163db
 80162e4:	08016375 	.word	0x08016375
 80162e8:	08016353 	.word	0x08016353
 80162ec:	08016261 	.word	0x08016261
 80162f0:	08016261 	.word	0x08016261
 80162f4:	080163d7 	.word	0x080163d7
 80162f8:	08016261 	.word	0x08016261
 80162fc:	080163b1 	.word	0x080163b1
 8016300:	08016261 	.word	0x08016261
 8016304:	08016261 	.word	0x08016261
 8016308:	0801635b 	.word	0x0801635b
 801630c:	3b45      	subs	r3, #69	@ 0x45
 801630e:	2b02      	cmp	r3, #2
 8016310:	d8a6      	bhi.n	8016260 <__ssvfiscanf_r+0xd0>
 8016312:	2305      	movs	r3, #5
 8016314:	e031      	b.n	801637a <__ssvfiscanf_r+0x1ea>
 8016316:	6863      	ldr	r3, [r4, #4]
 8016318:	2b00      	cmp	r3, #0
 801631a:	dd0d      	ble.n	8016338 <__ssvfiscanf_r+0x1a8>
 801631c:	6823      	ldr	r3, [r4, #0]
 801631e:	781a      	ldrb	r2, [r3, #0]
 8016320:	454a      	cmp	r2, r9
 8016322:	f040 80a6 	bne.w	8016472 <__ssvfiscanf_r+0x2e2>
 8016326:	3301      	adds	r3, #1
 8016328:	6862      	ldr	r2, [r4, #4]
 801632a:	6023      	str	r3, [r4, #0]
 801632c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801632e:	3a01      	subs	r2, #1
 8016330:	3301      	adds	r3, #1
 8016332:	6062      	str	r2, [r4, #4]
 8016334:	9345      	str	r3, [sp, #276]	@ 0x114
 8016336:	e753      	b.n	80161e0 <__ssvfiscanf_r+0x50>
 8016338:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801633a:	4621      	mov	r1, r4
 801633c:	4630      	mov	r0, r6
 801633e:	4798      	blx	r3
 8016340:	2800      	cmp	r0, #0
 8016342:	d0eb      	beq.n	801631c <__ssvfiscanf_r+0x18c>
 8016344:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016346:	2800      	cmp	r0, #0
 8016348:	f040 808b 	bne.w	8016462 <__ssvfiscanf_r+0x2d2>
 801634c:	f04f 30ff 	mov.w	r0, #4294967295
 8016350:	e08b      	b.n	801646a <__ssvfiscanf_r+0x2da>
 8016352:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8016354:	f042 0220 	orr.w	r2, r2, #32
 8016358:	9241      	str	r2, [sp, #260]	@ 0x104
 801635a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801635c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8016360:	9241      	str	r2, [sp, #260]	@ 0x104
 8016362:	2210      	movs	r2, #16
 8016364:	2b6e      	cmp	r3, #110	@ 0x6e
 8016366:	9242      	str	r2, [sp, #264]	@ 0x108
 8016368:	d902      	bls.n	8016370 <__ssvfiscanf_r+0x1e0>
 801636a:	e005      	b.n	8016378 <__ssvfiscanf_r+0x1e8>
 801636c:	2300      	movs	r3, #0
 801636e:	9342      	str	r3, [sp, #264]	@ 0x108
 8016370:	2303      	movs	r3, #3
 8016372:	e002      	b.n	801637a <__ssvfiscanf_r+0x1ea>
 8016374:	2308      	movs	r3, #8
 8016376:	9342      	str	r3, [sp, #264]	@ 0x108
 8016378:	2304      	movs	r3, #4
 801637a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801637c:	6863      	ldr	r3, [r4, #4]
 801637e:	2b00      	cmp	r3, #0
 8016380:	dd39      	ble.n	80163f6 <__ssvfiscanf_r+0x266>
 8016382:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8016384:	0659      	lsls	r1, r3, #25
 8016386:	d404      	bmi.n	8016392 <__ssvfiscanf_r+0x202>
 8016388:	6823      	ldr	r3, [r4, #0]
 801638a:	781a      	ldrb	r2, [r3, #0]
 801638c:	5cba      	ldrb	r2, [r7, r2]
 801638e:	0712      	lsls	r2, r2, #28
 8016390:	d438      	bmi.n	8016404 <__ssvfiscanf_r+0x274>
 8016392:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8016394:	2b02      	cmp	r3, #2
 8016396:	dc47      	bgt.n	8016428 <__ssvfiscanf_r+0x298>
 8016398:	466b      	mov	r3, sp
 801639a:	4622      	mov	r2, r4
 801639c:	a941      	add	r1, sp, #260	@ 0x104
 801639e:	4630      	mov	r0, r6
 80163a0:	f000 f9f8 	bl	8016794 <_scanf_chars>
 80163a4:	2801      	cmp	r0, #1
 80163a6:	d064      	beq.n	8016472 <__ssvfiscanf_r+0x2e2>
 80163a8:	2802      	cmp	r0, #2
 80163aa:	f47f af19 	bne.w	80161e0 <__ssvfiscanf_r+0x50>
 80163ae:	e7c9      	b.n	8016344 <__ssvfiscanf_r+0x1b4>
 80163b0:	220a      	movs	r2, #10
 80163b2:	e7d7      	b.n	8016364 <__ssvfiscanf_r+0x1d4>
 80163b4:	4629      	mov	r1, r5
 80163b6:	4640      	mov	r0, r8
 80163b8:	f000 fb3a 	bl	8016a30 <__sccl>
 80163bc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80163be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80163c2:	9341      	str	r3, [sp, #260]	@ 0x104
 80163c4:	4605      	mov	r5, r0
 80163c6:	2301      	movs	r3, #1
 80163c8:	e7d7      	b.n	801637a <__ssvfiscanf_r+0x1ea>
 80163ca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80163cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80163d0:	9341      	str	r3, [sp, #260]	@ 0x104
 80163d2:	2300      	movs	r3, #0
 80163d4:	e7d1      	b.n	801637a <__ssvfiscanf_r+0x1ea>
 80163d6:	2302      	movs	r3, #2
 80163d8:	e7cf      	b.n	801637a <__ssvfiscanf_r+0x1ea>
 80163da:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80163dc:	06c3      	lsls	r3, r0, #27
 80163de:	f53f aeff 	bmi.w	80161e0 <__ssvfiscanf_r+0x50>
 80163e2:	9b00      	ldr	r3, [sp, #0]
 80163e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80163e6:	1d19      	adds	r1, r3, #4
 80163e8:	9100      	str	r1, [sp, #0]
 80163ea:	681b      	ldr	r3, [r3, #0]
 80163ec:	07c0      	lsls	r0, r0, #31
 80163ee:	bf4c      	ite	mi
 80163f0:	801a      	strhmi	r2, [r3, #0]
 80163f2:	601a      	strpl	r2, [r3, #0]
 80163f4:	e6f4      	b.n	80161e0 <__ssvfiscanf_r+0x50>
 80163f6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80163f8:	4621      	mov	r1, r4
 80163fa:	4630      	mov	r0, r6
 80163fc:	4798      	blx	r3
 80163fe:	2800      	cmp	r0, #0
 8016400:	d0bf      	beq.n	8016382 <__ssvfiscanf_r+0x1f2>
 8016402:	e79f      	b.n	8016344 <__ssvfiscanf_r+0x1b4>
 8016404:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8016406:	3201      	adds	r2, #1
 8016408:	9245      	str	r2, [sp, #276]	@ 0x114
 801640a:	6862      	ldr	r2, [r4, #4]
 801640c:	3a01      	subs	r2, #1
 801640e:	2a00      	cmp	r2, #0
 8016410:	6062      	str	r2, [r4, #4]
 8016412:	dd02      	ble.n	801641a <__ssvfiscanf_r+0x28a>
 8016414:	3301      	adds	r3, #1
 8016416:	6023      	str	r3, [r4, #0]
 8016418:	e7b6      	b.n	8016388 <__ssvfiscanf_r+0x1f8>
 801641a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801641c:	4621      	mov	r1, r4
 801641e:	4630      	mov	r0, r6
 8016420:	4798      	blx	r3
 8016422:	2800      	cmp	r0, #0
 8016424:	d0b0      	beq.n	8016388 <__ssvfiscanf_r+0x1f8>
 8016426:	e78d      	b.n	8016344 <__ssvfiscanf_r+0x1b4>
 8016428:	2b04      	cmp	r3, #4
 801642a:	dc0f      	bgt.n	801644c <__ssvfiscanf_r+0x2bc>
 801642c:	466b      	mov	r3, sp
 801642e:	4622      	mov	r2, r4
 8016430:	a941      	add	r1, sp, #260	@ 0x104
 8016432:	4630      	mov	r0, r6
 8016434:	f000 fa08 	bl	8016848 <_scanf_i>
 8016438:	e7b4      	b.n	80163a4 <__ssvfiscanf_r+0x214>
 801643a:	bf00      	nop
 801643c:	080160dd 	.word	0x080160dd
 8016440:	08016157 	.word	0x08016157
 8016444:	080173e7 	.word	0x080173e7
 8016448:	0801739e 	.word	0x0801739e
 801644c:	4b0a      	ldr	r3, [pc, #40]	@ (8016478 <__ssvfiscanf_r+0x2e8>)
 801644e:	2b00      	cmp	r3, #0
 8016450:	f43f aec6 	beq.w	80161e0 <__ssvfiscanf_r+0x50>
 8016454:	466b      	mov	r3, sp
 8016456:	4622      	mov	r2, r4
 8016458:	a941      	add	r1, sp, #260	@ 0x104
 801645a:	4630      	mov	r0, r6
 801645c:	f3af 8000 	nop.w
 8016460:	e7a0      	b.n	80163a4 <__ssvfiscanf_r+0x214>
 8016462:	89a3      	ldrh	r3, [r4, #12]
 8016464:	065b      	lsls	r3, r3, #25
 8016466:	f53f af71 	bmi.w	801634c <__ssvfiscanf_r+0x1bc>
 801646a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801646e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016472:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8016474:	e7f9      	b.n	801646a <__ssvfiscanf_r+0x2da>
 8016476:	bf00      	nop
 8016478:	00000000 	.word	0x00000000

0801647c <_printf_common>:
 801647c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016480:	4616      	mov	r6, r2
 8016482:	4698      	mov	r8, r3
 8016484:	688a      	ldr	r2, [r1, #8]
 8016486:	690b      	ldr	r3, [r1, #16]
 8016488:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801648c:	4293      	cmp	r3, r2
 801648e:	bfb8      	it	lt
 8016490:	4613      	movlt	r3, r2
 8016492:	6033      	str	r3, [r6, #0]
 8016494:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016498:	4607      	mov	r7, r0
 801649a:	460c      	mov	r4, r1
 801649c:	b10a      	cbz	r2, 80164a2 <_printf_common+0x26>
 801649e:	3301      	adds	r3, #1
 80164a0:	6033      	str	r3, [r6, #0]
 80164a2:	6823      	ldr	r3, [r4, #0]
 80164a4:	0699      	lsls	r1, r3, #26
 80164a6:	bf42      	ittt	mi
 80164a8:	6833      	ldrmi	r3, [r6, #0]
 80164aa:	3302      	addmi	r3, #2
 80164ac:	6033      	strmi	r3, [r6, #0]
 80164ae:	6825      	ldr	r5, [r4, #0]
 80164b0:	f015 0506 	ands.w	r5, r5, #6
 80164b4:	d106      	bne.n	80164c4 <_printf_common+0x48>
 80164b6:	f104 0a19 	add.w	sl, r4, #25
 80164ba:	68e3      	ldr	r3, [r4, #12]
 80164bc:	6832      	ldr	r2, [r6, #0]
 80164be:	1a9b      	subs	r3, r3, r2
 80164c0:	42ab      	cmp	r3, r5
 80164c2:	dc26      	bgt.n	8016512 <_printf_common+0x96>
 80164c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80164c8:	6822      	ldr	r2, [r4, #0]
 80164ca:	3b00      	subs	r3, #0
 80164cc:	bf18      	it	ne
 80164ce:	2301      	movne	r3, #1
 80164d0:	0692      	lsls	r2, r2, #26
 80164d2:	d42b      	bmi.n	801652c <_printf_common+0xb0>
 80164d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80164d8:	4641      	mov	r1, r8
 80164da:	4638      	mov	r0, r7
 80164dc:	47c8      	blx	r9
 80164de:	3001      	adds	r0, #1
 80164e0:	d01e      	beq.n	8016520 <_printf_common+0xa4>
 80164e2:	6823      	ldr	r3, [r4, #0]
 80164e4:	6922      	ldr	r2, [r4, #16]
 80164e6:	f003 0306 	and.w	r3, r3, #6
 80164ea:	2b04      	cmp	r3, #4
 80164ec:	bf02      	ittt	eq
 80164ee:	68e5      	ldreq	r5, [r4, #12]
 80164f0:	6833      	ldreq	r3, [r6, #0]
 80164f2:	1aed      	subeq	r5, r5, r3
 80164f4:	68a3      	ldr	r3, [r4, #8]
 80164f6:	bf0c      	ite	eq
 80164f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80164fc:	2500      	movne	r5, #0
 80164fe:	4293      	cmp	r3, r2
 8016500:	bfc4      	itt	gt
 8016502:	1a9b      	subgt	r3, r3, r2
 8016504:	18ed      	addgt	r5, r5, r3
 8016506:	2600      	movs	r6, #0
 8016508:	341a      	adds	r4, #26
 801650a:	42b5      	cmp	r5, r6
 801650c:	d11a      	bne.n	8016544 <_printf_common+0xc8>
 801650e:	2000      	movs	r0, #0
 8016510:	e008      	b.n	8016524 <_printf_common+0xa8>
 8016512:	2301      	movs	r3, #1
 8016514:	4652      	mov	r2, sl
 8016516:	4641      	mov	r1, r8
 8016518:	4638      	mov	r0, r7
 801651a:	47c8      	blx	r9
 801651c:	3001      	adds	r0, #1
 801651e:	d103      	bne.n	8016528 <_printf_common+0xac>
 8016520:	f04f 30ff 	mov.w	r0, #4294967295
 8016524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016528:	3501      	adds	r5, #1
 801652a:	e7c6      	b.n	80164ba <_printf_common+0x3e>
 801652c:	18e1      	adds	r1, r4, r3
 801652e:	1c5a      	adds	r2, r3, #1
 8016530:	2030      	movs	r0, #48	@ 0x30
 8016532:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016536:	4422      	add	r2, r4
 8016538:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801653c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016540:	3302      	adds	r3, #2
 8016542:	e7c7      	b.n	80164d4 <_printf_common+0x58>
 8016544:	2301      	movs	r3, #1
 8016546:	4622      	mov	r2, r4
 8016548:	4641      	mov	r1, r8
 801654a:	4638      	mov	r0, r7
 801654c:	47c8      	blx	r9
 801654e:	3001      	adds	r0, #1
 8016550:	d0e6      	beq.n	8016520 <_printf_common+0xa4>
 8016552:	3601      	adds	r6, #1
 8016554:	e7d9      	b.n	801650a <_printf_common+0x8e>
	...

08016558 <_printf_i>:
 8016558:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801655c:	7e0f      	ldrb	r7, [r1, #24]
 801655e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016560:	2f78      	cmp	r7, #120	@ 0x78
 8016562:	4691      	mov	r9, r2
 8016564:	4680      	mov	r8, r0
 8016566:	460c      	mov	r4, r1
 8016568:	469a      	mov	sl, r3
 801656a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801656e:	d807      	bhi.n	8016580 <_printf_i+0x28>
 8016570:	2f62      	cmp	r7, #98	@ 0x62
 8016572:	d80a      	bhi.n	801658a <_printf_i+0x32>
 8016574:	2f00      	cmp	r7, #0
 8016576:	f000 80d1 	beq.w	801671c <_printf_i+0x1c4>
 801657a:	2f58      	cmp	r7, #88	@ 0x58
 801657c:	f000 80b8 	beq.w	80166f0 <_printf_i+0x198>
 8016580:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016584:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016588:	e03a      	b.n	8016600 <_printf_i+0xa8>
 801658a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801658e:	2b15      	cmp	r3, #21
 8016590:	d8f6      	bhi.n	8016580 <_printf_i+0x28>
 8016592:	a101      	add	r1, pc, #4	@ (adr r1, 8016598 <_printf_i+0x40>)
 8016594:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016598:	080165f1 	.word	0x080165f1
 801659c:	08016605 	.word	0x08016605
 80165a0:	08016581 	.word	0x08016581
 80165a4:	08016581 	.word	0x08016581
 80165a8:	08016581 	.word	0x08016581
 80165ac:	08016581 	.word	0x08016581
 80165b0:	08016605 	.word	0x08016605
 80165b4:	08016581 	.word	0x08016581
 80165b8:	08016581 	.word	0x08016581
 80165bc:	08016581 	.word	0x08016581
 80165c0:	08016581 	.word	0x08016581
 80165c4:	08016703 	.word	0x08016703
 80165c8:	0801662f 	.word	0x0801662f
 80165cc:	080166bd 	.word	0x080166bd
 80165d0:	08016581 	.word	0x08016581
 80165d4:	08016581 	.word	0x08016581
 80165d8:	08016725 	.word	0x08016725
 80165dc:	08016581 	.word	0x08016581
 80165e0:	0801662f 	.word	0x0801662f
 80165e4:	08016581 	.word	0x08016581
 80165e8:	08016581 	.word	0x08016581
 80165ec:	080166c5 	.word	0x080166c5
 80165f0:	6833      	ldr	r3, [r6, #0]
 80165f2:	1d1a      	adds	r2, r3, #4
 80165f4:	681b      	ldr	r3, [r3, #0]
 80165f6:	6032      	str	r2, [r6, #0]
 80165f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80165fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8016600:	2301      	movs	r3, #1
 8016602:	e09c      	b.n	801673e <_printf_i+0x1e6>
 8016604:	6833      	ldr	r3, [r6, #0]
 8016606:	6820      	ldr	r0, [r4, #0]
 8016608:	1d19      	adds	r1, r3, #4
 801660a:	6031      	str	r1, [r6, #0]
 801660c:	0606      	lsls	r6, r0, #24
 801660e:	d501      	bpl.n	8016614 <_printf_i+0xbc>
 8016610:	681d      	ldr	r5, [r3, #0]
 8016612:	e003      	b.n	801661c <_printf_i+0xc4>
 8016614:	0645      	lsls	r5, r0, #25
 8016616:	d5fb      	bpl.n	8016610 <_printf_i+0xb8>
 8016618:	f9b3 5000 	ldrsh.w	r5, [r3]
 801661c:	2d00      	cmp	r5, #0
 801661e:	da03      	bge.n	8016628 <_printf_i+0xd0>
 8016620:	232d      	movs	r3, #45	@ 0x2d
 8016622:	426d      	negs	r5, r5
 8016624:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016628:	4858      	ldr	r0, [pc, #352]	@ (801678c <_printf_i+0x234>)
 801662a:	230a      	movs	r3, #10
 801662c:	e011      	b.n	8016652 <_printf_i+0xfa>
 801662e:	6821      	ldr	r1, [r4, #0]
 8016630:	6833      	ldr	r3, [r6, #0]
 8016632:	0608      	lsls	r0, r1, #24
 8016634:	f853 5b04 	ldr.w	r5, [r3], #4
 8016638:	d402      	bmi.n	8016640 <_printf_i+0xe8>
 801663a:	0649      	lsls	r1, r1, #25
 801663c:	bf48      	it	mi
 801663e:	b2ad      	uxthmi	r5, r5
 8016640:	2f6f      	cmp	r7, #111	@ 0x6f
 8016642:	4852      	ldr	r0, [pc, #328]	@ (801678c <_printf_i+0x234>)
 8016644:	6033      	str	r3, [r6, #0]
 8016646:	bf14      	ite	ne
 8016648:	230a      	movne	r3, #10
 801664a:	2308      	moveq	r3, #8
 801664c:	2100      	movs	r1, #0
 801664e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8016652:	6866      	ldr	r6, [r4, #4]
 8016654:	60a6      	str	r6, [r4, #8]
 8016656:	2e00      	cmp	r6, #0
 8016658:	db05      	blt.n	8016666 <_printf_i+0x10e>
 801665a:	6821      	ldr	r1, [r4, #0]
 801665c:	432e      	orrs	r6, r5
 801665e:	f021 0104 	bic.w	r1, r1, #4
 8016662:	6021      	str	r1, [r4, #0]
 8016664:	d04b      	beq.n	80166fe <_printf_i+0x1a6>
 8016666:	4616      	mov	r6, r2
 8016668:	fbb5 f1f3 	udiv	r1, r5, r3
 801666c:	fb03 5711 	mls	r7, r3, r1, r5
 8016670:	5dc7      	ldrb	r7, [r0, r7]
 8016672:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016676:	462f      	mov	r7, r5
 8016678:	42bb      	cmp	r3, r7
 801667a:	460d      	mov	r5, r1
 801667c:	d9f4      	bls.n	8016668 <_printf_i+0x110>
 801667e:	2b08      	cmp	r3, #8
 8016680:	d10b      	bne.n	801669a <_printf_i+0x142>
 8016682:	6823      	ldr	r3, [r4, #0]
 8016684:	07df      	lsls	r7, r3, #31
 8016686:	d508      	bpl.n	801669a <_printf_i+0x142>
 8016688:	6923      	ldr	r3, [r4, #16]
 801668a:	6861      	ldr	r1, [r4, #4]
 801668c:	4299      	cmp	r1, r3
 801668e:	bfde      	ittt	le
 8016690:	2330      	movle	r3, #48	@ 0x30
 8016692:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016696:	f106 36ff 	addle.w	r6, r6, #4294967295
 801669a:	1b92      	subs	r2, r2, r6
 801669c:	6122      	str	r2, [r4, #16]
 801669e:	f8cd a000 	str.w	sl, [sp]
 80166a2:	464b      	mov	r3, r9
 80166a4:	aa03      	add	r2, sp, #12
 80166a6:	4621      	mov	r1, r4
 80166a8:	4640      	mov	r0, r8
 80166aa:	f7ff fee7 	bl	801647c <_printf_common>
 80166ae:	3001      	adds	r0, #1
 80166b0:	d14a      	bne.n	8016748 <_printf_i+0x1f0>
 80166b2:	f04f 30ff 	mov.w	r0, #4294967295
 80166b6:	b004      	add	sp, #16
 80166b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166bc:	6823      	ldr	r3, [r4, #0]
 80166be:	f043 0320 	orr.w	r3, r3, #32
 80166c2:	6023      	str	r3, [r4, #0]
 80166c4:	4832      	ldr	r0, [pc, #200]	@ (8016790 <_printf_i+0x238>)
 80166c6:	2778      	movs	r7, #120	@ 0x78
 80166c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80166cc:	6823      	ldr	r3, [r4, #0]
 80166ce:	6831      	ldr	r1, [r6, #0]
 80166d0:	061f      	lsls	r7, r3, #24
 80166d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80166d6:	d402      	bmi.n	80166de <_printf_i+0x186>
 80166d8:	065f      	lsls	r7, r3, #25
 80166da:	bf48      	it	mi
 80166dc:	b2ad      	uxthmi	r5, r5
 80166de:	6031      	str	r1, [r6, #0]
 80166e0:	07d9      	lsls	r1, r3, #31
 80166e2:	bf44      	itt	mi
 80166e4:	f043 0320 	orrmi.w	r3, r3, #32
 80166e8:	6023      	strmi	r3, [r4, #0]
 80166ea:	b11d      	cbz	r5, 80166f4 <_printf_i+0x19c>
 80166ec:	2310      	movs	r3, #16
 80166ee:	e7ad      	b.n	801664c <_printf_i+0xf4>
 80166f0:	4826      	ldr	r0, [pc, #152]	@ (801678c <_printf_i+0x234>)
 80166f2:	e7e9      	b.n	80166c8 <_printf_i+0x170>
 80166f4:	6823      	ldr	r3, [r4, #0]
 80166f6:	f023 0320 	bic.w	r3, r3, #32
 80166fa:	6023      	str	r3, [r4, #0]
 80166fc:	e7f6      	b.n	80166ec <_printf_i+0x194>
 80166fe:	4616      	mov	r6, r2
 8016700:	e7bd      	b.n	801667e <_printf_i+0x126>
 8016702:	6833      	ldr	r3, [r6, #0]
 8016704:	6825      	ldr	r5, [r4, #0]
 8016706:	6961      	ldr	r1, [r4, #20]
 8016708:	1d18      	adds	r0, r3, #4
 801670a:	6030      	str	r0, [r6, #0]
 801670c:	062e      	lsls	r6, r5, #24
 801670e:	681b      	ldr	r3, [r3, #0]
 8016710:	d501      	bpl.n	8016716 <_printf_i+0x1be>
 8016712:	6019      	str	r1, [r3, #0]
 8016714:	e002      	b.n	801671c <_printf_i+0x1c4>
 8016716:	0668      	lsls	r0, r5, #25
 8016718:	d5fb      	bpl.n	8016712 <_printf_i+0x1ba>
 801671a:	8019      	strh	r1, [r3, #0]
 801671c:	2300      	movs	r3, #0
 801671e:	6123      	str	r3, [r4, #16]
 8016720:	4616      	mov	r6, r2
 8016722:	e7bc      	b.n	801669e <_printf_i+0x146>
 8016724:	6833      	ldr	r3, [r6, #0]
 8016726:	1d1a      	adds	r2, r3, #4
 8016728:	6032      	str	r2, [r6, #0]
 801672a:	681e      	ldr	r6, [r3, #0]
 801672c:	6862      	ldr	r2, [r4, #4]
 801672e:	2100      	movs	r1, #0
 8016730:	4630      	mov	r0, r6
 8016732:	f7f9 fd5d 	bl	80101f0 <memchr>
 8016736:	b108      	cbz	r0, 801673c <_printf_i+0x1e4>
 8016738:	1b80      	subs	r0, r0, r6
 801673a:	6060      	str	r0, [r4, #4]
 801673c:	6863      	ldr	r3, [r4, #4]
 801673e:	6123      	str	r3, [r4, #16]
 8016740:	2300      	movs	r3, #0
 8016742:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016746:	e7aa      	b.n	801669e <_printf_i+0x146>
 8016748:	6923      	ldr	r3, [r4, #16]
 801674a:	4632      	mov	r2, r6
 801674c:	4649      	mov	r1, r9
 801674e:	4640      	mov	r0, r8
 8016750:	47d0      	blx	sl
 8016752:	3001      	adds	r0, #1
 8016754:	d0ad      	beq.n	80166b2 <_printf_i+0x15a>
 8016756:	6823      	ldr	r3, [r4, #0]
 8016758:	079b      	lsls	r3, r3, #30
 801675a:	d413      	bmi.n	8016784 <_printf_i+0x22c>
 801675c:	68e0      	ldr	r0, [r4, #12]
 801675e:	9b03      	ldr	r3, [sp, #12]
 8016760:	4298      	cmp	r0, r3
 8016762:	bfb8      	it	lt
 8016764:	4618      	movlt	r0, r3
 8016766:	e7a6      	b.n	80166b6 <_printf_i+0x15e>
 8016768:	2301      	movs	r3, #1
 801676a:	4632      	mov	r2, r6
 801676c:	4649      	mov	r1, r9
 801676e:	4640      	mov	r0, r8
 8016770:	47d0      	blx	sl
 8016772:	3001      	adds	r0, #1
 8016774:	d09d      	beq.n	80166b2 <_printf_i+0x15a>
 8016776:	3501      	adds	r5, #1
 8016778:	68e3      	ldr	r3, [r4, #12]
 801677a:	9903      	ldr	r1, [sp, #12]
 801677c:	1a5b      	subs	r3, r3, r1
 801677e:	42ab      	cmp	r3, r5
 8016780:	dcf2      	bgt.n	8016768 <_printf_i+0x210>
 8016782:	e7eb      	b.n	801675c <_printf_i+0x204>
 8016784:	2500      	movs	r5, #0
 8016786:	f104 0619 	add.w	r6, r4, #25
 801678a:	e7f5      	b.n	8016778 <_printf_i+0x220>
 801678c:	080173a9 	.word	0x080173a9
 8016790:	080173ba 	.word	0x080173ba

08016794 <_scanf_chars>:
 8016794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016798:	4615      	mov	r5, r2
 801679a:	688a      	ldr	r2, [r1, #8]
 801679c:	4680      	mov	r8, r0
 801679e:	460c      	mov	r4, r1
 80167a0:	b932      	cbnz	r2, 80167b0 <_scanf_chars+0x1c>
 80167a2:	698a      	ldr	r2, [r1, #24]
 80167a4:	2a00      	cmp	r2, #0
 80167a6:	bf14      	ite	ne
 80167a8:	f04f 32ff 	movne.w	r2, #4294967295
 80167ac:	2201      	moveq	r2, #1
 80167ae:	608a      	str	r2, [r1, #8]
 80167b0:	6822      	ldr	r2, [r4, #0]
 80167b2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8016844 <_scanf_chars+0xb0>
 80167b6:	06d1      	lsls	r1, r2, #27
 80167b8:	bf5f      	itttt	pl
 80167ba:	681a      	ldrpl	r2, [r3, #0]
 80167bc:	1d11      	addpl	r1, r2, #4
 80167be:	6019      	strpl	r1, [r3, #0]
 80167c0:	6816      	ldrpl	r6, [r2, #0]
 80167c2:	2700      	movs	r7, #0
 80167c4:	69a0      	ldr	r0, [r4, #24]
 80167c6:	b188      	cbz	r0, 80167ec <_scanf_chars+0x58>
 80167c8:	2801      	cmp	r0, #1
 80167ca:	d107      	bne.n	80167dc <_scanf_chars+0x48>
 80167cc:	682b      	ldr	r3, [r5, #0]
 80167ce:	781a      	ldrb	r2, [r3, #0]
 80167d0:	6963      	ldr	r3, [r4, #20]
 80167d2:	5c9b      	ldrb	r3, [r3, r2]
 80167d4:	b953      	cbnz	r3, 80167ec <_scanf_chars+0x58>
 80167d6:	2f00      	cmp	r7, #0
 80167d8:	d031      	beq.n	801683e <_scanf_chars+0xaa>
 80167da:	e022      	b.n	8016822 <_scanf_chars+0x8e>
 80167dc:	2802      	cmp	r0, #2
 80167de:	d120      	bne.n	8016822 <_scanf_chars+0x8e>
 80167e0:	682b      	ldr	r3, [r5, #0]
 80167e2:	781b      	ldrb	r3, [r3, #0]
 80167e4:	f819 3003 	ldrb.w	r3, [r9, r3]
 80167e8:	071b      	lsls	r3, r3, #28
 80167ea:	d41a      	bmi.n	8016822 <_scanf_chars+0x8e>
 80167ec:	6823      	ldr	r3, [r4, #0]
 80167ee:	06da      	lsls	r2, r3, #27
 80167f0:	bf5e      	ittt	pl
 80167f2:	682b      	ldrpl	r3, [r5, #0]
 80167f4:	781b      	ldrbpl	r3, [r3, #0]
 80167f6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80167fa:	682a      	ldr	r2, [r5, #0]
 80167fc:	686b      	ldr	r3, [r5, #4]
 80167fe:	3201      	adds	r2, #1
 8016800:	602a      	str	r2, [r5, #0]
 8016802:	68a2      	ldr	r2, [r4, #8]
 8016804:	3b01      	subs	r3, #1
 8016806:	3a01      	subs	r2, #1
 8016808:	606b      	str	r3, [r5, #4]
 801680a:	3701      	adds	r7, #1
 801680c:	60a2      	str	r2, [r4, #8]
 801680e:	b142      	cbz	r2, 8016822 <_scanf_chars+0x8e>
 8016810:	2b00      	cmp	r3, #0
 8016812:	dcd7      	bgt.n	80167c4 <_scanf_chars+0x30>
 8016814:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8016818:	4629      	mov	r1, r5
 801681a:	4640      	mov	r0, r8
 801681c:	4798      	blx	r3
 801681e:	2800      	cmp	r0, #0
 8016820:	d0d0      	beq.n	80167c4 <_scanf_chars+0x30>
 8016822:	6823      	ldr	r3, [r4, #0]
 8016824:	f013 0310 	ands.w	r3, r3, #16
 8016828:	d105      	bne.n	8016836 <_scanf_chars+0xa2>
 801682a:	68e2      	ldr	r2, [r4, #12]
 801682c:	3201      	adds	r2, #1
 801682e:	60e2      	str	r2, [r4, #12]
 8016830:	69a2      	ldr	r2, [r4, #24]
 8016832:	b102      	cbz	r2, 8016836 <_scanf_chars+0xa2>
 8016834:	7033      	strb	r3, [r6, #0]
 8016836:	6923      	ldr	r3, [r4, #16]
 8016838:	443b      	add	r3, r7
 801683a:	6123      	str	r3, [r4, #16]
 801683c:	2000      	movs	r0, #0
 801683e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016842:	bf00      	nop
 8016844:	080173e7 	.word	0x080173e7

08016848 <_scanf_i>:
 8016848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801684c:	4698      	mov	r8, r3
 801684e:	4b74      	ldr	r3, [pc, #464]	@ (8016a20 <_scanf_i+0x1d8>)
 8016850:	460c      	mov	r4, r1
 8016852:	4682      	mov	sl, r0
 8016854:	4616      	mov	r6, r2
 8016856:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801685a:	b087      	sub	sp, #28
 801685c:	ab03      	add	r3, sp, #12
 801685e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016862:	4b70      	ldr	r3, [pc, #448]	@ (8016a24 <_scanf_i+0x1dc>)
 8016864:	69a1      	ldr	r1, [r4, #24]
 8016866:	4a70      	ldr	r2, [pc, #448]	@ (8016a28 <_scanf_i+0x1e0>)
 8016868:	2903      	cmp	r1, #3
 801686a:	bf08      	it	eq
 801686c:	461a      	moveq	r2, r3
 801686e:	68a3      	ldr	r3, [r4, #8]
 8016870:	9201      	str	r2, [sp, #4]
 8016872:	1e5a      	subs	r2, r3, #1
 8016874:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8016878:	bf88      	it	hi
 801687a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801687e:	4627      	mov	r7, r4
 8016880:	bf82      	ittt	hi
 8016882:	eb03 0905 	addhi.w	r9, r3, r5
 8016886:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801688a:	60a3      	strhi	r3, [r4, #8]
 801688c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8016890:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8016894:	bf98      	it	ls
 8016896:	f04f 0900 	movls.w	r9, #0
 801689a:	6023      	str	r3, [r4, #0]
 801689c:	463d      	mov	r5, r7
 801689e:	f04f 0b00 	mov.w	fp, #0
 80168a2:	6831      	ldr	r1, [r6, #0]
 80168a4:	ab03      	add	r3, sp, #12
 80168a6:	7809      	ldrb	r1, [r1, #0]
 80168a8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80168ac:	2202      	movs	r2, #2
 80168ae:	f7f9 fc9f 	bl	80101f0 <memchr>
 80168b2:	b328      	cbz	r0, 8016900 <_scanf_i+0xb8>
 80168b4:	f1bb 0f01 	cmp.w	fp, #1
 80168b8:	d159      	bne.n	801696e <_scanf_i+0x126>
 80168ba:	6862      	ldr	r2, [r4, #4]
 80168bc:	b92a      	cbnz	r2, 80168ca <_scanf_i+0x82>
 80168be:	6822      	ldr	r2, [r4, #0]
 80168c0:	2108      	movs	r1, #8
 80168c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80168c6:	6061      	str	r1, [r4, #4]
 80168c8:	6022      	str	r2, [r4, #0]
 80168ca:	6822      	ldr	r2, [r4, #0]
 80168cc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80168d0:	6022      	str	r2, [r4, #0]
 80168d2:	68a2      	ldr	r2, [r4, #8]
 80168d4:	1e51      	subs	r1, r2, #1
 80168d6:	60a1      	str	r1, [r4, #8]
 80168d8:	b192      	cbz	r2, 8016900 <_scanf_i+0xb8>
 80168da:	6832      	ldr	r2, [r6, #0]
 80168dc:	1c51      	adds	r1, r2, #1
 80168de:	6031      	str	r1, [r6, #0]
 80168e0:	7812      	ldrb	r2, [r2, #0]
 80168e2:	f805 2b01 	strb.w	r2, [r5], #1
 80168e6:	6872      	ldr	r2, [r6, #4]
 80168e8:	3a01      	subs	r2, #1
 80168ea:	2a00      	cmp	r2, #0
 80168ec:	6072      	str	r2, [r6, #4]
 80168ee:	dc07      	bgt.n	8016900 <_scanf_i+0xb8>
 80168f0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80168f4:	4631      	mov	r1, r6
 80168f6:	4650      	mov	r0, sl
 80168f8:	4790      	blx	r2
 80168fa:	2800      	cmp	r0, #0
 80168fc:	f040 8085 	bne.w	8016a0a <_scanf_i+0x1c2>
 8016900:	f10b 0b01 	add.w	fp, fp, #1
 8016904:	f1bb 0f03 	cmp.w	fp, #3
 8016908:	d1cb      	bne.n	80168a2 <_scanf_i+0x5a>
 801690a:	6863      	ldr	r3, [r4, #4]
 801690c:	b90b      	cbnz	r3, 8016912 <_scanf_i+0xca>
 801690e:	230a      	movs	r3, #10
 8016910:	6063      	str	r3, [r4, #4]
 8016912:	6863      	ldr	r3, [r4, #4]
 8016914:	4945      	ldr	r1, [pc, #276]	@ (8016a2c <_scanf_i+0x1e4>)
 8016916:	6960      	ldr	r0, [r4, #20]
 8016918:	1ac9      	subs	r1, r1, r3
 801691a:	f000 f889 	bl	8016a30 <__sccl>
 801691e:	f04f 0b00 	mov.w	fp, #0
 8016922:	68a3      	ldr	r3, [r4, #8]
 8016924:	6822      	ldr	r2, [r4, #0]
 8016926:	2b00      	cmp	r3, #0
 8016928:	d03d      	beq.n	80169a6 <_scanf_i+0x15e>
 801692a:	6831      	ldr	r1, [r6, #0]
 801692c:	6960      	ldr	r0, [r4, #20]
 801692e:	f891 c000 	ldrb.w	ip, [r1]
 8016932:	f810 000c 	ldrb.w	r0, [r0, ip]
 8016936:	2800      	cmp	r0, #0
 8016938:	d035      	beq.n	80169a6 <_scanf_i+0x15e>
 801693a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801693e:	d124      	bne.n	801698a <_scanf_i+0x142>
 8016940:	0510      	lsls	r0, r2, #20
 8016942:	d522      	bpl.n	801698a <_scanf_i+0x142>
 8016944:	f10b 0b01 	add.w	fp, fp, #1
 8016948:	f1b9 0f00 	cmp.w	r9, #0
 801694c:	d003      	beq.n	8016956 <_scanf_i+0x10e>
 801694e:	3301      	adds	r3, #1
 8016950:	f109 39ff 	add.w	r9, r9, #4294967295
 8016954:	60a3      	str	r3, [r4, #8]
 8016956:	6873      	ldr	r3, [r6, #4]
 8016958:	3b01      	subs	r3, #1
 801695a:	2b00      	cmp	r3, #0
 801695c:	6073      	str	r3, [r6, #4]
 801695e:	dd1b      	ble.n	8016998 <_scanf_i+0x150>
 8016960:	6833      	ldr	r3, [r6, #0]
 8016962:	3301      	adds	r3, #1
 8016964:	6033      	str	r3, [r6, #0]
 8016966:	68a3      	ldr	r3, [r4, #8]
 8016968:	3b01      	subs	r3, #1
 801696a:	60a3      	str	r3, [r4, #8]
 801696c:	e7d9      	b.n	8016922 <_scanf_i+0xda>
 801696e:	f1bb 0f02 	cmp.w	fp, #2
 8016972:	d1ae      	bne.n	80168d2 <_scanf_i+0x8a>
 8016974:	6822      	ldr	r2, [r4, #0]
 8016976:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801697a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801697e:	d1c4      	bne.n	801690a <_scanf_i+0xc2>
 8016980:	2110      	movs	r1, #16
 8016982:	6061      	str	r1, [r4, #4]
 8016984:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8016988:	e7a2      	b.n	80168d0 <_scanf_i+0x88>
 801698a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801698e:	6022      	str	r2, [r4, #0]
 8016990:	780b      	ldrb	r3, [r1, #0]
 8016992:	f805 3b01 	strb.w	r3, [r5], #1
 8016996:	e7de      	b.n	8016956 <_scanf_i+0x10e>
 8016998:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801699c:	4631      	mov	r1, r6
 801699e:	4650      	mov	r0, sl
 80169a0:	4798      	blx	r3
 80169a2:	2800      	cmp	r0, #0
 80169a4:	d0df      	beq.n	8016966 <_scanf_i+0x11e>
 80169a6:	6823      	ldr	r3, [r4, #0]
 80169a8:	05d9      	lsls	r1, r3, #23
 80169aa:	d50d      	bpl.n	80169c8 <_scanf_i+0x180>
 80169ac:	42bd      	cmp	r5, r7
 80169ae:	d909      	bls.n	80169c4 <_scanf_i+0x17c>
 80169b0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80169b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80169b8:	4632      	mov	r2, r6
 80169ba:	4650      	mov	r0, sl
 80169bc:	4798      	blx	r3
 80169be:	f105 39ff 	add.w	r9, r5, #4294967295
 80169c2:	464d      	mov	r5, r9
 80169c4:	42bd      	cmp	r5, r7
 80169c6:	d028      	beq.n	8016a1a <_scanf_i+0x1d2>
 80169c8:	6822      	ldr	r2, [r4, #0]
 80169ca:	f012 0210 	ands.w	r2, r2, #16
 80169ce:	d113      	bne.n	80169f8 <_scanf_i+0x1b0>
 80169d0:	702a      	strb	r2, [r5, #0]
 80169d2:	6863      	ldr	r3, [r4, #4]
 80169d4:	9e01      	ldr	r6, [sp, #4]
 80169d6:	4639      	mov	r1, r7
 80169d8:	4650      	mov	r0, sl
 80169da:	47b0      	blx	r6
 80169dc:	f8d8 3000 	ldr.w	r3, [r8]
 80169e0:	6821      	ldr	r1, [r4, #0]
 80169e2:	1d1a      	adds	r2, r3, #4
 80169e4:	f8c8 2000 	str.w	r2, [r8]
 80169e8:	f011 0f20 	tst.w	r1, #32
 80169ec:	681b      	ldr	r3, [r3, #0]
 80169ee:	d00f      	beq.n	8016a10 <_scanf_i+0x1c8>
 80169f0:	6018      	str	r0, [r3, #0]
 80169f2:	68e3      	ldr	r3, [r4, #12]
 80169f4:	3301      	adds	r3, #1
 80169f6:	60e3      	str	r3, [r4, #12]
 80169f8:	6923      	ldr	r3, [r4, #16]
 80169fa:	1bed      	subs	r5, r5, r7
 80169fc:	445d      	add	r5, fp
 80169fe:	442b      	add	r3, r5
 8016a00:	6123      	str	r3, [r4, #16]
 8016a02:	2000      	movs	r0, #0
 8016a04:	b007      	add	sp, #28
 8016a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a0a:	f04f 0b00 	mov.w	fp, #0
 8016a0e:	e7ca      	b.n	80169a6 <_scanf_i+0x15e>
 8016a10:	07ca      	lsls	r2, r1, #31
 8016a12:	bf4c      	ite	mi
 8016a14:	8018      	strhmi	r0, [r3, #0]
 8016a16:	6018      	strpl	r0, [r3, #0]
 8016a18:	e7eb      	b.n	80169f2 <_scanf_i+0x1aa>
 8016a1a:	2001      	movs	r0, #1
 8016a1c:	e7f2      	b.n	8016a04 <_scanf_i+0x1bc>
 8016a1e:	bf00      	nop
 8016a20:	08017244 	.word	0x08017244
 8016a24:	08016cbd 	.word	0x08016cbd
 8016a28:	08016d9d 	.word	0x08016d9d
 8016a2c:	080173db 	.word	0x080173db

08016a30 <__sccl>:
 8016a30:	b570      	push	{r4, r5, r6, lr}
 8016a32:	780b      	ldrb	r3, [r1, #0]
 8016a34:	4604      	mov	r4, r0
 8016a36:	2b5e      	cmp	r3, #94	@ 0x5e
 8016a38:	bf0b      	itete	eq
 8016a3a:	784b      	ldrbeq	r3, [r1, #1]
 8016a3c:	1c4a      	addne	r2, r1, #1
 8016a3e:	1c8a      	addeq	r2, r1, #2
 8016a40:	2100      	movne	r1, #0
 8016a42:	bf08      	it	eq
 8016a44:	2101      	moveq	r1, #1
 8016a46:	3801      	subs	r0, #1
 8016a48:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8016a4c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8016a50:	42a8      	cmp	r0, r5
 8016a52:	d1fb      	bne.n	8016a4c <__sccl+0x1c>
 8016a54:	b90b      	cbnz	r3, 8016a5a <__sccl+0x2a>
 8016a56:	1e50      	subs	r0, r2, #1
 8016a58:	bd70      	pop	{r4, r5, r6, pc}
 8016a5a:	f081 0101 	eor.w	r1, r1, #1
 8016a5e:	54e1      	strb	r1, [r4, r3]
 8016a60:	4610      	mov	r0, r2
 8016a62:	4602      	mov	r2, r0
 8016a64:	f812 5b01 	ldrb.w	r5, [r2], #1
 8016a68:	2d2d      	cmp	r5, #45	@ 0x2d
 8016a6a:	d005      	beq.n	8016a78 <__sccl+0x48>
 8016a6c:	2d5d      	cmp	r5, #93	@ 0x5d
 8016a6e:	d016      	beq.n	8016a9e <__sccl+0x6e>
 8016a70:	2d00      	cmp	r5, #0
 8016a72:	d0f1      	beq.n	8016a58 <__sccl+0x28>
 8016a74:	462b      	mov	r3, r5
 8016a76:	e7f2      	b.n	8016a5e <__sccl+0x2e>
 8016a78:	7846      	ldrb	r6, [r0, #1]
 8016a7a:	2e5d      	cmp	r6, #93	@ 0x5d
 8016a7c:	d0fa      	beq.n	8016a74 <__sccl+0x44>
 8016a7e:	42b3      	cmp	r3, r6
 8016a80:	dcf8      	bgt.n	8016a74 <__sccl+0x44>
 8016a82:	3002      	adds	r0, #2
 8016a84:	461a      	mov	r2, r3
 8016a86:	3201      	adds	r2, #1
 8016a88:	4296      	cmp	r6, r2
 8016a8a:	54a1      	strb	r1, [r4, r2]
 8016a8c:	dcfb      	bgt.n	8016a86 <__sccl+0x56>
 8016a8e:	1af2      	subs	r2, r6, r3
 8016a90:	3a01      	subs	r2, #1
 8016a92:	1c5d      	adds	r5, r3, #1
 8016a94:	42b3      	cmp	r3, r6
 8016a96:	bfa8      	it	ge
 8016a98:	2200      	movge	r2, #0
 8016a9a:	18ab      	adds	r3, r5, r2
 8016a9c:	e7e1      	b.n	8016a62 <__sccl+0x32>
 8016a9e:	4610      	mov	r0, r2
 8016aa0:	e7da      	b.n	8016a58 <__sccl+0x28>

08016aa2 <__submore>:
 8016aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016aa6:	460c      	mov	r4, r1
 8016aa8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016aaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016aae:	4299      	cmp	r1, r3
 8016ab0:	d11d      	bne.n	8016aee <__submore+0x4c>
 8016ab2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8016ab6:	f7ff f92d 	bl	8015d14 <_malloc_r>
 8016aba:	b918      	cbnz	r0, 8016ac4 <__submore+0x22>
 8016abc:	f04f 30ff 	mov.w	r0, #4294967295
 8016ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ac4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016ac8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016aca:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8016ace:	6360      	str	r0, [r4, #52]	@ 0x34
 8016ad0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8016ad4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8016ad8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8016adc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8016ae0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8016ae4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8016ae8:	6020      	str	r0, [r4, #0]
 8016aea:	2000      	movs	r0, #0
 8016aec:	e7e8      	b.n	8016ac0 <__submore+0x1e>
 8016aee:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8016af0:	0077      	lsls	r7, r6, #1
 8016af2:	463a      	mov	r2, r7
 8016af4:	f000 f83a 	bl	8016b6c <_realloc_r>
 8016af8:	4605      	mov	r5, r0
 8016afa:	2800      	cmp	r0, #0
 8016afc:	d0de      	beq.n	8016abc <__submore+0x1a>
 8016afe:	eb00 0806 	add.w	r8, r0, r6
 8016b02:	4601      	mov	r1, r0
 8016b04:	4632      	mov	r2, r6
 8016b06:	4640      	mov	r0, r8
 8016b08:	f7ff f88a 	bl	8015c20 <memcpy>
 8016b0c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8016b10:	f8c4 8000 	str.w	r8, [r4]
 8016b14:	e7e9      	b.n	8016aea <__submore+0x48>

08016b16 <memmove>:
 8016b16:	4288      	cmp	r0, r1
 8016b18:	b510      	push	{r4, lr}
 8016b1a:	eb01 0402 	add.w	r4, r1, r2
 8016b1e:	d902      	bls.n	8016b26 <memmove+0x10>
 8016b20:	4284      	cmp	r4, r0
 8016b22:	4623      	mov	r3, r4
 8016b24:	d807      	bhi.n	8016b36 <memmove+0x20>
 8016b26:	1e43      	subs	r3, r0, #1
 8016b28:	42a1      	cmp	r1, r4
 8016b2a:	d008      	beq.n	8016b3e <memmove+0x28>
 8016b2c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016b30:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016b34:	e7f8      	b.n	8016b28 <memmove+0x12>
 8016b36:	4402      	add	r2, r0
 8016b38:	4601      	mov	r1, r0
 8016b3a:	428a      	cmp	r2, r1
 8016b3c:	d100      	bne.n	8016b40 <memmove+0x2a>
 8016b3e:	bd10      	pop	{r4, pc}
 8016b40:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016b44:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016b48:	e7f7      	b.n	8016b3a <memmove+0x24>
	...

08016b4c <_sbrk_r>:
 8016b4c:	b538      	push	{r3, r4, r5, lr}
 8016b4e:	4d06      	ldr	r5, [pc, #24]	@ (8016b68 <_sbrk_r+0x1c>)
 8016b50:	2300      	movs	r3, #0
 8016b52:	4604      	mov	r4, r0
 8016b54:	4608      	mov	r0, r1
 8016b56:	602b      	str	r3, [r5, #0]
 8016b58:	f7fb fd68 	bl	801262c <_sbrk>
 8016b5c:	1c43      	adds	r3, r0, #1
 8016b5e:	d102      	bne.n	8016b66 <_sbrk_r+0x1a>
 8016b60:	682b      	ldr	r3, [r5, #0]
 8016b62:	b103      	cbz	r3, 8016b66 <_sbrk_r+0x1a>
 8016b64:	6023      	str	r3, [r4, #0]
 8016b66:	bd38      	pop	{r3, r4, r5, pc}
 8016b68:	20001570 	.word	0x20001570

08016b6c <_realloc_r>:
 8016b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b70:	4607      	mov	r7, r0
 8016b72:	4614      	mov	r4, r2
 8016b74:	460d      	mov	r5, r1
 8016b76:	b921      	cbnz	r1, 8016b82 <_realloc_r+0x16>
 8016b78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b7c:	4611      	mov	r1, r2
 8016b7e:	f7ff b8c9 	b.w	8015d14 <_malloc_r>
 8016b82:	b92a      	cbnz	r2, 8016b90 <_realloc_r+0x24>
 8016b84:	f7ff f85a 	bl	8015c3c <_free_r>
 8016b88:	4625      	mov	r5, r4
 8016b8a:	4628      	mov	r0, r5
 8016b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b90:	f000 f906 	bl	8016da0 <_malloc_usable_size_r>
 8016b94:	4284      	cmp	r4, r0
 8016b96:	4606      	mov	r6, r0
 8016b98:	d802      	bhi.n	8016ba0 <_realloc_r+0x34>
 8016b9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016b9e:	d8f4      	bhi.n	8016b8a <_realloc_r+0x1e>
 8016ba0:	4621      	mov	r1, r4
 8016ba2:	4638      	mov	r0, r7
 8016ba4:	f7ff f8b6 	bl	8015d14 <_malloc_r>
 8016ba8:	4680      	mov	r8, r0
 8016baa:	b908      	cbnz	r0, 8016bb0 <_realloc_r+0x44>
 8016bac:	4645      	mov	r5, r8
 8016bae:	e7ec      	b.n	8016b8a <_realloc_r+0x1e>
 8016bb0:	42b4      	cmp	r4, r6
 8016bb2:	4622      	mov	r2, r4
 8016bb4:	4629      	mov	r1, r5
 8016bb6:	bf28      	it	cs
 8016bb8:	4632      	movcs	r2, r6
 8016bba:	f7ff f831 	bl	8015c20 <memcpy>
 8016bbe:	4629      	mov	r1, r5
 8016bc0:	4638      	mov	r0, r7
 8016bc2:	f7ff f83b 	bl	8015c3c <_free_r>
 8016bc6:	e7f1      	b.n	8016bac <_realloc_r+0x40>

08016bc8 <_strtol_l.isra.0>:
 8016bc8:	2b24      	cmp	r3, #36	@ 0x24
 8016bca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016bce:	4686      	mov	lr, r0
 8016bd0:	4690      	mov	r8, r2
 8016bd2:	d801      	bhi.n	8016bd8 <_strtol_l.isra.0+0x10>
 8016bd4:	2b01      	cmp	r3, #1
 8016bd6:	d106      	bne.n	8016be6 <_strtol_l.isra.0+0x1e>
 8016bd8:	f7fe fff6 	bl	8015bc8 <__errno>
 8016bdc:	2316      	movs	r3, #22
 8016bde:	6003      	str	r3, [r0, #0]
 8016be0:	2000      	movs	r0, #0
 8016be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016be6:	4834      	ldr	r0, [pc, #208]	@ (8016cb8 <_strtol_l.isra.0+0xf0>)
 8016be8:	460d      	mov	r5, r1
 8016bea:	462a      	mov	r2, r5
 8016bec:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016bf0:	5d06      	ldrb	r6, [r0, r4]
 8016bf2:	f016 0608 	ands.w	r6, r6, #8
 8016bf6:	d1f8      	bne.n	8016bea <_strtol_l.isra.0+0x22>
 8016bf8:	2c2d      	cmp	r4, #45	@ 0x2d
 8016bfa:	d110      	bne.n	8016c1e <_strtol_l.isra.0+0x56>
 8016bfc:	782c      	ldrb	r4, [r5, #0]
 8016bfe:	2601      	movs	r6, #1
 8016c00:	1c95      	adds	r5, r2, #2
 8016c02:	f033 0210 	bics.w	r2, r3, #16
 8016c06:	d115      	bne.n	8016c34 <_strtol_l.isra.0+0x6c>
 8016c08:	2c30      	cmp	r4, #48	@ 0x30
 8016c0a:	d10d      	bne.n	8016c28 <_strtol_l.isra.0+0x60>
 8016c0c:	782a      	ldrb	r2, [r5, #0]
 8016c0e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016c12:	2a58      	cmp	r2, #88	@ 0x58
 8016c14:	d108      	bne.n	8016c28 <_strtol_l.isra.0+0x60>
 8016c16:	786c      	ldrb	r4, [r5, #1]
 8016c18:	3502      	adds	r5, #2
 8016c1a:	2310      	movs	r3, #16
 8016c1c:	e00a      	b.n	8016c34 <_strtol_l.isra.0+0x6c>
 8016c1e:	2c2b      	cmp	r4, #43	@ 0x2b
 8016c20:	bf04      	itt	eq
 8016c22:	782c      	ldrbeq	r4, [r5, #0]
 8016c24:	1c95      	addeq	r5, r2, #2
 8016c26:	e7ec      	b.n	8016c02 <_strtol_l.isra.0+0x3a>
 8016c28:	2b00      	cmp	r3, #0
 8016c2a:	d1f6      	bne.n	8016c1a <_strtol_l.isra.0+0x52>
 8016c2c:	2c30      	cmp	r4, #48	@ 0x30
 8016c2e:	bf14      	ite	ne
 8016c30:	230a      	movne	r3, #10
 8016c32:	2308      	moveq	r3, #8
 8016c34:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016c38:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016c3c:	2200      	movs	r2, #0
 8016c3e:	fbbc f9f3 	udiv	r9, ip, r3
 8016c42:	4610      	mov	r0, r2
 8016c44:	fb03 ca19 	mls	sl, r3, r9, ip
 8016c48:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8016c4c:	2f09      	cmp	r7, #9
 8016c4e:	d80f      	bhi.n	8016c70 <_strtol_l.isra.0+0xa8>
 8016c50:	463c      	mov	r4, r7
 8016c52:	42a3      	cmp	r3, r4
 8016c54:	dd1b      	ble.n	8016c8e <_strtol_l.isra.0+0xc6>
 8016c56:	1c57      	adds	r7, r2, #1
 8016c58:	d007      	beq.n	8016c6a <_strtol_l.isra.0+0xa2>
 8016c5a:	4581      	cmp	r9, r0
 8016c5c:	d314      	bcc.n	8016c88 <_strtol_l.isra.0+0xc0>
 8016c5e:	d101      	bne.n	8016c64 <_strtol_l.isra.0+0x9c>
 8016c60:	45a2      	cmp	sl, r4
 8016c62:	db11      	blt.n	8016c88 <_strtol_l.isra.0+0xc0>
 8016c64:	fb00 4003 	mla	r0, r0, r3, r4
 8016c68:	2201      	movs	r2, #1
 8016c6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016c6e:	e7eb      	b.n	8016c48 <_strtol_l.isra.0+0x80>
 8016c70:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016c74:	2f19      	cmp	r7, #25
 8016c76:	d801      	bhi.n	8016c7c <_strtol_l.isra.0+0xb4>
 8016c78:	3c37      	subs	r4, #55	@ 0x37
 8016c7a:	e7ea      	b.n	8016c52 <_strtol_l.isra.0+0x8a>
 8016c7c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016c80:	2f19      	cmp	r7, #25
 8016c82:	d804      	bhi.n	8016c8e <_strtol_l.isra.0+0xc6>
 8016c84:	3c57      	subs	r4, #87	@ 0x57
 8016c86:	e7e4      	b.n	8016c52 <_strtol_l.isra.0+0x8a>
 8016c88:	f04f 32ff 	mov.w	r2, #4294967295
 8016c8c:	e7ed      	b.n	8016c6a <_strtol_l.isra.0+0xa2>
 8016c8e:	1c53      	adds	r3, r2, #1
 8016c90:	d108      	bne.n	8016ca4 <_strtol_l.isra.0+0xdc>
 8016c92:	2322      	movs	r3, #34	@ 0x22
 8016c94:	f8ce 3000 	str.w	r3, [lr]
 8016c98:	4660      	mov	r0, ip
 8016c9a:	f1b8 0f00 	cmp.w	r8, #0
 8016c9e:	d0a0      	beq.n	8016be2 <_strtol_l.isra.0+0x1a>
 8016ca0:	1e69      	subs	r1, r5, #1
 8016ca2:	e006      	b.n	8016cb2 <_strtol_l.isra.0+0xea>
 8016ca4:	b106      	cbz	r6, 8016ca8 <_strtol_l.isra.0+0xe0>
 8016ca6:	4240      	negs	r0, r0
 8016ca8:	f1b8 0f00 	cmp.w	r8, #0
 8016cac:	d099      	beq.n	8016be2 <_strtol_l.isra.0+0x1a>
 8016cae:	2a00      	cmp	r2, #0
 8016cb0:	d1f6      	bne.n	8016ca0 <_strtol_l.isra.0+0xd8>
 8016cb2:	f8c8 1000 	str.w	r1, [r8]
 8016cb6:	e794      	b.n	8016be2 <_strtol_l.isra.0+0x1a>
 8016cb8:	080173e7 	.word	0x080173e7

08016cbc <_strtol_r>:
 8016cbc:	f7ff bf84 	b.w	8016bc8 <_strtol_l.isra.0>

08016cc0 <_strtoul_l.isra.0>:
 8016cc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016cc4:	4e34      	ldr	r6, [pc, #208]	@ (8016d98 <_strtoul_l.isra.0+0xd8>)
 8016cc6:	4686      	mov	lr, r0
 8016cc8:	460d      	mov	r5, r1
 8016cca:	4628      	mov	r0, r5
 8016ccc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016cd0:	5d37      	ldrb	r7, [r6, r4]
 8016cd2:	f017 0708 	ands.w	r7, r7, #8
 8016cd6:	d1f8      	bne.n	8016cca <_strtoul_l.isra.0+0xa>
 8016cd8:	2c2d      	cmp	r4, #45	@ 0x2d
 8016cda:	d110      	bne.n	8016cfe <_strtoul_l.isra.0+0x3e>
 8016cdc:	782c      	ldrb	r4, [r5, #0]
 8016cde:	2701      	movs	r7, #1
 8016ce0:	1c85      	adds	r5, r0, #2
 8016ce2:	f033 0010 	bics.w	r0, r3, #16
 8016ce6:	d115      	bne.n	8016d14 <_strtoul_l.isra.0+0x54>
 8016ce8:	2c30      	cmp	r4, #48	@ 0x30
 8016cea:	d10d      	bne.n	8016d08 <_strtoul_l.isra.0+0x48>
 8016cec:	7828      	ldrb	r0, [r5, #0]
 8016cee:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8016cf2:	2858      	cmp	r0, #88	@ 0x58
 8016cf4:	d108      	bne.n	8016d08 <_strtoul_l.isra.0+0x48>
 8016cf6:	786c      	ldrb	r4, [r5, #1]
 8016cf8:	3502      	adds	r5, #2
 8016cfa:	2310      	movs	r3, #16
 8016cfc:	e00a      	b.n	8016d14 <_strtoul_l.isra.0+0x54>
 8016cfe:	2c2b      	cmp	r4, #43	@ 0x2b
 8016d00:	bf04      	itt	eq
 8016d02:	782c      	ldrbeq	r4, [r5, #0]
 8016d04:	1c85      	addeq	r5, r0, #2
 8016d06:	e7ec      	b.n	8016ce2 <_strtoul_l.isra.0+0x22>
 8016d08:	2b00      	cmp	r3, #0
 8016d0a:	d1f6      	bne.n	8016cfa <_strtoul_l.isra.0+0x3a>
 8016d0c:	2c30      	cmp	r4, #48	@ 0x30
 8016d0e:	bf14      	ite	ne
 8016d10:	230a      	movne	r3, #10
 8016d12:	2308      	moveq	r3, #8
 8016d14:	f04f 38ff 	mov.w	r8, #4294967295
 8016d18:	2600      	movs	r6, #0
 8016d1a:	fbb8 f8f3 	udiv	r8, r8, r3
 8016d1e:	fb03 f908 	mul.w	r9, r3, r8
 8016d22:	ea6f 0909 	mvn.w	r9, r9
 8016d26:	4630      	mov	r0, r6
 8016d28:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8016d2c:	f1bc 0f09 	cmp.w	ip, #9
 8016d30:	d810      	bhi.n	8016d54 <_strtoul_l.isra.0+0x94>
 8016d32:	4664      	mov	r4, ip
 8016d34:	42a3      	cmp	r3, r4
 8016d36:	dd1e      	ble.n	8016d76 <_strtoul_l.isra.0+0xb6>
 8016d38:	f1b6 3fff 	cmp.w	r6, #4294967295
 8016d3c:	d007      	beq.n	8016d4e <_strtoul_l.isra.0+0x8e>
 8016d3e:	4580      	cmp	r8, r0
 8016d40:	d316      	bcc.n	8016d70 <_strtoul_l.isra.0+0xb0>
 8016d42:	d101      	bne.n	8016d48 <_strtoul_l.isra.0+0x88>
 8016d44:	45a1      	cmp	r9, r4
 8016d46:	db13      	blt.n	8016d70 <_strtoul_l.isra.0+0xb0>
 8016d48:	fb00 4003 	mla	r0, r0, r3, r4
 8016d4c:	2601      	movs	r6, #1
 8016d4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016d52:	e7e9      	b.n	8016d28 <_strtoul_l.isra.0+0x68>
 8016d54:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8016d58:	f1bc 0f19 	cmp.w	ip, #25
 8016d5c:	d801      	bhi.n	8016d62 <_strtoul_l.isra.0+0xa2>
 8016d5e:	3c37      	subs	r4, #55	@ 0x37
 8016d60:	e7e8      	b.n	8016d34 <_strtoul_l.isra.0+0x74>
 8016d62:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8016d66:	f1bc 0f19 	cmp.w	ip, #25
 8016d6a:	d804      	bhi.n	8016d76 <_strtoul_l.isra.0+0xb6>
 8016d6c:	3c57      	subs	r4, #87	@ 0x57
 8016d6e:	e7e1      	b.n	8016d34 <_strtoul_l.isra.0+0x74>
 8016d70:	f04f 36ff 	mov.w	r6, #4294967295
 8016d74:	e7eb      	b.n	8016d4e <_strtoul_l.isra.0+0x8e>
 8016d76:	1c73      	adds	r3, r6, #1
 8016d78:	d106      	bne.n	8016d88 <_strtoul_l.isra.0+0xc8>
 8016d7a:	2322      	movs	r3, #34	@ 0x22
 8016d7c:	f8ce 3000 	str.w	r3, [lr]
 8016d80:	4630      	mov	r0, r6
 8016d82:	b932      	cbnz	r2, 8016d92 <_strtoul_l.isra.0+0xd2>
 8016d84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016d88:	b107      	cbz	r7, 8016d8c <_strtoul_l.isra.0+0xcc>
 8016d8a:	4240      	negs	r0, r0
 8016d8c:	2a00      	cmp	r2, #0
 8016d8e:	d0f9      	beq.n	8016d84 <_strtoul_l.isra.0+0xc4>
 8016d90:	b106      	cbz	r6, 8016d94 <_strtoul_l.isra.0+0xd4>
 8016d92:	1e69      	subs	r1, r5, #1
 8016d94:	6011      	str	r1, [r2, #0]
 8016d96:	e7f5      	b.n	8016d84 <_strtoul_l.isra.0+0xc4>
 8016d98:	080173e7 	.word	0x080173e7

08016d9c <_strtoul_r>:
 8016d9c:	f7ff bf90 	b.w	8016cc0 <_strtoul_l.isra.0>

08016da0 <_malloc_usable_size_r>:
 8016da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016da4:	1f18      	subs	r0, r3, #4
 8016da6:	2b00      	cmp	r3, #0
 8016da8:	bfbc      	itt	lt
 8016daa:	580b      	ldrlt	r3, [r1, r0]
 8016dac:	18c0      	addlt	r0, r0, r3
 8016dae:	4770      	bx	lr

08016db0 <_init>:
 8016db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016db2:	bf00      	nop
 8016db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016db6:	bc08      	pop	{r3}
 8016db8:	469e      	mov	lr, r3
 8016dba:	4770      	bx	lr

08016dbc <_fini>:
 8016dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016dbe:	bf00      	nop
 8016dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016dc2:	bc08      	pop	{r3}
 8016dc4:	469e      	mov	lr, r3
 8016dc6:	4770      	bx	lr
